Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 18:45:20 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                                                     Path #1                                                                                                                     |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                        3.125 |                                                                                                                                                                                                                                           3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                        5.490 |                                                                                                                                                                                                                                          21.903 |                                                                                                                                                                                                                                               21.707 |
| Logic Delay               | 1.090(20%)                                   | 4.830(23%)                                                                                                                                                                                                                                      | 4.828(23%)                                                                                                                                                                                                                                           |
| Net Delay                 | 4.400(80%)                                   | 17.073(77%)                                                                                                                                                                                                                                     | 16.879(77%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                       -0.099 |                                                                                                                                                                                                                                          -0.130 |                                                                                                                                                                                                                                               -0.105 |
| Slack                     |                                       -2.472 |                                                                                                                                                                                                                                         -18.916 |                                                                                                                                                                                                                                              -18.695 |
| Timing Exception          |                                              |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 13% x 1%                                     | 13% x 3%                                                                                                                                                                                                                                        | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                       | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                           59 |                                                                                                                                                                                                                                             314 |                                                                                                                                                                                                                                                  389 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                            7 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                            7 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDSE LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE | FDSE LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                          | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                         | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                         | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                            3 |                                                                                                                                                                                                                                               9 |                                                                                                                                                                                                                                                    9 |
| SLR Crossings             |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                           19 |                                                                                                                                                                                                                                              25 |                                                                                                                                                                                                                                                   52 |
| Dont Touch                |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                       | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDSE/D                                       | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_9.pt_fast[2]/C                     | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                                 |
| End Point Pin             | sr_p.sr_1_1.pt_fast[1]/D                     | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt_fast[3]/D                                                                                                                                                                                                                            |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                    WorstPath to Src                                                                   |                                                                                                                        Path #2                                                                                                                       |                                                                                                             WorstPath from Dst                                                                                                             |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                 3.125 |                                                                                                                                                                                                                                                3.125 |                                                                                                                                                                                                                                      3.125 |
| Path Delay                |                                                                                                                                                15.244 |                                                                                                                                                                                                                                               21.916 |                                                                                                                                                                                                                                     21.645 |
| Logic Delay               | 3.128(21%)                                                                                                                                            | 4.837(23%)                                                                                                                                                                                                                                           | 4.835(23%)                                                                                                                                                                                                                                 |
| Net Delay                 | 12.116(79%)                                                                                                                                           | 17.079(77%)                                                                                                                                                                                                                                          | 16.810(77%)                                                                                                                                                                                                                                |
| Clock Skew                |                                                                                                                                                -0.126 |                                                                                                                                                                                                                                               -0.110 |                                                                                                                                                                                                                                     -0.106 |
| Slack                     |                                                                                                                                               -12.352 |                                                                                                                                                                                                                                              -18.909 |                                                                                                                                                                                                                                    -18.634 |
| Timing Exception          |                                                                                                                                                       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                            |
| Bounding Box Size         | 13% x 3%                                                                                                                                              | 13% x 3%                                                                                                                                                                                                                                             | 13% x 3%                                                                                                                                                                                                                                   |
| Clock Region Distance     | (0, 0)                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                               | (0, 0)                                                                                                                                                                                                                                     |
| Cumulative Fanout         |                                                                                                                                                   245 |                                                                                                                                                                                                                                                  352 |                                                                                                                                                                                                                                        321 |
| Fixed Loc                 |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| Fixed Route               |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| Hold Fix Detour           |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| Combined LUT Pairs        |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                         | Safely Timed                                                                                                                                                                                                                               |
| Logic Levels              |                                                                                                                                                    28 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                         45 |
| Routes                    |                                                                                                                                                    29 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                         45 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDSE | FDSE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDSE | FDSE LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                        |
| End Point Clock           | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                        |
| DSP Block                 | None                                                                                                                                                  | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                       |
| BRAM                      | None                                                                                                                                                  | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                       |
| IO Crossings              |                                                                                                                                                     9 |                                                                                                                                                                                                                                                    6 |                                                                                                                                                                                                                                          9 |
| SLR Crossings             |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| PBlocks                   |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| High Fanout               |                                                                                                                                                    32 |                                                                                                                                                                                                                                                   30 |                                                                                                                                                                                                                                         25 |
| Dont Touch                |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| Mark Debug                |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                          0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                               | FDSE/C                                                                                                                                                                                                                                     |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                               | FDSE/D                                                                                                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                              | sr_p.sr_1_9.pt_fast[2]/C                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_fast[3]/C                                                                                                                                                                                                                  |
| End Point Pin             | sr_p.sr_1_9.pt_fast[2]/S                                                                                                                              | sr_p.sr_1_15.pt_fast[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                       |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                    WorstPath to Src                                                                   |                                                                                                                        Path #3                                                                                                                       |                                                                                                                     WorstPath from Dst                                                                                                                    |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                 3.125 |                                                                                                                                                                                                                                                3.125 |                                                                                                                                                                                                                                                     3.125 |
| Path Delay                |                                                                                                                                                15.244 |                                                                                                                                                                                                                                               21.920 |                                                                                                                                                                                                                                                    21.847 |
| Logic Delay               | 3.128(21%)                                                                                                                                            | 5.115(24%)                                                                                                                                                                                                                                           | 5.003(23%)                                                                                                                                                                                                                                                |
| Net Delay                 | 12.116(79%)                                                                                                                                           | 16.805(76%)                                                                                                                                                                                                                                          | 16.844(77%)                                                                                                                                                                                                                                               |
| Clock Skew                |                                                                                                                                                -0.126 |                                                                                                                                                                                                                                               -0.105 |                                                                                                                                                                                                                                                    -0.117 |
| Slack                     |                                                                                                                                               -12.352 |                                                                                                                                                                                                                                              -18.908 |                                                                                                                                                                                                                                                   -18.847 |
| Timing Exception          |                                                                                                                                                       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |
| Bounding Box Size         | 13% x 3%                                                                                                                                              | 13% x 3%                                                                                                                                                                                                                                             | 13% x 3%                                                                                                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                               | (0, 0)                                                                                                                                                                                                                                                    |
| Cumulative Fanout         |                                                                                                                                                   245 |                                                                                                                                                                                                                                                  415 |                                                                                                                                                                                                                                                       348 |
| Fixed Loc                 |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Fixed Route               |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Hold Fix Detour           |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Combined LUT Pairs        |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                         | Safely Timed                                                                                                                                                                                                                                              |
| Logic Levels              |                                                                                                                                                    28 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                                        48 |
| Routes                    |                                                                                                                                                    29 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                                        48 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDSE | FDSE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDSE | FDSE LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                                       |
| End Point Clock           | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                  | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                                      |
| BRAM                      | None                                                                                                                                                  | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                                      |
| IO Crossings              |                                                                                                                                                     9 |                                                                                                                                                                                                                                                    6 |                                                                                                                                                                                                                                                         9 |
| SLR Crossings             |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| PBlocks                   |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| High Fanout               |                                                                                                                                                    32 |                                                                                                                                                                                                                                                   50 |                                                                                                                                                                                                                                                        30 |
| Dont Touch                |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Mark Debug                |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                               | FDSE/C                                                                                                                                                                                                                                                    |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                               | FDSE/D                                                                                                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                              | sr_p.sr_1_9.pt_fast[2]/C                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_0_rep1/C                                                                                                                                                                                                                                  |
| End Point Pin             | sr_p.sr_1_9.pt_fast[2]/S                                                                                                                              | sr_p.sr_1_15.pt_0_rep1/D                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_fast[3]/D                                                                                                                                                                                                                                 |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                                                     Path #4                                                                                                                     |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                        3.125 |                                                                                                                                                                                                                                           3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                        5.490 |                                                                                                                                                                                                                                          21.941 |                                                                                                                                                                                                                                               21.844 |
| Logic Delay               | 1.090(20%)                                   | 4.995(23%)                                                                                                                                                                                                                                      | 5.009(23%)                                                                                                                                                                                                                                           |
| Net Delay                 | 4.400(80%)                                   | 16.946(77%)                                                                                                                                                                                                                                     | 16.835(77%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                       -0.099 |                                                                                                                                                                                                                                          -0.083 |                                                                                                                                                                                                                                               -0.158 |
| Slack                     |                                       -2.472 |                                                                                                                                                                                                                                         -18.908 |                                                                                                                                                                                                                                              -18.885 |
| Timing Exception          |                                              |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 13% x 1%                                     | 13% x 3%                                                                                                                                                                                                                                        | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                       | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                           59 |                                                                                                                                                                                                                                             313 |                                                                                                                                                                                                                                                  372 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                            7 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                            7 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDSE LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDSE | FDSE LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                          | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                         | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                         | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                            3 |                                                                                                                                                                                                                                               9 |                                                                                                                                                                                                                                                    9 |
| SLR Crossings             |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                           19 |                                                                                                                                                                                                                                              25 |                                                                                                                                                                                                                                                   46 |
| Dont Touch                |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                       | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDSE/D                                       | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_9.pt_fast[2]/C                     | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[1]/C                                                                                                                                                                                                                                 |
| End Point Pin             | sr_p.sr_1_1.pt_fast[1]/D                     | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                 |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                    WorstPath to Src                                                                   |                                                                                                                        Path #5                                                                                                                       |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                 3.125 |                                                                                                                                                                                                                                                3.125 |                                                                                                                                                                                                                                           3.125 |
| Path Delay                |                                                                                                                                                15.244 |                                                                                                                                                                                                                                               21.954 |                                                                                                                                                                                                                                          21.797 |
| Logic Delay               | 3.128(21%)                                                                                                                                            | 5.041(23%)                                                                                                                                                                                                                                           | 4.953(23%)                                                                                                                                                                                                                                      |
| Net Delay                 | 12.116(79%)                                                                                                                                           | 16.913(77%)                                                                                                                                                                                                                                          | 16.844(77%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                -0.126 |                                                                                                                                                                                                                                               -0.065 |                                                                                                                                                                                                                                          -0.156 |
| Slack                     |                                                                                                                                               -12.352 |                                                                                                                                                                                                                                              -18.902 |                                                                                                                                                                                                                                         -18.836 |
| Timing Exception          |                                                                                                                                                       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 13% x 3%                                                                                                                                              | 13% x 3%                                                                                                                                                                                                                                             | 13% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                               | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                   245 |                                                                                                                                                                                                                                                  415 |                                                                                                                                                                                                                                             356 |
| Fixed Loc                 |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                         | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                    28 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                    29 |                                                                                                                                                                                                                                                   47 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDSE | FDSE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDSE | FDSE LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                                  | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                  | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                  | None                                                                                                                                                                                                                                                 | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                     9 |                                                                                                                                                                                                                                                    6 |                                                                                                                                                                                                                                               9 |
| SLR Crossings             |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                    32 |                                                                                                                                                                                                                                                   50 |                                                                                                                                                                                                                                              25 |
| Dont Touch                |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                     0 |                                                                                                                                                                                                                                                    0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                               | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                               | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                              | sr_p.sr_1_9.pt_fast[2]/C                                                                                                                                                                                                                             | sr_p.sr_1_15.pt_0_rep2/C                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_9.pt_fast[2]/S                                                                                                                              | sr_p.sr_1_15.pt_0_rep2/D                                                                                                                                                                                                                             | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                    WorstPath to Src                                                                   |                                                                                                                     Path #6                                                                                                                     |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                 3.125 |                                                                                                                                                                                                                                           3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                                                                                                                                15.244 |                                                                                                                                                                                                                                          21.923 |                                                                                                                                                                                                                                               21.661 |
| Logic Delay               | 3.128(21%)                                                                                                                                            | 5.137(24%)                                                                                                                                                                                                                                      | 5.149(24%)                                                                                                                                                                                                                                           |
| Net Delay                 | 12.116(79%)                                                                                                                                           | 16.786(76%)                                                                                                                                                                                                                                     | 16.512(76%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                                -0.126 |                                                                                                                                                                                                                                          -0.065 |                                                                                                                                                                                                                                               -0.156 |
| Slack                     |                                                                                                                                               -12.352 |                                                                                                                                                                                                                                         -18.871 |                                                                                                                                                                                                                                              -18.700 |
| Timing Exception          |                                                                                                                                                       |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 13% x 3%                                                                                                                                              | 13% x 3%                                                                                                                                                                                                                                        | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                                   245 |                                                                                                                                                                                                                                             413 |                                                                                                                                                                                                                                                  357 |
| Fixed Loc                 |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                                    28 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                                    29 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDSE | FDSE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDSE | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                                  | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                                  | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                                     9 |                                                                                                                                                                                                                                               6 |                                                                                                                                                                                                                                                    9 |
| SLR Crossings             |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                                    32 |                                                                                                                                                                                                                                              50 |                                                                                                                                                                                                                                                   25 |
| Dont Touch                |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                              | sr_p.sr_1_9.pt_fast[2]/C                                                                                                                                                                                                                        | sr_p.sr_1_15.pt_fast[0]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_9.pt_fast[2]/S                                                                                                                              | sr_p.sr_1_15.pt_fast[0]/D                                                                                                                                                                                                                       | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                 |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                                              Path #7                                                                                                             |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                           3.125 |                                                                                                                                                                                                                            3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                                                           9.591 |                                                                                                                                                                                                                           21.875 |                                                                                                                                                                                                                                               21.553 |
| Logic Delay               | 1.640(18%)                                                                      | 4.954(23%)                                                                                                                                                                                                                       | 5.082(24%)                                                                                                                                                                                                                                           |
| Net Delay                 | 7.951(82%)                                                                      | 16.921(77%)                                                                                                                                                                                                                      | 16.471(76%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                          -0.120 |                                                                                                                                                                                                                           -0.113 |                                                                                                                                                                                                                                               -0.117 |
| Slack                     |                                                                          -6.594 |                                                                                                                                                                                                                          -18.871 |                                                                                                                                                                                                                                              -18.553 |
| Timing Exception          |                                                                                 |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 11% x 1%                                                                        | 13% x 3%                                                                                                                                                                                                                         | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                          | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                             126 |                                                                                                                                                                                                                              319 |                                                                                                                                                                                                                                                  355 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                              14 |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                              14 |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                            | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                            | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                               6 |                                                                                                                                                                                                                                9 |                                                                                                                                                                                                                                                    9 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                              35 |                                                                                                                                                                                                                               25 |                                                                                                                                                                                                                                                   25 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                          | FDRE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                          | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                        | sr_p.sr_1_3.pt_ret_0/C                                                                                                                                                                                                           | sr_p.sr_1_15.pt_3_rep2/C                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_3.pt_ret_0/D                                                          | sr_p.sr_1_15.pt_3_rep2/D                                                                                                                                                                                                         | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                 |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                 WorstPath to Src                                |                                                                                                              Path #8                                                                                                             |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                           3.125 |                                                                                                                                                                                                                            3.125 |                                                                                                                                                                                                                                           3.125 |
| Path Delay                |                                                                           9.591 |                                                                                                                                                                                                                           21.821 |                                                                                                                                                                                                                                          21.652 |
| Logic Delay               | 1.640(18%)                                                                      | 4.931(23%)                                                                                                                                                                                                                       | 4.859(23%)                                                                                                                                                                                                                                      |
| Net Delay                 | 7.951(82%)                                                                      | 16.890(77%)                                                                                                                                                                                                                      | 16.793(77%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                          -0.120 |                                                                                                                                                                                                                           -0.117 |                                                                                                                                                                                                                                          -0.111 |
| Slack                     |                                                                          -6.594 |                                                                                                                                                                                                                          -18.821 |                                                                                                                                                                                                                                         -18.646 |
| Timing Exception          |                                                                                 |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 11% x 1%                                                                        | 13% x 3%                                                                                                                                                                                                                         | 13% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                          | (0, 0)                                                                                                                                                                                                                           | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                             126 |                                                                                                                                                                                                                              319 |                                                                                                                                                                                                                                             337 |
| Fixed Loc                 |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                    | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                              14 |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                              14 |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 FDSE | FDSE LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                                                             | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                             | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                            | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                            | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                               6 |                                                                                                                                                                                                                                9 |                                                                                                                                                                                                                                               9 |
| SLR Crossings             |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                              35 |                                                                                                                                                                                                                               25 |                                                                                                                                                                                                                                              25 |
| Dont Touch                |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                               0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                          | FDRE/C                                                                                                                                                                                                                           | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          | FDSE/D                                                                                                                                                                                                                           | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                        | sr_p.sr_1_3.pt_ret_0/C                                                                                                                                                                                                           | sr_p.sr_1_15.pt_3_rep1/C                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_3.pt_ret_0/D                                                          | sr_p.sr_1_15.pt_3_rep1/D                                                                                                                                                                                                         | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                            |
+---------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                    WorstPath to Src                                                                   |                                                                                                                     Path #9                                                                                                                     |                                                                                                                       WorstPath from Dst                                                                                                                       |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                 3.125 |                                                                                                                                                                                                                                           3.125 |                                                                                                                                                                                                                                                          3.125 |
| Path Delay                |                                                                                                                                                15.244 |                                                                                                                                                                                                                                          21.771 |                                                                                                                                                                                                                                                         21.860 |
| Logic Delay               | 3.128(21%)                                                                                                                                            | 5.063(24%)                                                                                                                                                                                                                                      | 5.308(25%)                                                                                                                                                                                                                                                     |
| Net Delay                 | 12.116(79%)                                                                                                                                           | 16.708(76%)                                                                                                                                                                                                                                     | 16.552(75%)                                                                                                                                                                                                                                                    |
| Clock Skew                |                                                                                                                                                -0.126 |                                                                                                                                                                                                                                          -0.100 |                                                                                                                                                                                                                                                         -0.124 |
| Slack                     |                                                                                                                                               -12.352 |                                                                                                                                                                                                                                         -18.754 |                                                                                                                                                                                                                                                        -18.867 |
| Timing Exception          |                                                                                                                                                       |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |
| Bounding Box Size         | 13% x 3%                                                                                                                                              | 13% x 3%                                                                                                                                                                                                                                        | 13% x 3%                                                                                                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                                         |
| Cumulative Fanout         |                                                                                                                                                   245 |                                                                                                                                                                                                                                             413 |                                                                                                                                                                                                                                                            371 |
| Fixed Loc                 |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| Fixed Route               |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| Hold Fix Detour           |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| Combined LUT Pairs        |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                                   |
| Logic Levels              |                                                                                                                                                    28 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                             49 |
| Routes                    |                                                                                                                                                    29 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                             49 |
| Logical Path              | FDSE LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 FDSE | FDSE LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                            |
| End Point Clock           | clk                                                                                                                                                   | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                            |
| DSP Block                 | None                                                                                                                                                  | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                           |
| BRAM                      | None                                                                                                                                                  | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                           |
| IO Crossings              |                                                                                                                                                     9 |                                                                                                                                                                                                                                               6 |                                                                                                                                                                                                                                                              9 |
| SLR Crossings             |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| PBlocks                   |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| High Fanout               |                                                                                                                                                    32 |                                                                                                                                                                                                                                              50 |                                                                                                                                                                                                                                                             30 |
| Dont Touch                |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| Mark Debug                |                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                          | FDRE/C                                                                                                                                                                                                                                                         |
| End Point Pin Primitive   | FDSE/S                                                                                                                                                | FDRE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                              | sr_p.sr_1_9.pt_fast[2]/C                                                                                                                                                                                                                        | sr_p.sr_1_15.pt_ret_4/C                                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_9.pt_fast[2]/S                                                                                                                              | sr_p.sr_1_15.pt_ret_4/D                                                                                                                                                                                                                         | sr_p.sr_1_15.pt_fast[3]/D                                                                                                                                                                                                                                      |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                                                     Path #10                                                                                                                    |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                        3.125 |                                                                                                                                                                                                                                           3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                        5.490 |                                                                                                                                                                                                                                          21.629 |                                                                                                                                                                                                                                               21.684 |
| Logic Delay               | 1.090(20%)                                   | 4.821(23%)                                                                                                                                                                                                                                      | 5.159(24%)                                                                                                                                                                                                                                           |
| Net Delay                 | 4.400(80%)                                   | 16.808(77%)                                                                                                                                                                                                                                     | 16.525(76%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                       -0.099 |                                                                                                                                                                                                                                          -0.124 |                                                                                                                                                                                                                                               -0.118 |
| Slack                     |                                       -2.472 |                                                                                                                                                                                                                                         -18.636 |                                                                                                                                                                                                                                              -18.685 |
| Timing Exception          |                                              |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 13% x 1%                                     | 13% x 3%                                                                                                                                                                                                                                        | 13% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                       | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                           59 |                                                                                                                                                                                                                                             326 |                                                                                                                                                                                                                                                  362 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                            7 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                            7 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                                   47 |
| Logical Path              | FDSE LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 FDSE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                          | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                         | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                         | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                            3 |                                                                                                                                                                                                                                               9 |                                                                                                                                                                                                                                                    9 |
| SLR Crossings             |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                           19 |                                                                                                                                                                                                                                              30 |                                                                                                                                                                                                                                                   25 |
| Dont Touch                |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                            0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                       | FDSE/C                                                                                                                                                                                                                                          | FDRE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDSE/D                                       | FDRE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_9.pt_fast[2]/C                     | sr_p.sr_1_1.pt_fast[1]/C                                                                                                                                                                                                                        | sr_p.sr_1_15.pt_ret_10/C                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_1.pt_fast[1]/D                     | sr_p.sr_1_15.pt_ret_10/D                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                 |
+---------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+---+----+---+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 0 | 2 |  3 | 4 |  5 |  6 |  7  |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
+-----------------+-------------+---+---+----+---+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 1 | 7 | 35 | 4 | 47 | 78 | 102 | 88 | 55 |  8 |  2 | 13 |  5 | 17 | 14 | 16 | 14 | 25 |  6 |  3 | 10 | 19 | 19 | 13 | 13 |  7 |  4 | 23 |  9 | 14 | 25 | 14 | 17 | 14 | 12 | 14 | 25 |  7 | 15 | 16 | 31 | 59 | 49 | 21 |  2 |  5 |  3 |
+-----------------+-------------+---+---+----+---+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2    |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.75 |           3.48 |           11762 | 0(0.0%) |  147(2.2%) | 230(3.5%) | 812(12.4%) | 1418(21.6%) | 3965(60.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001_IORET-freq320retfan10000_rev_1 | 0.86 |           4.79 |            7691 | 0(0.0%) |  117(1.8%) | 229(3.5%) | 729(11.3%) | 1418(22.0%) | 3965(61.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3648 | 0(0.0%) | 30(100.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       102% | (CLEM_X73Y551,CLEL_R_X76Y558) | wrapper(100%) |            0% |        5.4375 | 98%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                3 |       113% | (CLEL_R_X79Y567,CLEM_X83Y574) | wrapper(100%) |            0% |       5.17578 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       119% | (CLEL_R_X79Y561,CLEM_X83Y568) | wrapper(100%) |            0% |       5.36523 | 99%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       100% | (CLEL_R_X79Y555,CLEM_X83Y562) | wrapper(100%) |            0% |       5.29297 | 99%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.113% | (CLEM_X80Y552,CLEM_X83Y575)   | wrapper(100%) |            0% |       5.16295 | 97%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.099% | (CLEM_X70Y548,NULL_X485Y592)  | wrapper(100%) |            0% |       4.82481 | 88%          | 0%         |   8% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.142% | (CLEM_X70Y562,CLEM_X83Y575)   | wrapper(100%) |            0% |       4.91156 | 91%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.181% | (CLEM_X69Y548,CLEM_X84Y563)   | wrapper(100%) |            0% |       4.91406 | 91%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.016% | (CLEM_X71Y554,CLEL_R_X72Y555) | wrapper(100%) |            0% |       5.45833 | 100%         | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.002% | (CLEM_X73Y551,CLEM_X73Y551)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.008% | (CLEM_X78Y558,CLEM_X78Y560)   | wrapper(100%) |            0% |          5.25 | 95%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.003% | (CLEL_R_X79Y547,CLEM_X80Y547) | wrapper(100%) |            0% |         3.875 | 75%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.231% | (CLEL_R_X68Y547,CLEM_X83Y578) | wrapper(100%) |            0% |       4.26155 | 79%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.217% | (NULL_X393Y563,CLEM_X82Y574)  | wrapper(100%) |            0% |       4.02859 | 74%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.258% | (CLEM_X66Y552,CLEM_X81Y583)   | wrapper(100%) |            0% |       3.12092 | 58%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.301% | (CLEM_X66Y542,CLEM_X81Y573)   | wrapper(100%) |            0% |       3.53533 | 65%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| West      |                0 |        90% | (CLEM_X84Y559,CLEM_X84Y559) | wrapper(100%) |            0% |             5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X82Y554   | 505             | 358          | 54%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y553 | 504             | 359          | 53%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y554 | 504             | 358          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X82Y555   | 505             | 357          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X82Y553   | 505             | 359          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X81Y554   | 502             | 358          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y551 | 504             | 361          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y552 | 504             | 360          | 49%                  | wrapper(100%) | Y                   |
| CLEM_X82Y556   | 505             | 356          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y555 | 504             | 357          | 48%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X82Y554   | 505             | 358          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X82Y562   | 505             | 350          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y562 | 504             | 350          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X81Y562   | 502             | 350          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X81Y561   | 502             | 351          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X81Y560   | 502             | 352          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y561 | 507             | 351          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y562 | 507             | 350          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y561 | 504             | 351          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y561 | 501             | 351          | 43%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


