TimeQuest Timing Analyzer report for FPGA_EP2C
Wed Apr 29 12:53:41 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'NOE'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'NWE'
 15. Slow 1200mV 85C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 16. Slow 1200mV 85C Model Hold: 'NOE'
 17. Slow 1200mV 85C Model Hold: 'NWE'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 20. Slow 1200mV 85C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 21. Slow 1200mV 85C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'NOE'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'NWE'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'NADV'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. MTBF Summary
 34. Synchronizer Summary
 35. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 61. Slow 1200mV 0C Model Fmax Summary
 62. Slow 1200mV 0C Model Setup Summary
 63. Slow 1200mV 0C Model Hold Summary
 64. Slow 1200mV 0C Model Recovery Summary
 65. Slow 1200mV 0C Model Removal Summary
 66. Slow 1200mV 0C Model Minimum Pulse Width Summary
 67. Slow 1200mV 0C Model Setup: 'NOE'
 68. Slow 1200mV 0C Model Setup: 'clk'
 69. Slow 1200mV 0C Model Setup: 'NWE'
 70. Slow 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
 71. Slow 1200mV 0C Model Hold: 'NOE'
 72. Slow 1200mV 0C Model Hold: 'NWE'
 73. Slow 1200mV 0C Model Hold: 'clk'
 74. Slow 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
 75. Slow 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 76. Slow 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'NOE'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'NWE'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'NADV'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. MTBF Summary
 89. Synchronizer Summary
 90. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
116. Fast 1200mV 0C Model Setup Summary
117. Fast 1200mV 0C Model Hold Summary
118. Fast 1200mV 0C Model Recovery Summary
119. Fast 1200mV 0C Model Removal Summary
120. Fast 1200mV 0C Model Minimum Pulse Width Summary
121. Fast 1200mV 0C Model Setup: 'NOE'
122. Fast 1200mV 0C Model Setup: 'clk'
123. Fast 1200mV 0C Model Setup: 'NWE'
124. Fast 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'
125. Fast 1200mV 0C Model Hold: 'NOE'
126. Fast 1200mV 0C Model Hold: 'NWE'
127. Fast 1200mV 0C Model Hold: 'clk'
128. Fast 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'
129. Fast 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'
130. Fast 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'NOE'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'NWE'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'NADV'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Propagation Delay
141. Minimum Propagation Delay
142. MTBF Summary
143. Synchronizer Summary
144. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
170. Multicorner Timing Analysis Summary
171. Setup Times
172. Hold Times
173. Clock to Output Times
174. Minimum Clock to Output Times
175. Progagation Delay
176. Minimum Progagation Delay
177. Board Trace Model Assignments
178. Input Transition Times
179. Signal Integrity Metrics (Slow 1200mv 0c Model)
180. Signal Integrity Metrics (Slow 1200mv 85c Model)
181. Signal Integrity Metrics (Fast 1200mv 0c Model)
182. Setup Transfers
183. Hold Transfers
184. Recovery Transfers
185. Removal Transfers
186. Report TCCS
187. Report RSKM
188. Unconstrained Paths
189. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6E22C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                    ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                    ;
; NADV                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NADV }                   ;
; NOE                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NOE }                    ;
; NWE                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NWE }                    ;
; SAVE_ADDR:inst|ADDR[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SAVE_ADDR:inst|ADDR[0] } ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 175.87 MHz ; 175.87 MHz      ; NOE        ;      ;
; 204.92 MHz ; 204.92 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary             ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -4.831 ; -212.589      ;
; clk                    ; -4.383 ; -264.774      ;
; NWE                    ; -3.691 ; -114.704      ;
; SAVE_ADDR:inst|ADDR[0] ; -2.171 ; -14.617       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -0.547 ; -7.151        ;
; NWE                    ; 0.138  ; 0.000         ;
; clk                    ; 0.447  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0] ; 0.733  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.642 ; -4.303        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.537 ; -3.387        ;
+------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------------+--------+-----------------+
; Clock                  ; Slack  ; End Point TNS   ;
+------------------------+--------+-----------------+
; clk                    ; -3.201 ; -226.356        ;
; NOE                    ; -3.201 ; -126.171        ;
; NWE                    ; -3.201 ; -60.187         ;
; NADV                   ; -3.000 ; -31.253         ;
; SAVE_ADDR:inst|ADDR[0] ; 0.333  ; 0.000           ;
+------------------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.831 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 6.026      ;
; -4.790 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.212      ; 5.993      ;
; -4.783 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.212      ; 5.986      ;
; -4.729 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 5.924      ;
; -4.688 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 5.883      ;
; -4.688 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.212      ; 5.891      ;
; -4.686 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.981      ;
; -4.686 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.981      ;
; -4.686 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.981      ;
; -4.686 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.981      ;
; -4.686 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.981      ;
; -4.686 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.981      ;
; -4.686 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.199     ; 5.508      ;
; -4.681 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.212      ; 5.884      ;
; -4.675 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.261      ; 5.927      ;
; -4.654 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 5.849      ;
; -4.645 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.948      ;
; -4.645 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.948      ;
; -4.645 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.948      ;
; -4.645 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.948      ;
; -4.645 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.948      ;
; -4.645 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.948      ;
; -4.638 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.941      ;
; -4.638 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.941      ;
; -4.638 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.941      ;
; -4.638 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.941      ;
; -4.638 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.941      ;
; -4.638 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.312      ; 5.941      ;
; -4.634 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.269      ; 5.894      ;
; -4.627 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.269      ; 5.887      ;
; -4.611 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.143     ; 5.489      ;
; -4.611 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.143     ; 5.489      ;
; -4.609 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.155     ; 5.475      ;
; -4.605 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.289      ; 5.885      ;
; -4.587 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.492      ; 6.117      ;
; -4.586 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 5.781      ;
; -4.586 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 5.781      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.254      ; 5.830      ;
; -4.564 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.297      ; 5.852      ;
; -4.557 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.297      ; 5.845      ;
; -4.552 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.289      ; 5.832      ;
; -4.552 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.204      ; 5.747      ;
; -4.546 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.500      ; 6.084      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.544 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.797      ;
; -4.543 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.838      ;
; -4.543 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.838      ;
; -4.543 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.838      ;
; -4.543 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.838      ;
; -4.543 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.838      ;
; -4.543 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.838      ;
; -4.543 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.102     ; 5.462      ;
; -4.539 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.530      ; 6.107      ;
; -4.539 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.500      ; 6.077      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.262      ; 5.790      ;
; -4.536 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.102     ; 5.455      ;
; -4.534 ; SAVE_ADDR:inst|ADDR[1]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.212      ; 5.737      ;
; -4.532 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.479      ; 6.049      ;
; -4.532 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.261      ; 5.784      ;
; -4.529 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.289      ; 5.809      ;
; -4.511 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.297      ; 5.799      ;
; -4.509 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.804      ;
; -4.509 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.804      ;
; -4.509 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.804      ;
; -4.509 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.804      ;
; -4.509 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.804      ;
; -4.509 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.304      ; 5.804      ;
; -4.504 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.297      ; 5.792      ;
; -4.500 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.314      ; 5.720      ;
; -4.500 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.314      ; 5.720      ;
; -4.498 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.538      ; 6.074      ;
; -4.498 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.261      ; 5.750      ;
; -4.497 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.199     ; 5.319      ;
; -4.496 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.108     ; 5.409      ;
; -4.491 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.487      ; 6.016      ;
; -4.491 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.538      ; 6.067      ;
; -4.488 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.297      ; 5.776      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.383 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 4.263      ;
; -4.340 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 4.220      ;
; -4.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 4.244      ;
; -4.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 4.244      ;
; -4.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 4.230      ;
; -4.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 4.201      ;
; -4.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 4.201      ;
; -4.263 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 4.187      ;
; -4.244 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 4.217      ;
; -4.237 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 4.210      ;
; -4.201 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 4.174      ;
; -4.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 4.074      ;
; -4.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 4.167      ;
; -4.151 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 4.031      ;
; -4.126 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.115     ; 4.002      ;
; -4.118 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 4.042      ;
; -4.083 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.115     ; 3.959      ;
; -4.075 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.999      ;
; -4.010 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 3.890      ;
; -3.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.930      ;
; -3.967 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 3.847      ;
; -3.955 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.887      ;
; -3.941 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.873      ;
; -3.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.830      ;
; -3.880 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.800      ;
; -3.880 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.096     ; 3.775      ;
; -3.879 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.799      ;
; -3.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.794      ;
; -3.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.045     ; 3.808      ;
; -3.859 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 3.832      ;
; -3.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.096     ; 3.746      ;
; -3.841 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.761      ;
; -3.840 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.760      ;
; -3.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.765      ;
; -3.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.045     ; 3.779      ;
; -3.827 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.751      ;
; -3.821 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.740      ;
; -3.821 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 3.701      ;
; -3.820 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.739      ;
; -3.816 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 3.789      ;
; -3.805 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 3.778      ;
; -3.795 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.727      ;
; -3.778 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.111     ; 3.658      ;
; -3.769 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.111     ; 3.649      ;
; -3.762 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.018     ; 3.735      ;
; -3.749 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.668      ;
; -3.748 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.667      ;
; -3.735 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.654      ;
; -3.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.653      ;
; -3.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.068     ; 4.654      ;
; -3.720 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.068     ; 4.653      ;
; -3.699 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.017     ; 3.673      ;
; -3.698 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.630      ;
; -3.698 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.630      ;
; -3.692 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.616      ;
; -3.681 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.605      ;
; -3.656 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.017     ; 3.630      ;
; -3.647 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.566      ;
; -3.646 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.565      ;
; -3.646 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.045     ; 3.592      ;
; -3.640 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.560      ;
; -3.639 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.559      ;
; -3.638 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.562      ;
; -3.637 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.556      ;
; -3.636 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.555      ;
; -3.630 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.018     ; 3.603      ;
; -3.623 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.018     ; 3.596      ;
; -3.617 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.045     ; 3.563      ;
; -3.611 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.089     ; 4.523      ;
; -3.608 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.528      ;
; -3.593 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.512      ;
; -3.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.511      ;
; -3.587 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.506      ;
; -3.585 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.505      ;
; -3.580 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.111     ; 3.460      ;
; -3.573 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.095     ; 4.479      ;
; -3.559 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.089     ; 4.471      ;
; -3.557 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.088     ; 4.470      ;
; -3.543 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.088     ; 4.456      ;
; -3.536 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.468      ;
; -3.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.095     ; 4.427      ;
; -3.519 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.094     ; 4.426      ;
; -3.518 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.094     ; 4.425      ;
; -3.512 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.115     ; 3.388      ;
; -3.508 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.427      ;
; -3.504 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -1.067     ; 3.428      ;
; -3.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.420      ;
; -3.498 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.096     ; 3.393      ;
; -3.493 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.425      ;
; -3.487 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.068     ; 4.420      ;
; -3.485 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.405      ;
; -3.484 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.404      ;
; -3.480 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.089     ; 4.392      ;
; -3.474 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10 ; clk          ; clk         ; 1.000        ; -0.081     ; 4.394      ;
; -3.474 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.394      ;
; -3.473 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.089     ; 4.385      ;
; -3.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -1.096     ; 3.364      ;
; -3.468 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.387      ;
; -3.467 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.082     ; 4.386      ;
; -3.467 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.068     ; 4.400      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NWE'                                                                                               ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.691 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 4.038      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.650 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 4.005      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.643 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.998      ;
; -3.622 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.642     ; 3.971      ;
; -3.618 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.966      ;
; -3.618 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.966      ;
; -3.618 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.966      ;
; -3.618 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.966      ;
; -3.618 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.966      ;
; -3.581 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.634     ; 3.938      ;
; -3.577 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.933      ;
; -3.577 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.933      ;
; -3.577 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.933      ;
; -3.577 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.933      ;
; -3.577 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.933      ;
; -3.574 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.634     ; 3.931      ;
; -3.570 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.926      ;
; -3.570 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.926      ;
; -3.570 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.926      ;
; -3.570 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.926      ;
; -3.570 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.635     ; 3.926      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.548 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.895      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.514 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.861      ;
; -3.479 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.642     ; 3.828      ;
; -3.475 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.823      ;
; -3.475 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.823      ;
; -3.475 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.823      ;
; -3.475 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.823      ;
; -3.475 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.823      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.446 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.644     ; 3.793      ;
; -3.445 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.642     ; 3.794      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.789      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.789      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.789      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.789      ;
; -3.441 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.643     ; 3.789      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
; -3.394 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.636     ; 3.749      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -2.171 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.155      ; 1.674      ;
; -2.030 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.157      ; 1.360      ;
; -1.982 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.107      ; 1.437      ;
; -1.974 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.109      ; 1.433      ;
; -1.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.157      ; 1.367      ;
; -1.720 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -0.031     ; 1.185      ;
; -1.544 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.157      ; 1.188      ;
; -1.326 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.364      ; 1.029      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                      ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.547 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.824      ; 3.779      ;
; -0.547 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.824      ; 3.779      ;
; -0.504 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.567      ; 3.566      ;
; -0.454 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.596      ; 3.645      ;
; -0.434 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.518      ; 3.587      ;
; -0.411 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.771      ; 3.862      ;
; -0.411 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.771      ; 3.862      ;
; -0.391 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.567      ; 3.679      ;
; -0.319 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.784      ; 3.967      ;
; -0.319 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.784      ; 3.967      ;
; -0.309 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.824      ; 3.517      ;
; -0.309 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.824      ; 3.517      ;
; -0.290 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.606      ; 3.818      ;
; -0.290 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.606      ; 3.818      ;
; -0.266 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.508      ; 3.745      ;
; -0.228 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 3.928      ;
; -0.206 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.518      ; 3.815      ;
; -0.200 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.596      ; 3.899      ;
; -0.191 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.596      ; 3.908      ;
; -0.189 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.615      ; 3.929      ;
; -0.174 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.771      ; 3.599      ;
; -0.174 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.771      ; 3.599      ;
; -0.168 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.518      ; 3.353      ;
; -0.155 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.567      ; 3.415      ;
; -0.150 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.776      ; 4.171      ;
; -0.148 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.829      ; 4.226      ;
; -0.126 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.596      ; 3.973      ;
; -0.124 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.784      ; 3.662      ;
; -0.124 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.784      ; 3.662      ;
; -0.111 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.567      ; 3.459      ;
; -0.106 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.545      ; 3.942      ;
; -0.106 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.545      ; 3.942      ;
; -0.106 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.545      ; 3.942      ;
; -0.098 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.789      ; 4.236      ;
; -0.087 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.508      ; 3.924      ;
; -0.046 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.606      ; 3.562      ;
; -0.046 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.606      ; 3.562      ;
; -0.035 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.596      ; 3.564      ;
; -0.027 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.567      ; 4.043      ;
; 0.010  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.666      ;
; 0.028  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.508      ; 3.539      ;
; 0.034  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.508      ; 4.045      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.040  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.559      ; 4.102      ;
; 0.055  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.829      ; 3.929      ;
; 0.064  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.776      ; 3.885      ;
; 0.089  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.615      ; 3.707      ;
; 0.113  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.789      ; 3.947      ;
; 0.118  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.518      ; 3.639      ;
; 0.123  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.596      ; 3.722      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 4.248      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 4.248      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 4.248      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 4.248      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 4.248      ;
; 0.134  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.611      ; 4.248      ;
; 0.173  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.545      ; 3.721      ;
; 0.173  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.545      ; 3.721      ;
; 0.173  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.545      ; 3.721      ;
; 0.182  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.596      ; 3.781      ;
; 0.218  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.596      ; 3.817      ;
; 0.234  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.508      ; 3.745      ;
; 0.250  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.567      ; 3.820      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.559      ; 3.813      ;
; 0.311  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.508      ; 3.822      ;
; 0.368  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.982      ;
; 0.368  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.982      ;
; 0.368  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.982      ;
; 0.368  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.982      ;
; 0.368  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.982      ;
; 0.368  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.611      ; 3.982      ;
; 0.443  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NOE                    ; NOE         ; 0.000        ; 0.420      ; 1.117      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE                    ; NOE         ; 0.000        ; 0.049      ; 0.746      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NWE'                                                                                                                                                                                                  ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.138 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 3.010      ; 3.693      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.152 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.274      ;
; 0.231 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.353      ;
; 0.231 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.353      ;
; 0.231 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.353      ;
; 0.231 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.353      ;
; 0.231 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.353      ;
; 0.235 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.358      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.301 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.618      ; 3.422      ;
; 0.306 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.619      ; 3.428      ;
; 0.311 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.434      ;
; 0.311 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.434      ;
; 0.311 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.434      ;
; 0.311 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.620      ; 3.434      ;
; 0.425 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 3.010      ; 3.480      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.707 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.329      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.401      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.401      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.401      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.401      ;
; 0.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.401      ;
; 0.783 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.406      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.849 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.618      ; 3.470      ;
; 0.912 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.619      ; 3.534      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.543      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.543      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.543      ;
; 0.920 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.620      ; 3.543      ;
; 0.936 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 1.188      ;
; 0.954 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.024     ; 1.214      ;
; 0.962 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 1.214      ;
; 0.968 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.024     ; 1.228      ;
; 1.486 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 1.738      ;
; 1.564 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.024     ; 1.824      ;
; 1.637 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.024     ; 1.897      ;
; 1.666 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.024     ; 1.926      ;
; 1.680 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 1.932      ;
; 1.776 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 2.028      ;
; 1.809 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 2.061      ;
; 2.006 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.025     ; 2.265      ;
; 2.009 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 2.261      ;
; 2.200 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.025     ; 2.459      ;
; 2.203 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 2.455      ;
; 2.296 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.025     ; 2.555      ;
; 2.299 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 2.551      ;
; 2.329 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.025     ; 2.588      ;
; 2.332 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.032     ; 2.584      ;
; 2.431 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.423     ; 2.250      ;
; 2.431 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.423     ; 2.250      ;
; 2.431 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.423     ; 2.250      ;
; 2.431 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.423     ; 2.250      ;
; 2.431 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.423     ; 2.250      ;
; 2.435 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.422     ; 2.255      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
; 2.501 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.424     ; 2.319      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.447 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.480      ; 1.181      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|current_state.START                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.456 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.184      ;
; 0.473 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.473      ; 1.200      ;
; 0.483 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.777      ;
; 0.489 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.473      ; 1.216      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.509 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.549 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.277      ;
; 0.577 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.305      ;
; 0.624 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.918      ;
; 0.667 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.709 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.003      ;
; 0.716 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.473      ; 1.443      ;
; 0.731 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.025      ;
; 0.731 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.024      ;
; 0.735 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; phase_acc:inst3|acc[17]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.474      ; 1.471      ;
; 0.755 ; phase_acc:inst3|acc[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.049      ;
; 0.763 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; phase_acc:inst3|acc[24]                                                                                                         ; phase_acc:inst3|acc[24]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.771 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.065      ;
; 0.777 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.466      ; 1.497      ;
; 0.780 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.074      ;
; 0.781 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.075      ;
; 0.784 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.078      ;
; 0.784 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.077      ;
; 0.801 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.468      ; 1.523      ;
; 0.803 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.460      ; 1.517      ;
; 0.804 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.459      ; 1.517      ;
; 0.804 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.098      ;
; 0.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.100      ;
; 0.806 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.099      ;
; 0.811 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.462      ; 1.527      ;
; 0.813 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.461      ; 1.528      ;
; 0.816 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.464      ; 1.534      ;
; 0.829 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.471      ; 1.554      ;
; 0.847 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.464      ; 1.565      ;
; 0.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.145      ;
; 0.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.145      ;
; 0.857 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.082      ; 1.151      ;
; 0.869 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.465      ; 1.588      ;
; 0.880 ; phase_acc:inst3|acc[31]                                                                                                         ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ; clk          ; clk         ; 0.000        ; 0.393      ; 1.527      ;
; 0.889 ; BUFF:inst5|DATA_OUT[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.080      ; 1.221      ;
; 0.890 ; BUFF:inst5|DATA_OUT[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.080      ; 1.222      ;
; 0.897 ; BUFF:inst5|DATA_OUT[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.081      ; 1.230      ;
; 0.900 ; phase_acc:inst3|acc[28]                                                                                                         ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ; clk          ; clk         ; 0.000        ; 0.393      ; 1.547      ;
; 0.900 ; BUFF:inst5|DATA_OUT[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.080      ; 1.232      ;
; 0.903 ; BUFF:inst5|DATA_OUT[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.081      ; 1.236      ;
; 0.905 ; BUFF:inst5|DATA_OUT[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.081      ; 1.238      ;
; 0.908 ; phase_acc:inst3|acc[24]                                                                                                         ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ; clk          ; clk         ; 0.000        ; 0.393      ; 1.555      ;
; 0.911 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.080      ; 1.243      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.733 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.680      ; 0.943      ;
; 1.126 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.465      ; 1.121      ;
; 1.229 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.478      ; 1.237      ;
; 1.236 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.479      ; 1.245      ;
; 1.303 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.283      ; 1.116      ;
; 1.331 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.433      ; 1.294      ;
; 1.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.430      ; 1.298      ;
; 1.488 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.477      ; 1.495      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.642 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.928      ; 3.743      ;
; -0.601 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.763      ; 3.851      ;
; -0.600 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.753      ; 3.849      ;
; -0.542 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.970      ; 3.851      ;
; -0.488 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.939      ; 3.775      ;
; -0.480 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.931      ; 3.759      ;
; -0.475 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.928      ; 3.743      ;
; -0.475 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.933      ; 3.758      ;
; -0.272 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.763      ; 4.022      ;
; -0.253 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.928      ; 3.854      ;
; -0.250 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.753      ; 3.999      ;
; -0.213 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.970      ; 4.022      ;
; -0.087 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.939      ; 3.874      ;
; -0.085 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.928      ; 3.853      ;
; -0.051 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.931      ; 3.830      ;
; -0.047 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.933      ; 3.830      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.537 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.121      ; 3.614      ;
; -0.533 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.118      ; 3.615      ;
; -0.522 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.116      ; 3.624      ;
; -0.520 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.115      ; 3.625      ;
; -0.500 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.127      ; 3.657      ;
; -0.402 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 4.159      ; 3.787      ;
; -0.187 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.944      ; 3.787      ;
; -0.186 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.933      ; 3.777      ;
; -0.113 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.116      ; 3.533      ;
; -0.111 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.115      ; 3.534      ;
; -0.109 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.121      ; 3.542      ;
; -0.105 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.118      ; 3.543      ;
; -0.098 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.127      ; 3.559      ;
; -0.052 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 4.159      ; 3.637      ;
; 0.163  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.944      ; 3.637      ;
; 0.167  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.933      ; 3.630      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.START                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|rd_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|wr_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; 0.118  ; 0.353        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; 0.119  ; 0.354        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; 0.120  ; 0.355        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; 0.121  ; 0.356        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; 0.122  ; 0.357        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; 0.123  ; 0.358        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 0.170  ; 0.405        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; 0.170  ; 0.405        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; 0.171  ; 0.406        ; 0.235          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 0.188  ; 0.376        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; 0.188  ; 0.376        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; 0.188  ; 0.376        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; 0.188  ; 0.376        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; 0.188  ; 0.376        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; 0.188  ; 0.376        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; 0.205  ; 0.393        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; 0.209  ; 0.397        ; 0.188          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NWE'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.098  ; 0.333        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.098  ; 0.333        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.100  ; 0.335        ; 0.235          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.239  ; 0.427        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.240  ; 0.428        ; 0.188          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.351  ; 0.571        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NADV'                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                      ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.333 ; 0.333        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.371 ; 0.371        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.378 ; 0.378        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datad          ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.611 ; 0.611        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.613 ; 0.613        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.614 ; 0.614        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.615 ; 0.615        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.616 ; 0.616        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.620 ; 0.620        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datad          ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.639 ; 0.639        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.664 ; 0.664        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 1.669 ; 1.957 ; Rise       ; NADV            ;
; A17             ; NADV       ; 2.017 ; 2.319 ; Rise       ; NADV            ;
; A18             ; NADV       ; 2.159 ; 2.392 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 2.616 ; 2.932 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 2.616 ; 2.932 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 2.078 ; 2.404 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 2.199 ; 2.553 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.922 ; 2.135 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 2.087 ; 2.329 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 1.865 ; 2.088 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 1.290 ; 1.607 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 1.255 ; 1.576 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 1.624 ; 1.923 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 1.798 ; 2.119 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 1.804 ; 2.113 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 2.243 ; 2.536 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 2.185 ; 2.465 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 2.201 ; 2.464 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 2.191 ; 2.483 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 2.385 ; 2.638 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 2.797 ; 3.105 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 2.715 ; 3.043 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 2.791 ; 3.077 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 2.797 ; 3.090 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 2.586 ; 2.827 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 2.602 ; 2.844 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 2.380 ; 2.603 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 2.063 ; 2.330 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 1.814 ; 2.131 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 2.149 ; 2.450 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 2.157 ; 2.442 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 2.336 ; 2.644 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 2.683 ; 2.956 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 2.701 ; 2.967 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 2.755 ; 3.012 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 2.765 ; 3.105 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 2.547 ; 2.847 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; 2.477 ; 2.811 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 2.425 ; 2.807 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 2.365 ; 2.728 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 2.300 ; 2.663 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 2.233 ; 2.571 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 2.111 ; 2.438 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 2.135 ; 2.471 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 2.447 ; 2.787 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 2.477 ; 2.811 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -1.175 ; -1.439 ; Rise       ; NADV            ;
; A17             ; NADV       ; -1.525 ; -1.814 ; Rise       ; NADV            ;
; A18             ; NADV       ; -1.662 ; -1.884 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.772 ; -1.072 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -2.095 ; -2.401 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -1.563 ; -1.867 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -1.696 ; -2.038 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -1.413 ; -1.609 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -1.588 ; -1.823 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -1.358 ; -1.563 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.806 ; -1.102 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.772 ; -1.072 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -1.126 ; -1.405 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -1.310 ; -1.621 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -1.316 ; -1.616 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -1.737 ; -2.022 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -1.682 ; -1.953 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -1.681 ; -1.924 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -1.688 ; -1.970 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -1.857 ; -2.091 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.728 ; -1.056 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -1.501 ; -1.815 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -1.460 ; -1.793 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -1.432 ; -1.767 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -1.273 ; -1.512 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -1.277 ; -1.516 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -1.289 ; -1.521 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.799 ; -1.119 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.728 ; -1.056 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -1.669 ; -1.947 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -1.669 ; -1.946 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -1.738 ; -2.006 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -1.981 ; -2.288 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -1.983 ; -2.233 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -2.176 ; -2.472 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -2.227 ; -2.509 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -2.058 ; -2.337 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; -1.651 ; -1.965 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -1.948 ; -2.318 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -1.891 ; -2.242 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -1.827 ; -2.179 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -1.768 ; -2.091 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -1.651 ; -1.965 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -1.674 ; -1.996 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -1.975 ; -2.301 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -2.003 ; -2.323 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 11.095 ; 10.895 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.997  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 10.890 ; 10.241 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 9.049  ; 8.671  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.877  ; 8.562  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 9.061  ; 8.820  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 9.102  ; 8.756  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.523  ; 8.246  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 10.890 ; 10.241 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 8.251  ; 8.022  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 8.275  ; 8.043  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.775  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.666  ; 5.751  ; Rise       ; clk                    ;
; INT0             ; clk                    ; 8.031  ; 7.711  ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.606  ; 5.743  ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 8.632  ; 8.226  ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 8.162  ; 7.884  ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.840  ; 7.610  ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 8.632  ; 8.226  ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 8.411  ; 8.060  ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 8.309  ; 7.981  ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 8.028  ; 7.742  ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 8.239  ; 7.883  ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 8.072  ; 7.807  ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 8.050  ; 8.285  ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.666  ; 5.751  ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.606  ; 5.743  ; Fall       ; clk                    ;
+------------------+------------------------+--------+--------+------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+------------------+------------------------+--------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 9.411  ; 9.149 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.750  ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 7.917  ; 7.692 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.682  ; 8.315 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.518  ; 8.211 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.695  ; 8.458 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.733  ; 8.396 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.178  ; 7.907 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 10.539 ; 9.898 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 7.917  ; 7.692 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 7.939  ; 7.712 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.530 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.489  ; 5.569 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 7.746  ; 7.435 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.424  ; 5.557 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 7.582  ; 7.356 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 7.891  ; 7.619 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.582  ; 7.356 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 8.342  ; 7.948 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 8.129  ; 7.788 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 8.027  ; 7.708 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 7.756  ; 7.478 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.959  ; 7.613 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 7.799  ; 7.541 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 7.760  ; 7.991 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.489  ; 5.569 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.424  ; 5.557 ; Fall       ; clk                    ;
+------------------+------------------------+--------+-------+------------+------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 8.582 ;    ;    ; 8.738 ;
; J7_DIN     ; ADS930_DIN  ; 8.070 ;    ;    ; 8.261 ;
; J7_DIN     ; J1_DIN      ; 8.325 ;    ;    ; 8.517 ;
; J7_SCLK    ; ADS930_SCLK ; 8.683 ;    ;    ; 8.820 ;
; J7_SCLK    ; J1_SCLk     ; 8.343 ;    ;    ; 8.552 ;
; J7_SYNC    ; J1_SYNC     ; 8.571 ;    ;    ; 8.726 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 8.277 ;    ;    ; 8.426 ;
; J7_DIN     ; ADS930_DIN  ; 7.791 ;    ;    ; 7.969 ;
; J7_DIN     ; J1_DIN      ; 8.035 ;    ;    ; 8.214 ;
; J7_SCLK    ; ADS930_SCLK ; 8.380 ;    ;    ; 8.506 ;
; J7_SCLK    ; J1_SCLk     ; 8.052 ;    ;    ; 8.248 ;
; J7_SYNC    ; J1_SYNC     ; 8.271 ;    ;    ; 8.414 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.050         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -1.629       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -4.421       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -6.010         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -1.839       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -4.171       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.975         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -1.802       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -4.173       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.936         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -2.147       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -3.789       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.884         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; -1.341       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -4.543       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.855         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -1.871       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -3.984       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.843         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; -1.307       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -4.536       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.682         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -1.524       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -4.158       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.584         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -1.480       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -4.104       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.291         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -1.730       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -3.561       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.251         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.553       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -3.698       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.521         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.088        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -4.609       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.415         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.947       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -3.468       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.327         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -1.252       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -3.075       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.042         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; -0.629       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; -3.413       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.038         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.995       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -3.043       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.916         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.082        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -3.998       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.910         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.162       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.748       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.884         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.986       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.898       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.881         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.396       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -3.485       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.805         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; -0.621       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; -3.184       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.788         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.151       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -3.637       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.712         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 0.037        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; -3.749       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.556         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.037        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -3.593       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.324         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.037        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -3.361       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.065         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.712       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.353       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 185.74 MHz ; 185.74 MHz      ; NOE        ;      ;
; 222.22 MHz ; 222.22 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -4.579 ; -201.089      ;
; clk                    ; -4.087 ; -235.154      ;
; NWE                    ; -3.488 ; -108.627      ;
; SAVE_ADDR:inst|ADDR[0] ; -2.149 ; -14.461       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -0.459 ; -4.992        ;
; NWE                    ; 0.177  ; 0.000         ;
; clk                    ; 0.400  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0] ; 0.822  ; 0.000         ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.761 ; -5.153        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.455 ; -2.761        ;
+------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk                    ; -3.201 ; -226.356       ;
; NOE                    ; -3.201 ; -126.171       ;
; NWE                    ; -3.201 ; -60.187        ;
; NADV                   ; -3.000 ; -31.253        ;
; SAVE_ADDR:inst|ADDR[0] ; 0.160  ; 0.000          ;
+------------------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.579 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.692      ;
; -4.561 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.130      ; 5.683      ;
; -4.557 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.130      ; 5.679      ;
; -4.473 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.586      ;
; -4.455 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.130      ; 5.577      ;
; -4.451 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.130      ; 5.573      ;
; -4.449 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.562      ;
; -4.429 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.632      ;
; -4.429 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.632      ;
; -4.429 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.632      ;
; -4.429 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.632      ;
; -4.429 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.632      ;
; -4.429 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.632      ;
; -4.422 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.165      ; 5.579      ;
; -4.422 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.535      ;
; -4.411 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.623      ;
; -4.411 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.623      ;
; -4.411 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.623      ;
; -4.411 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.623      ;
; -4.411 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.623      ;
; -4.411 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.623      ;
; -4.407 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.619      ;
; -4.407 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.619      ;
; -4.407 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.619      ;
; -4.407 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.619      ;
; -4.407 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.619      ;
; -4.407 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.220      ; 5.619      ;
; -4.404 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.174      ; 5.570      ;
; -4.400 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.174      ; 5.566      ;
; -4.396 ; SAVE_ADDR:inst|ADDR[16]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.509      ;
; -4.384 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.183     ; 5.223      ;
; -4.369 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.356      ; 5.754      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.357 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.162      ; 5.511      ;
; -4.351 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.365      ; 5.745      ;
; -4.349 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.196      ; 5.537      ;
; -4.347 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.365      ; 5.741      ;
; -4.343 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.456      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.339 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.502      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.335 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 5.498      ;
; -4.331 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.205      ; 5.528      ;
; -4.330 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.342      ; 5.701      ;
; -4.327 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.205      ; 5.524      ;
; -4.316 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.429      ;
; -4.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.394      ; 5.737      ;
; -4.314 ; SAVE_ADDR:inst|ADDR[1]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.130      ; 5.436      ;
; -4.312 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.351      ; 5.692      ;
; -4.308 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.351      ; 5.688      ;
; -4.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.135     ; 5.193      ;
; -4.302 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.127     ; 5.197      ;
; -4.299 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.502      ;
; -4.299 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.502      ;
; -4.299 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.502      ;
; -4.299 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.502      ;
; -4.299 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.502      ;
; -4.299 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.502      ;
; -4.296 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.196      ; 5.484      ;
; -4.296 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.403      ; 5.728      ;
; -4.292 ; SAVE_ADDR:inst|ADDR[6]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.165      ; 5.449      ;
; -4.292 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.403      ; 5.724      ;
; -4.290 ; SAVE_ADDR:inst|ADDR[16]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.121      ; 5.403      ;
; -4.289 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.127     ; 5.184      ;
; -4.278 ; SAVE_ADDR:inst|ADDR[2]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.205      ; 5.475      ;
; -4.274 ; SAVE_ADDR:inst|ADDR[3]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.205      ; 5.471      ;
; -4.272 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.475      ;
; -4.272 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.475      ;
; -4.272 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.475      ;
; -4.272 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.475      ;
; -4.272 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.475      ;
; -4.272 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.475      ;
; -4.265 ; SAVE_ADDR:inst|ADDR[8]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.165      ; 5.422      ;
; -4.262 ; SAVE_ADDR:inst|ADDR[5]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.130      ; 5.384      ;
; -4.246 ; SAVE_ADDR:inst|ADDR[17]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.196      ; 5.434      ;
; -4.246 ; SAVE_ADDR:inst|ADDR[16]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.449      ;
; -4.246 ; SAVE_ADDR:inst|ADDR[16]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.449      ;
; -4.246 ; SAVE_ADDR:inst|ADDR[16]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.449      ;
; -4.246 ; SAVE_ADDR:inst|ADDR[16]                                                                                                        ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.211      ; 5.449      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.087 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 4.004      ;
; -4.054 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.971      ;
; -4.009 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.978      ;
; -4.009 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.974      ;
; -3.996 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.965      ;
; -3.976 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.945      ;
; -3.976 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.941      ;
; -3.963 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.932      ;
; -3.936 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.948      ;
; -3.931 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.943      ;
; -3.909 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.826      ;
; -3.903 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.915      ;
; -3.898 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.910      ;
; -3.883 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.086     ; 3.789      ;
; -3.876 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.793      ;
; -3.850 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.086     ; 3.756      ;
; -3.833 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.798      ;
; -3.800 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.765      ;
; -3.758 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.675      ;
; -3.731 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.700      ;
; -3.725 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.642      ;
; -3.698 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.667      ;
; -3.670 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.639      ;
; -3.637 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.606      ;
; -3.620 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.585      ;
; -3.596 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.608      ;
; -3.587 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.552      ;
; -3.585 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.554      ;
; -3.581 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.498      ;
; -3.576 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.509      ;
; -3.563 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.575      ;
; -3.557 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.006     ; 3.543      ;
; -3.552 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.521      ;
; -3.548 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.465      ;
; -3.543 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.476      ;
; -3.538 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.550      ;
; -3.524 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.006     ; 3.510      ;
; -3.516 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.433      ;
; -3.505 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.517      ;
; -3.500 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.430      ;
; -3.499 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.429      ;
; -3.479 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.990     ; 3.481      ;
; -3.474 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.403      ;
; -3.473 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.402      ;
; -3.466 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.396      ;
; -3.465 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.395      ;
; -3.446 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -0.990     ; 3.448      ;
; -3.443 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.408      ;
; -3.438 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.407      ;
; -3.438 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.403      ;
; -3.425 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.394      ;
; -3.418 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.074     ; 4.346      ;
; -3.417 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.074     ; 4.345      ;
; -3.411 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.061     ; 4.352      ;
; -3.410 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.061     ; 4.351      ;
; -3.410 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.375      ;
; -3.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.310      ;
; -3.380 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.309      ;
; -3.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.377      ;
; -3.360 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -0.980     ; 3.372      ;
; -3.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.255      ;
; -3.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.006     ; 3.309      ;
; -3.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.249      ;
; -3.319 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.248      ;
; -3.316 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.246      ;
; -3.315 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.245      ;
; -3.313 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.242      ;
; -3.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.073     ; 4.241      ;
; -3.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.086     ; 3.218      ;
; -3.297 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.219      ;
; -3.290 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.006     ; 3.276      ;
; -3.284 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.253      ;
; -3.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.074     ; 4.197      ;
; -3.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.074     ; 4.196      ;
; -3.262 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.027     ; 3.227      ;
; -3.261 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6       ; clk          ; clk         ; 1.000        ; -0.073     ; 4.190      ;
; -3.260 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0       ; clk          ; clk         ; 1.000        ; -0.085     ; 4.177      ;
; -3.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.023     ; 3.220      ;
; -3.244 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.174      ;
; -3.240 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.162      ;
; -3.233 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|rd_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.166      ;
; -3.224 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.061     ; 4.165      ;
; -3.223 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11      ; clk          ; clk         ; 1.000        ; -0.061     ; 4.164      ;
; -3.210 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6       ; clk          ; clk         ; 1.000        ; -0.072     ; 4.140      ;
; -3.203 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0       ; clk          ; clk         ; 1.000        ; -0.085     ; 4.120      ;
; -3.202 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.125      ;
; -3.200 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ; ADC_FIFO:inst4|wr_enable                                                                                        ; NOE          ; clk         ; 1.000        ; -1.059     ; 3.133      ;
; -3.198 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6       ; clk          ; clk         ; 1.000        ; -0.061     ; 4.139      ;
; -3.197 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6       ; clk          ; clk         ; 1.000        ; -0.074     ; 4.125      ;
; -3.187 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|current_state.START                                                                              ; NOE          ; clk         ; 1.000        ; -1.075     ; 3.104      ;
; -3.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.112      ;
; -3.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.112      ;
; -3.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.112      ;
; -3.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 1.000        ; -0.073     ; 4.112      ;
; -3.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9          ; clk          ; clk         ; 1.000        ; -0.073     ; 4.112      ;
; -3.176 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.097      ;
; -3.175 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0       ; clk          ; clk         ; 1.000        ; -0.084     ; 4.093      ;
; -3.172 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.095      ;
; -3.168 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6       ; clk          ; clk         ; 1.000        ; -0.073     ; 4.097      ;
; -3.162 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12      ; clk          ; clk         ; 1.000        ; -0.074     ; 4.090      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NWE'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.488 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.763      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.470 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.754      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.466 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.750      ;
; -3.428 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.708      ;
; -3.427 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.703      ;
; -3.427 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.703      ;
; -3.427 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.703      ;
; -3.427 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.703      ;
; -3.427 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.703      ;
; -3.410 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.703     ; 3.699      ;
; -3.409 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.694      ;
; -3.409 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.694      ;
; -3.409 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.694      ;
; -3.409 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.694      ;
; -3.409 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.694      ;
; -3.406 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.703     ; 3.695      ;
; -3.405 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.690      ;
; -3.405 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.690      ;
; -3.405 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.690      ;
; -3.405 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.690      ;
; -3.405 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.707     ; 3.690      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.358 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.633      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.331 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.606      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.305 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.717     ; 3.580      ;
; -3.298 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.578      ;
; -3.297 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.573      ;
; -3.297 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.573      ;
; -3.297 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.573      ;
; -3.297 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.573      ;
; -3.297 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.573      ;
; -3.271 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.551      ;
; -3.270 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.546      ;
; -3.270 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.546      ;
; -3.270 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.546      ;
; -3.270 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.546      ;
; -3.270 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.546      ;
; -3.245 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.712     ; 3.525      ;
; -3.244 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.520      ;
; -3.244 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.520      ;
; -3.244 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.520      ;
; -3.244 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.520      ;
; -3.244 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.716     ; 3.520      ;
; -3.223 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.507      ;
; -3.223 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.507      ;
; -3.223 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.507      ;
; -3.223 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.708     ; 3.507      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -2.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.024      ; 1.608      ;
; -2.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.028      ; 1.293      ;
; -1.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -0.022     ; 1.367      ;
; -1.945 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -0.019     ; 1.364      ;
; -1.838 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.029      ; 1.299      ;
; -1.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -0.151     ; 1.110      ;
; -1.527 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.019      ; 1.111      ;
; -1.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.207      ; 0.970      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                      ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.459 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.535      ; 3.536      ;
; -0.459 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.535      ; 3.536      ;
; -0.417 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.324      ; 3.372      ;
; -0.396 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.356      ; 3.425      ;
; -0.340 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.535      ; 3.155      ;
; -0.340 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.535      ; 3.155      ;
; -0.337 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.277      ; 3.405      ;
; -0.324 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.482      ; 3.618      ;
; -0.324 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.482      ; 3.618      ;
; -0.304 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.324      ; 3.485      ;
; -0.247 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.277      ; 2.995      ;
; -0.232 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.324      ; 3.057      ;
; -0.220 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.337      ; 3.577      ;
; -0.220 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.337      ; 3.577      ;
; -0.219 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.495      ; 3.736      ;
; -0.219 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.495      ; 3.736      ;
; -0.209 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.482      ; 3.233      ;
; -0.209 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.482      ; 3.233      ;
; -0.200 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.324      ; 3.089      ;
; -0.176 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.278      ; 3.567      ;
; -0.171 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.495      ; 3.284      ;
; -0.171 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.495      ; 3.284      ;
; -0.155 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.356      ; 3.666      ;
; -0.135 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.277      ; 3.607      ;
; -0.135 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.344      ; 3.709      ;
; -0.130 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.383      ; 3.718      ;
; -0.124 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.356      ; 3.197      ;
; -0.114 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.356      ; 3.707      ;
; -0.096 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.337      ; 3.201      ;
; -0.096 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.337      ; 3.201      ;
; -0.082 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.278      ; 3.161      ;
; -0.057 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.356      ; 3.764      ;
; -0.051 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.344      ; 3.293      ;
; -0.049 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.542      ; 3.993      ;
; -0.033 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.303      ; 3.735      ;
; -0.033 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.303      ; 3.735      ;
; -0.033 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.303      ; 3.735      ;
; -0.031 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.489      ; 3.958      ;
; -0.025 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.542      ; 3.517      ;
; -0.013 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.278      ; 3.730      ;
; -0.008 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.489      ; 3.481      ;
; -0.006 ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.383      ; 3.342      ;
; 0.007  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.502      ; 4.009      ;
; 0.009  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.356      ; 3.330      ;
; 0.022  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.277      ; 3.264      ;
; 0.039  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.324      ; 3.828      ;
; 0.042  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.502      ; 3.544      ;
; 0.077  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.356      ; 3.398      ;
; 0.082  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.303      ; 3.350      ;
; 0.082  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.303      ; 3.350      ;
; 0.082  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.303      ; 3.350      ;
; 0.096  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.356      ; 3.417      ;
; 0.101  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.278      ; 3.344      ;
; 0.112  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.278      ; 3.855      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.119  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.320      ; 3.904      ;
; 0.140  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.324      ; 3.429      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.142  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.320      ; 3.427      ;
; 0.172  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.278      ; 3.415      ;
; 0.183  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.372      ; 4.020      ;
; 0.183  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.372      ; 4.020      ;
; 0.183  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.372      ; 4.020      ;
; 0.183  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.372      ; 4.020      ;
; 0.183  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.372      ; 4.020      ;
; 0.183  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 3.372      ; 4.020      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.372      ; 3.588      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.372      ; 3.588      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.372      ; 3.588      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.372      ; 3.588      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.372      ; 3.588      ;
; 0.251  ; SAVE_ADDR:inst|ADDR[0]                                                                                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 3.372      ; 3.588      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                    ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                   ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.669      ;
; 0.438  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NOE                    ; NOE         ; 0.000        ; 0.350      ; 1.018      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NWE'                                                                                                                                                                                                   ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.177 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.044      ;
; 0.254 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.121      ;
; 0.254 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.121      ;
; 0.254 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.121      ;
; 0.254 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.121      ;
; 0.254 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.125      ;
; 0.254 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.121      ;
; 0.297 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.746      ; 3.543      ;
; 0.309 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.402      ; 3.176      ;
; 0.313 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.184      ;
; 0.313 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.184      ;
; 0.313 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.184      ;
; 0.313 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.406      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.318 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 2.401      ; 3.184      ;
; 0.393 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.746      ; 3.139      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.704 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.071      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.124      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.124      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.124      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.124      ;
; 0.757 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.124      ;
; 0.758 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.129      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.816 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.401      ; 3.182      ;
; 0.906 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.402      ; 3.273      ;
; 0.909 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.280      ;
; 0.909 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.280      ;
; 0.909 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.280      ;
; 0.909 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 2.406      ; 3.280      ;
; 0.993 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 1.084      ;
; 1.008 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.160     ; 1.108      ;
; 1.018 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 1.109      ;
; 1.021 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.160     ; 1.121      ;
; 1.478 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 1.569      ;
; 1.555 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.160     ; 1.655      ;
; 1.618 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.160     ; 1.718      ;
; 1.647 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.160     ; 1.747      ;
; 1.650 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 1.741      ;
; 1.765 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 1.856      ;
; 1.771 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 1.862      ;
; 1.955 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.163     ; 2.052      ;
; 1.958 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 2.049      ;
; 2.127 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.163     ; 2.224      ;
; 2.130 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 2.221      ;
; 2.242 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.163     ; 2.339      ;
; 2.245 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 2.336      ;
; 2.248 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; -0.163     ; 2.345      ;
; 2.251 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; -0.169     ; 2.342      ;
; 2.328 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.513     ; 2.040      ;
; 2.328 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.513     ; 2.040      ;
; 2.328 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.513     ; 2.040      ;
; 2.328 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.513     ; 2.040      ;
; 2.328 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.509     ; 2.044      ;
; 2.328 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.513     ; 2.040      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
; 2.392 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.514     ; 2.103      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|current_state.START                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.424 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.425      ; 1.079      ;
; 0.432 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.419      ; 1.081      ;
; 0.447 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.716      ;
; 0.448 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.418      ; 1.096      ;
; 0.461 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.418      ; 1.109      ;
; 0.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.518 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.419      ; 1.167      ;
; 0.536 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.419      ; 1.185      ;
; 0.578 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.847      ;
; 0.621 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.627 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.895      ;
; 0.647 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.914      ;
; 0.655 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.418      ; 1.303      ;
; 0.675 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.943      ;
; 0.680 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.419      ; 1.329      ;
; 0.682 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.950      ;
; 0.683 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; phase_acc:inst3|acc[17]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.958      ;
; 0.690 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.960      ;
; 0.706 ; phase_acc:inst3|acc[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; phase_acc:inst3|acc[24]                                                                                                         ; phase_acc:inst3|acc[24]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.978      ;
; 0.711 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.717 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.411      ; 1.358      ;
; 0.726 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.995      ;
; 0.730 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.999      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.404      ; 1.375      ;
; 0.741 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.413      ; 1.384      ;
; 0.742 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.405      ; 1.377      ;
; 0.749 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.017      ;
; 0.751 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.019      ;
; 0.752 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.407      ; 1.389      ;
; 0.752 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.406      ; 1.388      ;
; 0.754 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.022      ;
; 0.755 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.408      ; 1.393      ;
; 0.765 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.415      ; 1.410      ;
; 0.782 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.050      ;
; 0.785 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.408      ; 1.423      ;
; 0.790 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.074      ; 1.059      ;
; 0.793 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.074      ; 1.062      ;
; 0.801 ; BUFF:inst5|DATA_OUT[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.069      ; 1.105      ;
; 0.804 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.409      ; 1.443      ;
; 0.807 ; BUFF:inst5|DATA_OUT[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.069      ; 1.111      ;
; 0.808 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.069      ; 1.112      ;
; 0.811 ; phase_acc:inst3|acc[31]                                                                                                         ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ; clk          ; clk         ; 0.000        ; 0.344      ; 1.385      ;
; 0.814 ; BUFF:inst5|DATA_OUT[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.069      ; 1.118      ;
; 0.815 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.079      ;
; 0.817 ; BUFF:inst5|DATA_OUT[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.073      ; 1.125      ;
; 0.819 ; BUFF:inst5|DATA_OUT[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.073      ; 1.127      ;
; 0.826 ; BUFF:inst5|DATA_OUT[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.073      ; 1.134      ;
; 0.829 ; phase_acc:inst3|acc[28]                                                                                                         ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ; clk          ; clk         ; 0.000        ; 0.344      ; 1.403      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.822 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.481      ; 0.833      ;
; 1.183 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.286      ; 0.999      ;
; 1.263 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.308      ; 1.101      ;
; 1.269 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.309      ; 1.108      ;
; 1.344 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.121      ; 0.995      ;
; 1.358 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.262      ; 1.150      ;
; 1.365 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.259      ; 1.154      ;
; 1.494 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.304      ; 1.328      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.761 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.510      ; 3.510      ;
; -0.704 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.344      ; 3.618      ;
; -0.698 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.356      ; 3.619      ;
; -0.645 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.544      ; 3.620      ;
; -0.595 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.513      ; 3.544      ;
; -0.594 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.519      ; 3.548      ;
; -0.589 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.516      ; 3.543      ;
; -0.567 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 3.511      ; 3.510      ;
; -0.217 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.510      ; 3.466      ;
; -0.207 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.356      ; 3.628      ;
; -0.196 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.344      ; 3.610      ;
; -0.153 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.544      ; 3.628      ;
; -0.034 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.519      ; 3.488      ;
; -0.022 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.511      ; 3.465      ;
; 0.003  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.513      ; 3.446      ;
; 0.009  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 3.516      ; 3.445      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.455 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.681      ; 3.256      ;
; -0.452 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.678      ; 3.256      ;
; -0.440 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.676      ; 3.266      ;
; -0.438 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.675      ; 3.267      ;
; -0.418 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.685      ; 3.297      ;
; -0.317 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.710      ; 3.423      ;
; -0.123 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.515      ; 3.422      ;
; -0.118 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 3.502      ; 3.414      ;
; 0.116  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.676      ; 3.322      ;
; 0.118  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.675      ; 3.323      ;
; 0.140  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.681      ; 3.351      ;
; 0.141  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.685      ; 3.356      ;
; 0.144  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.678      ; 3.352      ;
; 0.188  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.710      ; 3.428      ;
; 0.383  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.515      ; 3.428      ;
; 0.391  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 3.502      ; 3.423      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.START                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|rd_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|wr_enable                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; 0.198  ; 0.428        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; 0.204  ; 0.434        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; 0.204  ; 0.434        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; 0.204  ; 0.434        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 0.248  ; 0.478        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; 0.248  ; 0.478        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; 0.248  ; 0.478        ; 0.230          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NWE'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.098  ; 0.328        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.098  ; 0.328        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.100  ; 0.330        ; 0.230          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; 0.344  ; 0.560        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; 0.346  ; 0.562        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NADV'                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.050  ; 0.266        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.061  ; 0.277        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.061  ; 0.277        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.061  ; 0.277        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.061  ; 0.277        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.061  ; 0.277        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.061  ; 0.277        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.331  ; 0.331        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.331  ; 0.331        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.331  ; 0.331        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.331  ; 0.331        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.331  ; 0.331        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.331  ; 0.331        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.526  ; 0.710        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.537  ; 0.721        ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.160 ; 0.160        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.161 ; 0.161        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.175 ; 0.175        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.191 ; 0.191        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.200 ; 0.200        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.200 ; 0.200        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.206 ; 0.206        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.207 ; 0.207        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datad          ;
; 0.215 ; 0.215        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.215 ; 0.215        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.215 ; 0.215        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.229 ; 0.229        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.229 ; 0.229        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.764 ; 0.764        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.764 ; 0.764        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.777 ; 0.777        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.777 ; 0.777        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.777 ; 0.777        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.777 ; 0.777        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.778 ; 0.778        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.785 ; 0.785        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datad          ;
; 0.786 ; 0.786        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.793 ; 0.793        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.793 ; 0.793        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.793 ; 0.793        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.793 ; 0.793        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.794 ; 0.794        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.800 ; 0.800        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.816 ; 0.816        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.830 ; 0.830        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.831 ; 0.831        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 1.338 ; 1.482 ; Rise       ; NADV            ;
; A17             ; NADV       ; 1.659 ; 1.823 ; Rise       ; NADV            ;
; A18             ; NADV       ; 1.809 ; 1.882 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 2.251 ; 2.366 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 2.251 ; 2.366 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 1.737 ; 1.876 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 1.832 ; 2.032 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.591 ; 1.632 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 1.726 ; 1.828 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 1.535 ; 1.588 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 0.969 ; 1.163 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 0.934 ; 1.139 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 1.299 ; 1.449 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 1.445 ; 1.642 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 1.459 ; 1.636 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 1.876 ; 2.024 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 1.831 ; 1.953 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 1.877 ; 1.923 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 1.845 ; 1.971 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 2.030 ; 2.083 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 2.530 ; 2.660 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 2.430 ; 2.594 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 2.521 ; 2.612 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 2.530 ; 2.618 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 2.306 ; 2.403 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 2.320 ; 2.422 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 2.130 ; 2.183 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 1.819 ; 1.939 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 1.571 ; 1.768 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 1.905 ; 2.053 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 1.902 ; 2.047 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 2.060 ; 2.253 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 2.407 ; 2.530 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 2.425 ; 2.538 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 2.512 ; 2.546 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 2.484 ; 2.660 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 2.284 ; 2.411 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; 2.260 ; 2.405 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 2.211 ; 2.405 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 2.159 ; 2.327 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 2.102 ; 2.263 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 2.019 ; 2.195 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 1.908 ; 2.081 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 1.920 ; 2.110 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 2.236 ; 2.379 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 2.260 ; 2.405 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -0.887 ; -1.016 ; Rise       ; NADV            ;
; A17             ; NADV       ; -1.211 ; -1.369 ; Rise       ; NADV            ;
; A18             ; NADV       ; -1.355 ; -1.425 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.496 ; -0.688 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -1.777 ; -1.891 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -1.267 ; -1.396 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -1.374 ; -1.570 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -1.127 ; -1.162 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -1.273 ; -1.374 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -1.074 ; -1.119 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.530 ; -0.710 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.496 ; -0.688 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -0.846 ; -0.985 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -1.003 ; -1.196 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -1.016 ; -1.190 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -1.417 ; -1.562 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -1.374 ; -1.494 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -1.402 ; -1.440 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -1.387 ; -1.512 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -1.549 ; -1.594 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.603 ; -0.842 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -1.352 ; -1.514 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -1.311 ; -1.498 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -1.285 ; -1.475 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -1.133 ; -1.243 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -1.137 ; -1.246 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -1.158 ; -1.249 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.675 ; -0.898 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.603 ; -0.842 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -1.472 ; -1.612 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -1.461 ; -1.612 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -1.532 ; -1.664 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -1.752 ; -1.939 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -1.775 ; -1.867 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -1.960 ; -2.091 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -2.008 ; -2.133 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -1.843 ; -1.960 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; -1.496 ; -1.661 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -1.782 ; -1.972 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -1.732 ; -1.897 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -1.677 ; -1.834 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -1.599 ; -1.768 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -1.496 ; -1.661 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -1.506 ; -1.689 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -1.811 ; -1.947 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -1.834 ; -1.972 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 10.411 ; 10.002 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.593  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 9.798  ; 9.008  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 8.261  ; 7.743  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.103  ; 7.650  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 8.237  ; 7.879  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 8.305  ; 7.818  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 7.744  ; 7.374  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 9.798  ; 9.008  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 7.472  ; 7.178  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 7.493  ; 7.198  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.150  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.096  ; 5.282  ; Rise       ; clk                    ;
; INT0             ; clk                    ; 7.409  ; 6.981  ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.091  ; 5.350  ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 7.968  ; 7.404  ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 7.494  ; 7.099  ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.183  ; 6.860  ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.968  ; 7.404  ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 7.737  ; 7.256  ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 7.649  ; 7.187  ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 7.371  ; 6.978  ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.572  ; 7.108  ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 7.409  ; 7.038  ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 7.287  ; 7.644  ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.096  ; 5.282  ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.091  ; 5.350  ; Fall       ; clk                    ;
+------------------+------------------------+--------+--------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 8.821 ; 8.389 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.346 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 7.152 ; 6.865 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 7.909 ; 7.407 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 7.757 ; 7.317 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 7.886 ; 7.538 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 7.950 ; 7.478 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 7.412 ; 7.052 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 9.461 ; 8.683 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 7.152 ; 6.865 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 7.172 ; 6.884 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 4.915 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 4.918 ; 5.095 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 7.128 ; 6.712 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 4.909 ; 5.158 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 6.933 ; 6.619 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 7.231 ; 6.848 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 6.933 ; 6.619 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 7.687 ; 7.140 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 7.465 ; 6.999 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 7.377 ; 6.930 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 7.110 ; 6.729 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 7.303 ; 6.854 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 7.147 ; 6.787 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 7.006 ; 7.354 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 4.918 ; 5.095 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 4.909 ; 5.158 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.745 ;    ;    ; 7.689 ;
; J7_DIN     ; ADS930_DIN  ; 7.261 ;    ;    ; 7.260 ;
; J7_DIN     ; J1_DIN      ; 7.555 ;    ;    ; 7.554 ;
; J7_SCLK    ; ADS930_SCLK ; 7.870 ;    ;    ; 7.759 ;
; J7_SCLK    ; J1_SCLk     ; 7.572 ;    ;    ; 7.588 ;
; J7_SYNC    ; J1_SYNC     ; 7.803 ;    ;    ; 7.740 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 7.454 ;    ;    ; 7.398 ;
; J7_DIN     ; ADS930_DIN  ; 6.992 ;    ;    ; 6.986 ;
; J7_DIN     ; J1_DIN      ; 7.273 ;    ;    ; 7.268 ;
; J7_SCLK    ; ADS930_SCLK ; 7.576 ;    ;    ; 7.465 ;
; J7_SCLK    ; J1_SCLk     ; 7.290 ;    ;    ; 7.301 ;
; J7_SYNC    ; J1_SYNC     ; 7.511 ;    ;    ; 7.447 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.679         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -1.549       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -4.130       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.622         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -1.705       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -3.917       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.611         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -1.742       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -3.869       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.578         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -2.052       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -3.526       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.521         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -1.781       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -3.740       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.493         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; -1.269       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -4.224       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.475         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; -1.246       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -4.229       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.320         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -1.431       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -3.889       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -5.222         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -1.391       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -3.831       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.946         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -1.639       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -3.307       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.910         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -1.466       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -3.444       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.180        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -4.306       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -4.004         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; -0.842       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -3.162       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.893         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; -1.143       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.750       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.622         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; -0.539       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; -3.083       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.598         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.174        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -3.772       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.595         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.883       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.712       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.482         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.901       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.581       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.480         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.328       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -3.152       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.477         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.030       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.447       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.402         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.089       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -3.313       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.378         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; -0.536       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; -2.842       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -3.286         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 0.132        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; -3.418       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -3.137         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.132        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -3.269       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -2.940         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.133        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -3.073       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -2.705         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.613       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -2.092       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -1.427 ; -57.899       ;
; clk                    ; -1.257 ; -55.783       ;
; NWE                    ; -0.861 ; -24.179       ;
; SAVE_ADDR:inst|ADDR[0] ; -0.472 ; -2.475        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; NOE                    ; -0.280 ; -4.862        ;
; NWE                    ; 0.004  ; 0.000         ;
; clk                    ; 0.157  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0] ; 0.345  ; 0.000         ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary          ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; 0.012 ; 0.000         ;
+------------------------+-------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.069 ; -0.314        ;
+------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk                    ; -3.000 ; -166.584       ;
; NOE                    ; -3.000 ; -108.056       ;
; NWE                    ; -3.000 ; -49.122        ;
; NADV                   ; -3.000 ; -30.196        ;
; SAVE_ADDR:inst|ADDR[0] ; 0.351  ; 0.000          ;
+------------------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NOE'                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.427 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.186      ; 2.590      ;
; -1.424 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.550      ;
; -1.413 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.539      ;
; -1.399 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.299      ; 2.697      ;
; -1.398 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.096     ; 2.309      ;
; -1.389 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.568      ;
; -1.389 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.568      ;
; -1.389 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.568      ;
; -1.389 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.568      ;
; -1.389 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.568      ;
; -1.389 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.568      ;
; -1.387 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.181      ; 2.545      ;
; -1.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.044     ; 2.349      ;
; -1.385 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.181      ; 2.543      ;
; -1.384 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.144      ; 2.505      ;
; -1.382 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.144      ; 2.503      ;
; -1.381 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.186      ; 2.544      ;
; -1.378 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.504      ;
; -1.376 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.287      ; 2.662      ;
; -1.373 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.144      ; 2.494      ;
; -1.371 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.144      ; 2.492      ;
; -1.371 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.079     ; 2.299      ;
; -1.367 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.493      ;
; -1.367 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.027     ; 2.347      ;
; -1.361 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.186      ; 2.524      ;
; -1.361 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.061     ; 2.307      ;
; -1.359 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.294      ; 2.652      ;
; -1.358 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.484      ;
; -1.357 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.294      ; 2.650      ;
; -1.355 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.023     ; 2.339      ;
; -1.353 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.299      ; 2.651      ;
; -1.352 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.198      ; 2.549      ;
; -1.351 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NADV         ; NOE         ; 1.000        ; 0.186      ; 2.514      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.314      ; 2.662      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.523      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.523      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.523      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.523      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.523      ;
; -1.349 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.523      ;
; -1.348 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.474      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.473      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.521      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.521      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.521      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.521      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.521      ;
; -1.347 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.197      ; 2.521      ;
; -1.347 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.027     ; 2.327      ;
; -1.346 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.011     ; 2.342      ;
; -1.344 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NADV         ; NOE         ; 1.000        ; 0.182      ; 2.503      ;
; -1.343 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.522      ;
; -1.343 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.522      ;
; -1.343 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.522      ;
; -1.343 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.522      ;
; -1.343 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.522      ;
; -1.343 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.522      ;
; -1.341 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.061     ; 2.287      ;
; -1.340 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                           ; NADV         ; NOE         ; 1.000        ; 0.198      ; 2.483      ;
; -1.340 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                           ; NADV         ; NOE         ; 1.000        ; 0.198      ; 2.483      ;
; -1.340 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.045     ; 2.302      ;
; -1.337 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NADV         ; NOE         ; 1.000        ; 0.149      ; 2.463      ;
; -1.337 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.096     ; 2.248      ;
; -1.336 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.282      ; 2.617      ;
; -1.334 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.282      ; 2.615      ;
; -1.333 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.299      ; 2.631      ;
; -1.330 ; SAVE_ADDR:inst|ADDR[16]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.287      ; 2.616      ;
; -1.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NOE          ; NOE         ; 1.000        ; 0.032      ; 2.389      ;
; -1.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.011     ; 2.324      ;
; -1.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                    ; NOE          ; NOE         ; 1.000        ; -0.044     ; 2.288      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.502      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.502      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.502      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.502      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.502      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.502      ;
; -1.323 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.299      ; 2.621      ;
; -1.322 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                   ; NADV         ; NOE         ; 1.000        ; 0.182      ; 2.481      ;
; -1.322 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                    ; NOE          ; NOE         ; 1.000        ; -0.045     ; 2.284      ;
; -1.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                    ; NOE          ; NOE         ; 1.000        ; -0.096     ; 2.231      ;
; -1.318 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                   ; NOE          ; NOE         ; 1.000        ; -0.063     ; 2.262      ;
; -1.315 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                    ; NADV         ; NOE         ; 1.000        ; 0.182      ; 2.474      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                       ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.314 ; SAVE_ADDR:inst|ADDR[17]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                               ; NADV         ; NOE         ; 1.000        ; 0.171      ; 2.462      ;
; -1.313 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]               ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.492      ;
; -1.313 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                    ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.492      ;
; -1.313 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.492      ;
; -1.313 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.492      ;
; -1.313 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.492      ;
; -1.313 ; SAVE_ADDR:inst|ADDR[8]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                ; NADV         ; NOE         ; 1.000        ; 0.202      ; 2.492      ;
; -1.312 ; SAVE_ADDR:inst|ADDR[3]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.193      ; 2.504      ;
; -1.310 ; SAVE_ADDR:inst|ADDR[6]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.287      ; 2.596      ;
; -1.310 ; SAVE_ADDR:inst|ADDR[2]                                                                                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0 ; NADV         ; NOE         ; 1.000        ; 0.193      ; 2.502      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.257 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.796      ;
; -1.253 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.792      ;
; -1.230 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.786      ;
; -1.226 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.782      ;
; -1.223 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.794      ;
; -1.219 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.790      ;
; -1.203 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.774      ;
; -1.202 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.789      ;
; -1.199 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.770      ;
; -1.198 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.785      ;
; -1.196 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.735      ;
; -1.192 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.731      ;
; -1.184 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.771      ;
; -1.180 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.767      ;
; -1.167 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.723      ;
; -1.163 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.719      ;
; -1.154 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.414     ; 1.717      ;
; -1.150 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.414     ; 1.713      ;
; -1.103 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.642      ;
; -1.099 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.638      ;
; -1.074 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.645      ;
; -1.070 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.641      ;
; -1.060 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.616      ;
; -1.056 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.612      ;
; -1.052 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.417     ; 1.612      ;
; -1.050 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.621      ;
; -1.048 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.417     ; 1.608      ;
; -1.046 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.617      ;
; -1.045 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.399     ; 1.623      ;
; -1.044 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.615      ;
; -1.041 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.399     ; 1.619      ;
; -1.040 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.990      ;
; -1.040 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.611      ;
; -1.040 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.579      ;
; -1.039 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.989      ;
; -1.036 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.987      ;
; -1.036 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.575      ;
; -1.035 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.986      ;
; -1.033 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.984      ;
; -1.032 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.983      ;
; -1.030 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.617      ;
; -1.026 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.613      ;
; -1.010 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.597      ;
; -1.007 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.546      ;
; -1.006 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.593      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.954      ;
; -1.005 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.955      ;
; -1.004 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.953      ;
; -1.004 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.954      ;
; -0.998 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.554      ;
; -0.997 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.031     ; 1.953      ;
; -0.996 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.031     ; 1.952      ;
; -0.994 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.550      ;
; -0.980 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.387     ; 1.570      ;
; -0.980 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.536      ;
; -0.976 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.045     ; 1.918      ;
; -0.976 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.387     ; 1.566      ;
; -0.974 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.973 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.544      ;
; -0.969 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.031     ; 1.925      ;
; -0.968 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.031     ; 1.924      ;
; -0.963 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.914      ;
; -0.962 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.036     ; 1.913      ;
; -0.961 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.044     ; 1.904      ;
; -0.961 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.911      ;
; -0.960 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.037     ; 1.910      ;
; -0.958 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.045     ; 1.900      ;
; -0.957 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|wr_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.399     ; 1.535      ;
; -0.956 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.043     ; 1.900      ;
; -0.954 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.044     ; 1.897      ;
; -0.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ; ADC_FIFO:inst4|rd_enable                                                                                   ; NOE          ; clk         ; 1.000        ; -0.399     ; 1.531      ;
; -0.953 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.406     ; 1.524      ;
; -0.952 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.539      ;
; -0.946 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.438     ; 1.485      ;
; -0.944 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.889      ;
; -0.944 ; BUFF:inst5|DATA_OUT[1]                                                                                                          ; phase_acc:inst3|acc[31]                                                                                    ; NWE          ; clk         ; 1.000        ; -0.059     ; 1.852      ;
; -0.940 ; BUFF:inst5|DATA_OUT[1]                                                                                                          ; phase_acc:inst3|acc[30]                                                                                    ; NWE          ; clk         ; 1.000        ; -0.059     ; 1.848      ;
; -0.938 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.043     ; 1.882      ;
; -0.937 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.889      ;
; -0.937 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.886      ;
; -0.936 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.885      ;
; -0.935 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.886      ;
; -0.934 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.879      ;
; -0.934 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.390     ; 1.521      ;
; -0.933 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.045     ; 1.875      ;
; -0.932 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                              ; clk          ; clk         ; 1.000        ; -0.046     ; 1.873      ;
; -0.931 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.883      ;
; -0.929 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[31]                                                                                    ; NWE          ; clk         ; 1.000        ; -0.059     ; 1.837      ;
; -0.917 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.421     ; 1.473      ;
; -0.916 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.043     ; 1.860      ;
; -0.915 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0  ; clk          ; clk         ; 1.000        ; -0.044     ; 1.858      ;
; -0.909 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.860      ;
; -0.908 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.858      ;
; -0.905 ; BUFF:inst5|DATA_OUT[3]                                                                                                          ; phase_acc:inst3|acc[31]                                                                                    ; NWE          ; clk         ; 1.000        ; -0.058     ; 1.814      ;
; -0.904 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ; ADC_FIFO:inst4|current_state.START                                                                         ; NOE          ; clk         ; 1.000        ; -0.414     ; 1.467      ;
; -0.901 ; BUFF:inst5|DATA_OUT[3]                                                                                                          ; phase_acc:inst3|acc[30]                                                                                    ; NWE          ; clk         ; 1.000        ; -0.058     ; 1.810      ;
; -0.896 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[30]                                                                                    ; NWE          ; clk         ; 1.000        ; -0.059     ; 1.804      ;
; -0.893 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.842      ;
; -0.892 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.841      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NWE'                                                                                                ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.861 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.682      ;
; -0.827 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.153     ; 1.651      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.646      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.646      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.646      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.646      ;
; -0.823 ; SAVE_ADDR:inst|ADDR[17] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.646      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.821 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.637      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.819 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.635      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.815 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.636      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.795 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.616      ;
; -0.787 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.158     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[9]  ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[10] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[11] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[12] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[13] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[14] ; NADV         ; NWE         ; 1.000        ; -0.156     ; 1.606      ;
; -0.785 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.158     ; 1.604      ;
; -0.783 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.601      ;
; -0.783 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.601      ;
; -0.783 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.601      ;
; -0.783 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.601      ;
; -0.783 ; SAVE_ADDR:inst|ADDR[3]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.601      ;
; -0.781 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.153     ; 1.605      ;
; -0.781 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.599      ;
; -0.781 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.599      ;
; -0.781 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.599      ;
; -0.781 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.599      ;
; -0.781 ; SAVE_ADDR:inst|ADDR[2]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.159     ; 1.599      ;
; -0.777 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.600      ;
; -0.777 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.600      ;
; -0.777 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.600      ;
; -0.777 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.600      ;
; -0.777 ; SAVE_ADDR:inst|ADDR[16] ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.600      ;
; -0.761 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.153     ; 1.585      ;
; -0.757 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.580      ;
; -0.757 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.580      ;
; -0.757 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.580      ;
; -0.757 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.580      ;
; -0.757 ; SAVE_ADDR:inst|ADDR[6]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.580      ;
; -0.751 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[6]  ; NADV         ; NWE         ; 1.000        ; -0.153     ; 1.575      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[0]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.570      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[1]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.570      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[2]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.570      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[3]  ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.570      ;
; -0.747 ; SAVE_ADDR:inst|ADDR[8]  ; BUFF:inst6|DATA_OUT[15] ; NADV         ; NWE         ; 1.000        ; -0.154     ; 1.570      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[4]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.553      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[5]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.553      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[7]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.553      ;
; -0.737 ; SAVE_ADDR:inst|ADDR[1]  ; BUFF:inst6|DATA_OUT[8]  ; NADV         ; NWE         ; 1.000        ; -0.161     ; 1.553      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.472 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.267      ; 0.737      ;
; -0.407 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.273      ; 0.602      ;
; -0.386 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.247      ; 0.632      ;
; -0.382 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.250      ; 0.632      ;
; -0.338 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.273      ; 0.607      ;
; -0.266 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.186      ; 0.512      ;
; -0.160 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.298      ; 0.515      ;
; -0.064 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 0.381      ; 0.442      ;
+--------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NOE'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -0.280 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.477      ; 1.416      ;
; -0.274 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.603      ; 1.554      ;
; -0.274 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.603      ; 1.554      ;
; -0.258 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.446      ; 1.407      ;
; -0.241 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.473      ; 1.451      ;
; -0.217 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.477      ; 1.479      ;
; -0.195 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.575      ; 1.605      ;
; -0.195 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.575      ; 1.605      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.587      ; 1.630      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.587      ; 1.630      ;
; -0.172 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.438      ; 1.485      ;
; -0.167 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.446      ; 1.498      ;
; -0.159 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.473      ; 1.533      ;
; -0.143 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.473      ; 1.549      ;
; -0.130 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.473      ; 1.562      ;
; -0.119 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.438      ; 1.538      ;
; -0.114 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.470      ; 1.575      ;
; -0.112 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.481      ; 1.594      ;
; -0.112 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.481      ; 1.594      ;
; -0.110 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.604      ; 1.733      ;
; -0.100 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.455      ; 1.574      ;
; -0.100 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.455      ; 1.574      ;
; -0.100 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.455      ; 1.574      ;
; -0.092 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.482      ; 1.629      ;
; -0.083 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.576      ; 1.732      ;
; -0.076 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.438      ; 1.581      ;
; -0.071 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.588      ; 1.756      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.477      ; 1.638      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                         ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.058 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.462      ; 1.623      ;
; -0.004 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.494      ; 1.709      ;
; -0.004 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.494      ; 1.709      ;
; -0.004 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.494      ; 1.709      ;
; -0.004 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.494      ; 1.709      ;
; -0.004 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.494      ; 1.709      ;
; -0.004 ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 1.494      ; 1.709      ;
; 0.139  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.212      ; 0.455      ;
; 0.200  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.205      ; 0.509      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.307      ;
; 0.203  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.191      ; 0.498      ;
; 0.206  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.313      ;
; 0.208  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.191      ; 0.503      ;
; 0.210  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.317      ;
; 0.214  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.179      ; 0.497      ;
; 0.216  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.175      ; 0.495      ;
; 0.222  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                      ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.329      ;
; 0.222  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.329      ;
; 0.233  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.024      ; 0.341      ;
; 0.233  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.175      ; 0.512      ;
; 0.239  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.163      ; 0.506      ;
; 0.262  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                 ; NOE                    ; NOE         ; 0.000        ; 0.042      ; 0.388      ;
; 0.263  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                 ; NOE                    ; NOE         ; 0.000        ; 0.042      ; 0.389      ;
; 0.265  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                         ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.372      ;
; 0.269  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                 ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.397      ;
; 0.273  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                 ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.401      ;
; 0.276  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.044      ; 0.404      ;
; 0.282  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.603      ; 1.610      ;
; 0.282  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.603      ; 1.610      ;
; 0.298  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.405      ;
; 0.298  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.212      ; 0.614      ;
; 0.305  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                 ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.412      ;
; 0.310  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                         ; NOE                    ; NOE         ; 0.000        ; 0.023      ; 0.417      ;
; 0.311  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                     ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                 ; NOE                    ; NOE         ; 0.000        ; 0.009      ; 0.404      ;
; 0.313  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                 ; NOE                    ; NOE         ; 0.000        ; 0.042      ; 0.439      ;
; 0.315  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.212      ; 0.631      ;
; 0.339  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                      ; NOE                    ; NOE         ; 0.000        ; 0.022      ; 0.445      ;
; 0.339  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.069      ; 0.512      ;
; 0.351  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; NOE                    ; NOE         ; 0.000        ; 0.011      ; 0.446      ;
; 0.354  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.193      ; 0.651      ;
; 0.354  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.477      ; 1.550      ;
; 0.367  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.163      ; 0.634      ;
; 0.367  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.221      ; 0.692      ;
; 0.372  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.575      ; 1.672      ;
; 0.372  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.575      ; 1.672      ;
; 0.377  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0   ; NOE                    ; NOE         ; 0.000        ; 0.175      ; 0.656      ;
; 0.379  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.446      ; 1.544      ;
; 0.382  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.587      ; 1.694      ;
; 0.382  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.587      ; 1.694      ;
; 0.383  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                 ; NOE                    ; NOE         ; 0.000        ; 0.061      ; 0.528      ;
; 0.383  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ; NOE                    ; NOE         ; 0.000        ; 0.061      ; 0.528      ;
; 0.384  ; SAVE_ADDR:inst|ADDR[0]                                                                                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                      ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 1.473      ; 1.576      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NWE'                                                                                                                                                                                                   ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.004 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.299      ; 1.542      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.014 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.352      ;
; 0.036 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.374      ;
; 0.036 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.374      ;
; 0.036 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.374      ;
; 0.036 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.374      ;
; 0.036 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.119      ; 1.374      ;
; 0.040 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.379      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.073 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.117      ; 1.409      ;
; 0.093 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.118      ; 1.430      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.436      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.436      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.436      ;
; 0.097 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 1.120      ; 1.436      ;
; 0.226 ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 0.486      ;
; 0.240 ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 0.500      ;
; 0.242 ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.122      ; 0.498      ;
; 0.249 ; SAVE_ADDR:inst|ADDR[1]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.122      ; 0.505      ;
; 0.515 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 0.775      ;
; 0.517 ; SAVE_ADDR:inst|ADDR[3]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.122      ; 0.773      ;
; 0.548 ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.122      ; 0.804      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.552 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.390      ;
; 0.556 ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.122      ; 0.812      ;
; 0.591 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 0.851      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.445      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.445      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.445      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.445      ;
; 0.607 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.119      ; 1.445      ;
; 0.610 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.449      ;
; 0.632 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 0.892      ;
; 0.635 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.118      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 0.896      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.636 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.117      ; 1.472      ;
; 0.639 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.478      ;
; 0.639 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.478      ;
; 0.639 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.478      ;
; 0.639 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.120      ; 1.478      ;
; 0.711 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 1.299      ; 1.749      ;
; 0.754 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 1.014      ;
; 0.754 ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.128      ; 1.016      ;
; 0.822 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 1.082      ;
; 0.822 ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.128      ; 1.084      ;
; 0.867 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 1.127      ;
; 0.867 ; SAVE_ADDR:inst|ADDR[16] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.128      ; 1.129      ;
; 0.871 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                   ; NWE         ; 0.000        ; 0.126      ; 1.131      ;
; 0.871 ; SAVE_ADDR:inst|ADDR[15] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ; NADV                   ; NWE         ; 0.000        ; 0.128      ; 1.133      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.054     ; 0.941      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.054     ; 0.941      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.054     ; 0.941      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.054     ; 0.941      ;
; 0.881 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.054     ; 0.941      ;
; 0.884 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.053     ; 0.945      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
; 0.910 ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst6|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; -0.056     ; 0.968      ;
+-------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.487      ;
; 0.163 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.486      ;
; 0.174 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.218      ; 0.496      ;
; 0.176 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.218      ; 0.498      ;
; 0.186 ; ADC_FIFO:inst4|current_state.START                                                                                              ; ADC_FIFO:inst4|current_state.START                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.202 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.525      ;
; 0.205 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.532      ;
; 0.253 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.266 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.278 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.218      ; 0.600      ;
; 0.282 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.607      ;
; 0.286 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.408      ;
; 0.292 ; phase_acc:inst3|acc[16]                                                                                                         ; phase_acc:inst3|acc[16]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; phase_acc:inst3|acc[6]                                                                                                          ; phase_acc:inst3|acc[6]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; phase_acc:inst3|acc[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; phase_acc:inst3|acc[18]                                                                                                         ; phase_acc:inst3|acc[18]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[19]                                                                                                         ; phase_acc:inst3|acc[19]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; phase_acc:inst3|acc[22]                                                                                                         ; phase_acc:inst3|acc[22]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[3]                                                                                                          ; phase_acc:inst3|acc[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[8]                                                                                                          ; phase_acc:inst3|acc[8]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[12]                                                                                                         ; phase_acc:inst3|acc[12]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; phase_acc:inst3|acc[17]                                                                                                         ; phase_acc:inst3|acc[17]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[20]                                                                                                         ; phase_acc:inst3|acc[20]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; phase_acc:inst3|acc[21]                                                                                                         ; phase_acc:inst3|acc[21]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[7]                                                                                                          ; phase_acc:inst3|acc[7]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[10]                                                                                                         ; phase_acc:inst3|acc[10]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; phase_acc:inst3|acc[23]                                                                                                         ; phase_acc:inst3|acc[23]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.299 ; phase_acc:inst3|acc[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.623      ;
; 0.304 ; phase_acc:inst3|acc[31]                                                                                                         ; phase_acc:inst3|acc[31]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; phase_acc:inst3|acc[24]                                                                                                         ; phase_acc:inst3|acc[24]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; phase_acc:inst3|acc[27]                                                                                                         ; phase_acc:inst3|acc[27]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; phase_acc:inst3|acc[29]                                                                                                         ; phase_acc:inst3|acc[29]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; phase_acc:inst3|acc[30]                                                                                                         ; phase_acc:inst3|acc[30]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; phase_acc:inst3|acc[25]                                                                                                         ; phase_acc:inst3|acc[25]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; phase_acc:inst3|acc[26]                                                                                                         ; phase_acc:inst3|acc[26]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; phase_acc:inst3|acc[28]                                                                                                         ; phase_acc:inst3|acc[28]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.315 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.212      ; 0.636      ;
; 0.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.211      ; 0.636      ;
; 0.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.646      ;
; 0.323 ; BUFF:inst5|DATA_OUT[13]                                                                                                         ; phase_acc:inst3|acc[13]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.478      ;
; 0.324 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.447      ;
; 0.325 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; BUFF:inst5|DATA_OUT[1]                                                                                                          ; phase_acc:inst3|acc[1]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.481      ;
; 0.326 ; BUFF:inst5|DATA_OUT[5]                                                                                                          ; phase_acc:inst3|acc[5]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.481      ;
; 0.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.222      ; 0.653      ;
; 0.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; BUFF:inst5|DATA_OUT[2]                                                                                                          ; phase_acc:inst3|acc[2]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.483      ;
; 0.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.214      ; 0.646      ;
; 0.328 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; BUFF:inst5|DATA_OUT[14]                                                                                                         ; phase_acc:inst3|acc[14]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.484      ;
; 0.329 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.213      ; 0.646      ;
; 0.329 ; BUFF:inst5|DATA_OUT[9]                                                                                                          ; phase_acc:inst3|acc[9]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.485      ;
; 0.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.454      ;
; 0.334 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.214      ; 0.652      ;
; 0.334 ; BUFF:inst5|DATA_OUT[0]                                                                                                          ; phase_acc:inst3|acc[0]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.031      ; 0.489      ;
; 0.342 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ; clk          ; clk         ; 0.000        ; 0.214      ; 0.660      ;
; 0.342 ; BUFF:inst5|DATA_OUT[11]                                                                                                         ; phase_acc:inst3|acc[11]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.498      ;
; 0.343 ; BUFF:inst5|DATA_OUT[4]                                                                                                          ; phase_acc:inst3|acc[4]                                                                                                          ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.499      ;
; 0.344 ; BUFF:inst5|DATA_OUT[15]                                                                                                         ; phase_acc:inst3|acc[15]                                                                                                         ; NWE          ; clk         ; 0.000        ; 0.032      ; 0.500      ;
; 0.345 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.467      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.345 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2] ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.529      ; 0.404      ;
; 0.495 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3] ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.441      ; 0.466      ;
; 0.588 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6] ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.424      ; 0.542      ;
; 0.592 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7] ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.425      ; 0.547      ;
; 0.599 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5] ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.335      ; 0.464      ;
; 0.629 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0] ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.403      ; 0.562      ;
; 0.634 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1] ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.400      ; 0.564      ;
; 0.707 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4] ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 0.419      ; 0.656      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 0.012 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.779      ; 2.324      ;
; 0.030 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.773      ; 2.303      ;
; 0.034 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.862      ; 2.325      ;
; 0.056 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.848      ; 2.214      ;
; 0.116 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.854      ; 2.236      ;
; 0.131 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.848      ; 2.213      ;
; 0.134 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.850      ; 2.215      ;
; 0.138 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 1.853      ; 2.215      ;
; 0.255 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.779      ; 1.581      ;
; 0.260 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.773      ; 1.573      ;
; 0.273 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.848      ; 1.497      ;
; 0.278 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.862      ; 1.581      ;
; 0.325 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.854      ; 1.527      ;
; 0.347 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.850      ; 1.502      ;
; 0.348 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.848      ; 1.496      ;
; 0.351 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 1.853      ; 1.502      ;
+-------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.069 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.944      ; 1.405      ;
; -0.068 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.939      ; 1.401      ;
; -0.066 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.938      ; 1.402      ;
; -0.065 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.941      ; 1.406      ;
; -0.046 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.945      ; 1.429      ;
; 0.000  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.954      ; 1.484      ;
; 0.082  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.861      ; 1.473      ;
; 0.087  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 1.866      ; 1.483      ;
; 0.135  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.939      ; 2.104      ;
; 0.137  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.938      ; 2.105      ;
; 0.140  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.944      ; 2.114      ;
; 0.144  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.941      ; 2.115      ;
; 0.159  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.945      ; 2.134      ;
; 0.227  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.954      ; 2.211      ;
; 0.307  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.861      ; 2.198      ;
; 0.314  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 1.866      ; 2.210      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|current_state.START                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|rd_enable                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ADC_FIFO:inst4|wr_enable                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a12                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|counter8a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|parity9                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_27c:wrptr_g1p|sub_parity10a[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[10]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[11]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[12]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[1]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[2]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[3]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[4]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[5]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[6]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[7]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[8]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|wrptr_g[9]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[0]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[1]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[2]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[3]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[4]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[5]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[6]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|q_b[7]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~portb_address_reg0                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NOE'                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NOE   ; Rise       ; NOE                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a2~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; -0.392 ; -0.162       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                              ;
; -0.392 ; -0.162       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                              ;
; -0.392 ; -0.162       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0    ;
; -0.387 ; -0.157       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                              ;
; -0.387 ; -0.157       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                              ;
; -0.387 ; -0.157       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a4~portb_address_reg0    ;
; -0.386 ; -0.156       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                              ;
; -0.386 ; -0.156       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                              ;
; -0.386 ; -0.156       ; 0.230          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a6~portb_address_reg0    ;
; -0.372 ; -0.188       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                   ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a0                       ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[1]                  ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                   ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                   ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                   ;
; -0.370 ; -0.186       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                   ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a10                      ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a12                      ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a8                       ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|counter5a9                       ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2]  ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6]  ;
; -0.367 ; -0.183       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9]  ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|parity6                          ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[0]                  ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|a_graycounter_6p6:rdptr_g1p|sub_parity7a[2]                  ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; -0.366 ; -0.182       ; 0.184          ; Low Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NWE'                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.309 ; -0.079       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.309 ; -0.079       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.307 ; -0.077       ; 0.230          ; Low Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_6vg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                      ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[0]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[10]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[11]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[12]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[13]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[14]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[15]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[1]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[2]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[3]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[4]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[5]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[6]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[7]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[8]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst5|DATA_OUT[9]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[0]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[10]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[11]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[12]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[13]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[14]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[15]|clk                                                                                           ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[1]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[2]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[3]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[4]|clk                                                                                            ;
; -0.066 ; -0.066       ; 0.000          ; Low Pulse Width ; NWE   ; Rise       ; inst6|DATA_OUT[5]|clk                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NADV'                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.305 ; -0.121       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -0.305 ; -0.121       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -0.305 ; -0.121       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -0.305 ; -0.121       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -0.305 ; -0.121       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -0.305 ; -0.121       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -0.125 ; -0.125       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; -0.125 ; -0.125       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; -0.125 ; -0.125       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; -0.125 ; -0.125       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; -0.125 ; -0.125       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; -0.125 ; -0.125       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; -0.124 ; -0.124       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|o            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|i            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~input|i            ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; 0.901  ; 1.117        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.902  ; 1.118        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; 0.902  ; 1.118        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; 0.902  ; 1.118        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; 0.902  ; 1.118        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; 0.902  ; 1.118        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; 0.902  ; 1.118        ; 0.216          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~input|o            ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 1.123  ; 1.123        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 1.124  ; 1.124        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 1.124  ; 1.124        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 1.124  ; 1.124        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 1.124  ; 1.124        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 1.124  ; 1.124        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 1.124  ; 1.124        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.351 ; 0.351        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datad          ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|q                          ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0|combout                  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|inclk[0]          ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst7|Equal3~0clkctrl|outclk            ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datad          ;
; 0.633 ; 0.633        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datad          ;
; 0.637 ; 0.637        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.637 ; 0.637        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.637 ; 0.637        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.637 ; 0.637        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 0.920 ; 1.683 ; Rise       ; NADV            ;
; A17             ; NADV       ; 1.051 ; 1.831 ; Rise       ; NADV            ;
; A18             ; NADV       ; 1.090 ; 1.860 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 1.320 ; 2.158 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 1.320 ; 2.158 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 1.086 ; 1.907 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 1.132 ; 1.936 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.002 ; 1.769 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 1.070 ; 1.832 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 0.984 ; 1.748 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 0.775 ; 1.515 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 0.765 ; 1.503 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 0.922 ; 1.684 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 0.994 ; 1.744 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 0.987 ; 1.738 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 1.181 ; 1.968 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 1.150 ; 1.928 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 1.125 ; 1.933 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 1.130 ; 1.931 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 1.203 ; 2.024 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 1.271 ; 2.091 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 1.206 ; 2.008 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 1.263 ; 2.086 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 1.271 ; 2.091 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 1.169 ; 1.925 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 1.178 ; 1.940 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 1.092 ; 1.856 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 0.968 ; 1.718 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 0.876 ; 1.619 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 1.026 ; 1.788 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 1.032 ; 1.785 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 1.101 ; 1.849 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 1.241 ; 2.010 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 1.248 ; 2.016 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 1.235 ; 2.046 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 1.264 ; 2.074 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 1.170 ; 1.978 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; 1.174 ; 2.026 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 1.174 ; 2.026 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 1.144 ; 1.984 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 1.107 ; 1.950 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 1.078 ; 1.901 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 1.031 ; 1.836 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 1.045 ; 1.854 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 1.166 ; 1.999 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 1.170 ; 2.007 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -0.705 ; -1.454 ; Rise       ; NADV            ;
; A17             ; NADV       ; -0.835 ; -1.607 ; Rise       ; NADV            ;
; A18             ; NADV       ; -0.872 ; -1.635 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.557 ; -1.281 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -1.096 ; -1.922 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -0.865 ; -1.668 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -0.914 ; -1.707 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -0.784 ; -1.535 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -0.854 ; -1.607 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -0.766 ; -1.515 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.567 ; -1.293 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.557 ; -1.281 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -0.708 ; -1.454 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -0.782 ; -1.524 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -0.775 ; -1.518 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -0.962 ; -1.739 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -0.932 ; -1.700 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -0.903 ; -1.694 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -0.912 ; -1.702 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -0.978 ; -1.782 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.412 ; -1.141 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -0.712 ; -1.514 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -0.709 ; -1.510 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -0.694 ; -1.489 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -0.619 ; -1.366 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -0.619 ; -1.370 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -0.621 ; -1.372 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.438 ; -1.172 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.412 ; -1.141 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -0.816 ; -1.561 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -0.821 ; -1.562 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -0.840 ; -1.591 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -0.951 ; -1.710 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -0.956 ; -1.719 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -0.982 ; -1.761 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -1.027 ; -1.817 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -0.956 ; -1.747 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; -0.817 ; -1.613 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -0.956 ; -1.795 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -0.927 ; -1.755 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -0.892 ; -1.722 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -0.862 ; -1.675 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -0.817 ; -1.613 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -0.831 ; -1.630 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -0.946 ; -1.770 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -0.950 ; -1.777 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.904 ; 5.009 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.866 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 5.727 ; 5.499 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.318 ; 4.334 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.260 ; 4.274 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.364 ; 4.398 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.370 ; 4.409 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 4.124 ; 4.119 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 5.727 ; 5.499 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 4.022 ; 4.013 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 4.033 ; 4.020 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.979 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 2.811 ; 3.199 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 3.723 ; 3.765 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 2.808 ; 3.211 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 3.966 ; 4.000 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 3.798 ; 3.823 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 3.686 ; 3.702 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 3.966 ; 4.000 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 3.894 ; 3.922 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 3.832 ; 3.873 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 3.730 ; 3.760 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 3.802 ; 3.831 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 3.752 ; 3.793 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 3.950 ; 3.869 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 2.811 ; 3.199 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 2.808 ; 3.211 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.206 ; 4.260 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.762 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 3.870 ; 3.860 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.153 ; 4.167 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.097 ; 4.109 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.197 ; 4.228 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.204 ; 4.239 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 3.968 ; 3.960 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 5.567 ; 5.337 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 3.870 ; 3.860 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 3.880 ; 3.865 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.867 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 2.733 ; 3.125 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 3.598 ; 3.637 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 2.727 ; 3.135 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 3.572 ; 3.585 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 3.680 ; 3.702 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 3.572 ; 3.585 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 3.841 ; 3.872 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 3.772 ; 3.796 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 3.714 ; 3.751 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 3.615 ; 3.642 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 3.684 ; 3.711 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 3.637 ; 3.674 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 3.815 ; 3.739 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 2.733 ; 3.125 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 2.727 ; 3.135 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 4.156 ;    ;    ; 4.884 ;
; J7_DIN     ; ADS930_DIN  ; 3.899 ;    ;    ; 4.616 ;
; J7_DIN     ; J1_DIN      ; 4.023 ;    ;    ; 4.771 ;
; J7_SCLK    ; ADS930_SCLK ; 4.137 ;    ;    ; 4.896 ;
; J7_SCLK    ; J1_SCLk     ; 4.029 ;    ;    ; 4.786 ;
; J7_SYNC    ; J1_SYNC     ; 4.106 ;    ;    ; 4.870 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 4.022 ;    ;    ; 4.740 ;
; J7_DIN     ; ADS930_DIN  ; 3.772 ;    ;    ; 4.482 ;
; J7_DIN     ; J1_DIN      ; 3.888 ;    ;    ; 4.627 ;
; J7_SCLK    ; ADS930_SCLK ; 4.001 ;    ;    ; 4.751 ;
; J7_SCLK    ; J1_SCLk     ; 3.894 ;    ;    ; 4.641 ;
; J7_SYNC    ; J1_SYNC     ; 3.968 ;    ;    ; 4.722 ;
+------------+-------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                            ; Synchronization Node                                                                                                            ; Typical MTBF (Years) ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3]  ; Not Calculated       ; Yes                     ;
; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1]  ; Not Calculated       ; Yes                     ;
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.476         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.450       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[6] ;                ;              ;                  ; -1.026       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.410         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.102       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[3] ;                ;              ;                  ; -1.308       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.377         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[9] ;                ;              ;                  ; -0.181       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[9] ;                ;              ;                  ; -1.196       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.361         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.160       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.201       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.332         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.193       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.139       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.309         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[12]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[12] ;                ;              ;                  ; 0.037        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[12] ;                ;              ;                  ; -1.346       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.296         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[11] ;                ;              ;                  ; 0.032        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[11] ;                ;              ;                  ; -1.328       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.205         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[10] ;                ;              ;                  ; -0.031       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[10] ;                ;              ;                  ; -1.174       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.175         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.021       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[8] ;                ;              ;                  ; -1.154       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.057         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.122       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.935       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -1.030         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.038       ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.992       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.759         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.612        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[7] ;                ;              ;                  ; -1.371       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.749         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[9] ;                ;              ;                  ; 0.144        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[9] ;                ;              ;                  ; -0.893       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.678         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.015        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.693       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.571         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.139        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.710       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.547         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[11] ;                ;              ;                  ; 0.301        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[11] ;                ;              ;                  ; -0.848       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.520         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.063        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.583       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.516         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.608        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_e7d:rs_dgwp|dffpipe_f09:dffpipe12|dffe14a[5] ;                ;              ;                  ; -1.124       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.488         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.488        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.976       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.484         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.380        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.864       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.474         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.155        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.629       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.450         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[12] ;                ;              ;                  ; 0.301        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[12] ;                ;              ;                  ; -0.751       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.428         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  NOE                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  clk                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[10] ;                ;              ;                  ; 0.577        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[10] ;                ;              ;                  ; -1.005       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.360         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.577        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.937       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.304         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.578        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.882       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                    ; -0.189         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                       ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                    ;                ;              ;                  ;              ;
;  NOE                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                           ;                ;              ;                  ;              ;
;  clk                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                             ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                       ;                ;              ;                  ;              ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.236        ;
;  FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_cif1:auto_generated|alt_synch_pipe_f7d:ws_dgrp|dffpipe_g09:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.425       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+-------------------------+----------+--------+----------+---------+---------------------+
; Clock                   ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack        ; -4.831   ; -0.547 ; -0.761   ; -0.537  ; -3.201              ;
;  NADV                   ; N/A      ; N/A    ; N/A      ; N/A     ; -3.000              ;
;  NOE                    ; -4.831   ; -0.547 ; N/A      ; N/A     ; -3.201              ;
;  NWE                    ; -3.691   ; 0.004  ; N/A      ; N/A     ; -3.201              ;
;  SAVE_ADDR:inst|ADDR[0] ; -2.171   ; 0.345  ; -0.761   ; -0.537  ; 0.160               ;
;  clk                    ; -4.383   ; 0.157  ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS         ; -606.684 ; -7.151 ; -5.153   ; -3.387  ; -443.967            ;
;  NADV                   ; N/A      ; N/A    ; N/A      ; N/A     ; -31.253             ;
;  NOE                    ; -212.589 ; -7.151 ; N/A      ; N/A     ; -126.171            ;
;  NWE                    ; -114.704 ; 0.000  ; N/A      ; N/A     ; -60.187             ;
;  SAVE_ADDR:inst|ADDR[0] ; -14.617  ; 0.000  ; -5.153   ; -3.387  ; 0.000               ;
;  clk                    ; -264.774 ; 0.000  ; N/A      ; N/A     ; -226.356            ;
+-------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; A16             ; NADV       ; 1.669 ; 1.957 ; Rise       ; NADV            ;
; A17             ; NADV       ; 2.017 ; 2.319 ; Rise       ; NADV            ;
; A18             ; NADV       ; 2.159 ; 2.392 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; 2.616 ; 2.932 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; 2.616 ; 2.932 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; 2.078 ; 2.404 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; 2.199 ; 2.553 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; 1.922 ; 2.135 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; 2.087 ; 2.329 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; 1.865 ; 2.088 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; 1.290 ; 1.607 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; 1.255 ; 1.576 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; 1.624 ; 1.923 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; 1.798 ; 2.119 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; 1.804 ; 2.113 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; 2.243 ; 2.536 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; 2.185 ; 2.465 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; 2.201 ; 2.464 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; 2.191 ; 2.483 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; 2.385 ; 2.638 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; 2.797 ; 3.105 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; 2.715 ; 3.043 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; 2.791 ; 3.077 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; 2.797 ; 3.090 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; 2.586 ; 2.827 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; 2.602 ; 2.844 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; 2.380 ; 2.603 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; 2.063 ; 2.330 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; 1.814 ; 2.131 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; 2.149 ; 2.450 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; 2.157 ; 2.442 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; 2.336 ; 2.644 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; 2.683 ; 2.956 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; 2.701 ; 2.967 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; 2.755 ; 3.012 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; 2.765 ; 3.105 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; 2.547 ; 2.847 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; 2.477 ; 2.811 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; 2.425 ; 2.807 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; 2.365 ; 2.728 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; 2.300 ; 2.663 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; 2.233 ; 2.571 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; 2.111 ; 2.438 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; 2.135 ; 2.471 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; 2.447 ; 2.787 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; 2.477 ; 2.811 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; A16             ; NADV       ; -0.705 ; -1.016 ; Rise       ; NADV            ;
; A17             ; NADV       ; -0.835 ; -1.369 ; Rise       ; NADV            ;
; A18             ; NADV       ; -0.872 ; -1.425 ; Rise       ; NADV            ;
; AD_IN[*]        ; NADV       ; -0.496 ; -0.688 ; Rise       ; NADV            ;
;  AD_IN[0]       ; NADV       ; -1.096 ; -1.891 ; Rise       ; NADV            ;
;  AD_IN[1]       ; NADV       ; -0.865 ; -1.396 ; Rise       ; NADV            ;
;  AD_IN[2]       ; NADV       ; -0.914 ; -1.570 ; Rise       ; NADV            ;
;  AD_IN[3]       ; NADV       ; -0.784 ; -1.162 ; Rise       ; NADV            ;
;  AD_IN[4]       ; NADV       ; -0.854 ; -1.374 ; Rise       ; NADV            ;
;  AD_IN[5]       ; NADV       ; -0.766 ; -1.119 ; Rise       ; NADV            ;
;  AD_IN[6]       ; NADV       ; -0.530 ; -0.710 ; Rise       ; NADV            ;
;  AD_IN[7]       ; NADV       ; -0.496 ; -0.688 ; Rise       ; NADV            ;
;  AD_IN[8]       ; NADV       ; -0.708 ; -0.985 ; Rise       ; NADV            ;
;  AD_IN[9]       ; NADV       ; -0.782 ; -1.196 ; Rise       ; NADV            ;
;  AD_IN[10]      ; NADV       ; -0.775 ; -1.190 ; Rise       ; NADV            ;
;  AD_IN[11]      ; NADV       ; -0.962 ; -1.562 ; Rise       ; NADV            ;
;  AD_IN[12]      ; NADV       ; -0.932 ; -1.494 ; Rise       ; NADV            ;
;  AD_IN[13]      ; NADV       ; -0.903 ; -1.440 ; Rise       ; NADV            ;
;  AD_IN[14]      ; NADV       ; -0.912 ; -1.512 ; Rise       ; NADV            ;
;  AD_IN[15]      ; NADV       ; -0.978 ; -1.594 ; Rise       ; NADV            ;
; AD_IN[*]        ; NWE        ; -0.412 ; -0.842 ; Rise       ; NWE             ;
;  AD_IN[0]       ; NWE        ; -0.712 ; -1.514 ; Rise       ; NWE             ;
;  AD_IN[1]       ; NWE        ; -0.709 ; -1.498 ; Rise       ; NWE             ;
;  AD_IN[2]       ; NWE        ; -0.694 ; -1.475 ; Rise       ; NWE             ;
;  AD_IN[3]       ; NWE        ; -0.619 ; -1.243 ; Rise       ; NWE             ;
;  AD_IN[4]       ; NWE        ; -0.619 ; -1.246 ; Rise       ; NWE             ;
;  AD_IN[5]       ; NWE        ; -0.621 ; -1.249 ; Rise       ; NWE             ;
;  AD_IN[6]       ; NWE        ; -0.438 ; -0.898 ; Rise       ; NWE             ;
;  AD_IN[7]       ; NWE        ; -0.412 ; -0.842 ; Rise       ; NWE             ;
;  AD_IN[8]       ; NWE        ; -0.816 ; -1.561 ; Rise       ; NWE             ;
;  AD_IN[9]       ; NWE        ; -0.821 ; -1.562 ; Rise       ; NWE             ;
;  AD_IN[10]      ; NWE        ; -0.840 ; -1.591 ; Rise       ; NWE             ;
;  AD_IN[11]      ; NWE        ; -0.951 ; -1.710 ; Rise       ; NWE             ;
;  AD_IN[12]      ; NWE        ; -0.956 ; -1.719 ; Rise       ; NWE             ;
;  AD_IN[13]      ; NWE        ; -0.982 ; -1.761 ; Rise       ; NWE             ;
;  AD_IN[14]      ; NWE        ; -1.027 ; -1.817 ; Rise       ; NWE             ;
;  AD_IN[15]      ; NWE        ; -0.956 ; -1.747 ; Rise       ; NWE             ;
; ADS930_DATA[*]  ; clk        ; -0.817 ; -1.613 ; Rise       ; clk             ;
;  ADS930_DATA[0] ; clk        ; -0.956 ; -1.795 ; Rise       ; clk             ;
;  ADS930_DATA[1] ; clk        ; -0.927 ; -1.755 ; Rise       ; clk             ;
;  ADS930_DATA[2] ; clk        ; -0.892 ; -1.722 ; Rise       ; clk             ;
;  ADS930_DATA[3] ; clk        ; -0.862 ; -1.675 ; Rise       ; clk             ;
;  ADS930_DATA[4] ; clk        ; -0.817 ; -1.613 ; Rise       ; clk             ;
;  ADS930_DATA[5] ; clk        ; -0.831 ; -1.630 ; Rise       ; clk             ;
;  ADS930_DATA[6] ; clk        ; -0.946 ; -1.770 ; Rise       ; clk             ;
;  ADS930_DATA[7] ; clk        ; -0.950 ; -1.777 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------------+------------------------+--------+--------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+--------+--------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 11.095 ; 10.895 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.997  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 10.890 ; 10.241 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 9.049  ; 8.671  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 8.877  ; 8.562  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 9.061  ; 8.820  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 9.102  ; 8.756  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 8.523  ; 8.246  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 10.890 ; 10.241 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 8.251  ; 8.022  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 8.275  ; 8.043  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.775  ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 5.666  ; 5.751  ; Rise       ; clk                    ;
; INT0             ; clk                    ; 8.031  ; 7.711  ; Rise       ; clk                    ;
; adclk            ; clk                    ; 5.606  ; 5.743  ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 8.632  ; 8.226  ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 8.162  ; 7.884  ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 7.840  ; 7.610  ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 8.632  ; 8.226  ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 8.411  ; 8.060  ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 8.309  ; 7.981  ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 8.028  ; 7.742  ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 8.239  ; 7.883  ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 8.072  ; 7.807  ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 8.050  ; 8.285  ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 5.666  ; 5.751  ; Fall       ; clk                    ;
; adclk            ; clk                    ; 5.606  ; 5.743  ; Fall       ; clk                    ;
+------------------+------------------------+--------+--------+------------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------------+------------------------+-------+-------+------------+------------------------+
; Data Port        ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+------------------+------------------------+-------+-------+------------+------------------------+
; panduan_FIFOADIN ; NADV                   ; 4.206 ; 4.260 ; Rise       ; NADV                   ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 2.762 ;       ; Rise       ; SAVE_ADDR:inst|ADDR[0] ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 3.870 ; 3.860 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 4.153 ; 4.167 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 4.097 ; 4.109 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 4.197 ; 4.228 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 4.204 ; 4.239 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 3.968 ; 3.960 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 5.567 ; 5.337 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 3.870 ; 3.860 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 3.880 ; 3.865 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;       ; 2.867 ; Fall       ; SAVE_ADDR:inst|ADDR[0] ;
; ADS930CLk        ; clk                    ; 2.733 ; 3.125 ; Rise       ; clk                    ;
; INT0             ; clk                    ; 3.598 ; 3.637 ; Rise       ; clk                    ;
; adclk            ; clk                    ; 2.727 ; 3.135 ; Rise       ; clk                    ;
; output[*]        ; clk                    ; 3.572 ; 3.585 ; Rise       ; clk                    ;
;  output[0]       ; clk                    ; 3.680 ; 3.702 ; Rise       ; clk                    ;
;  output[1]       ; clk                    ; 3.572 ; 3.585 ; Rise       ; clk                    ;
;  output[2]       ; clk                    ; 3.841 ; 3.872 ; Rise       ; clk                    ;
;  output[3]       ; clk                    ; 3.772 ; 3.796 ; Rise       ; clk                    ;
;  output[4]       ; clk                    ; 3.714 ; 3.751 ; Rise       ; clk                    ;
;  output[5]       ; clk                    ; 3.615 ; 3.642 ; Rise       ; clk                    ;
;  output[6]       ; clk                    ; 3.684 ; 3.711 ; Rise       ; clk                    ;
;  output[7]       ; clk                    ; 3.637 ; 3.674 ; Rise       ; clk                    ;
; wr_enable        ; clk                    ; 3.815 ; 3.739 ; Rise       ; clk                    ;
; ADS930CLk        ; clk                    ; 2.733 ; 3.125 ; Fall       ; clk                    ;
; adclk            ; clk                    ; 2.727 ; 3.135 ; Fall       ; clk                    ;
+------------------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 8.582 ;    ;    ; 8.738 ;
; J7_DIN     ; ADS930_DIN  ; 8.070 ;    ;    ; 8.261 ;
; J7_DIN     ; J1_DIN      ; 8.325 ;    ;    ; 8.517 ;
; J7_SCLK    ; ADS930_SCLK ; 8.683 ;    ;    ; 8.820 ;
; J7_SCLK    ; J1_SCLk     ; 8.343 ;    ;    ; 8.552 ;
; J7_SYNC    ; J1_SYNC     ; 8.571 ;    ;    ; 8.726 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADS_SYNC   ; ADS930_SYNC ; 4.022 ;    ;    ; 4.740 ;
; J7_DIN     ; ADS930_DIN  ; 3.772 ;    ;    ; 4.482 ;
; J7_DIN     ; J1_DIN      ; 3.888 ;    ;    ; 4.627 ;
; J7_SCLK    ; ADS930_SCLK ; 4.001 ;    ;    ; 4.751 ;
; J7_SCLK    ; J1_SCLk     ; 3.894 ;    ;    ; 4.641 ;
; J7_SYNC    ; J1_SYNC     ; 3.968 ;    ;    ; 4.722 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; INT0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_enable        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INT4             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adclk            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_enable        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCOE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AD_IN[15]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[14]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[13]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[12]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_IN[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_DIN                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_SYNC                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; J7_SCLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS_SYNC                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A16                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NADV                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A18                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; A17                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NWE                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NOE                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADS930_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ADCOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ADCOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; INT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wr_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INT4             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ADS930CLk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; J1_DIN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_SYNC          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; J1_SCLk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_DIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADS930_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADS930_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; panduan_FIFOADIN ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; rd_enable        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADS930_SEL       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADCOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; output[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; output[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AD_IN[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_IN[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk                    ; clk                    ; 2105     ; 0        ; 0        ; 0        ;
; NOE                    ; clk                    ; 91       ; 0        ; 0        ; 0        ;
; NWE                    ; clk                    ; 528      ; 0        ; 0        ; 0        ;
; clk                    ; NOE                    ; 13       ; 0        ; 0        ; 0        ;
; NADV                   ; NOE                    ; 774      ; 0        ; 0        ; 0        ;
; NOE                    ; NOE                    ; 1324     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NOE                    ; 43       ; 43       ; 0        ; 0        ;
; NADV                   ; NWE                    ; 599      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NWE                    ; 33       ; 33       ; 0        ; 0        ;
; NOE                    ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk                    ; clk                    ; 2105     ; 0        ; 0        ; 0        ;
; NOE                    ; clk                    ; 91       ; 0        ; 0        ; 0        ;
; NWE                    ; clk                    ; 528      ; 0        ; 0        ; 0        ;
; clk                    ; NOE                    ; 13       ; 0        ; 0        ; 0        ;
; NADV                   ; NOE                    ; 774      ; 0        ; 0        ; 0        ;
; NOE                    ; NOE                    ; 1324     ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NOE                    ; 43       ; 43       ; 0        ; 0        ;
; NADV                   ; NWE                    ; 599      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0] ; NWE                    ; 33       ; 33       ; 0        ; 0        ;
; NOE                    ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 29 12:53:37 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_cif1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name NOE NOE
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[0] SAVE_ADDR:inst|ADDR[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.831
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.831      -212.589 NOE 
    Info (332119):    -4.383      -264.774 clk 
    Info (332119):    -3.691      -114.704 NWE 
    Info (332119):    -2.171       -14.617 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -0.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.547        -7.151 NOE 
    Info (332119):     0.138         0.000 NWE 
    Info (332119):     0.447         0.000 clk 
    Info (332119):     0.733         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.642        -4.303 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.537        -3.387 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -226.356 clk 
    Info (332119):    -3.201      -126.171 NOE 
    Info (332119):    -3.201       -60.187 NWE 
    Info (332119):    -3.000       -31.253 NADV 
    Info (332119):     0.333         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.579
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.579      -201.089 NOE 
    Info (332119):    -4.087      -235.154 clk 
    Info (332119):    -3.488      -108.627 NWE 
    Info (332119):    -2.149       -14.461 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -0.459
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.459        -4.992 NOE 
    Info (332119):     0.177         0.000 NWE 
    Info (332119):     0.400         0.000 clk 
    Info (332119):     0.822         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.761
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.761        -5.153 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.455
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.455        -2.761 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -226.356 clk 
    Info (332119):    -3.201      -126.171 NOE 
    Info (332119):    -3.201       -60.187 NWE 
    Info (332119):    -3.000       -31.253 NADV 
    Info (332119):     0.160         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.427       -57.899 NOE 
    Info (332119):    -1.257       -55.783 clk 
    Info (332119):    -0.861       -24.179 NWE 
    Info (332119):    -0.472        -2.475 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case hold slack is -0.280
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.280        -4.862 NOE 
    Info (332119):     0.004         0.000 NWE 
    Info (332119):     0.157         0.000 clk 
    Info (332119):     0.345         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is 0.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.012         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -0.069
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.069        -0.314 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -166.584 clk 
    Info (332119):    -3.000      -108.056 NOE 
    Info (332119):    -3.000       -49.122 NWE 
    Info (332119):    -3.000       -30.196 NADV 
    Info (332119):     0.351         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Wed Apr 29 12:53:41 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


