
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Mon Aug 22 11:58:12 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 272.803ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.791ns  (50.8% logic, 49.2% route), 22 logic levels.

 Constraint Details:

     26.791ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 272.803ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15A.C1 r_idle[0]
C1TOFCO_DE  ---     1.795      R7C15A.C1 to     R7C15A.FCO SLICE_7
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R7C15B.FCI to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.791   (50.8% logic, 49.2% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 272.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.743ns  (50.7% logic, 49.3% route), 21 logic levels.

 Constraint Details:

     26.743ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 272.851ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15B.C0 r_idle[0]
C0TOFCO_DE  ---     2.064      R7C15B.C0 to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.743   (50.7% logic, 49.3% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              26.591ns  (50.4% logic, 49.6% route), 21 logic levels.

 Constraint Details:

     26.591ns physical path delay i_stop_btn_MGIOL to SLICE_22 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.003ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15A.C1 r_idle[0]
C1TOFCO_DE  ---     1.795      R7C15A.C1 to     R7C15A.FCO SLICE_7
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R7C15B.FCI to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R6C16D.FCI to      R6C16D.F1 SLICE_22
ROUTE         1     0.000      R6C16D.F1 to     R6C16D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   26.591   (50.4% logic, 49.6% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              26.543ns  (50.4% logic, 49.6% route), 20 logic levels.

 Constraint Details:

     26.543ns physical path delay i_stop_btn_MGIOL to SLICE_22 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.051ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15B.C0 r_idle[0]
C0TOFCO_DE  ---     2.064      R7C15B.C0 to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R6C16D.FCI to      R6C16D.F1 SLICE_22
ROUTE         1     0.000      R6C16D.F1 to     R6C16D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   26.543   (50.4% logic, 49.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.072ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.522ns  (50.3% logic, 49.7% route), 22 logic levels.

 Constraint Details:

     26.522ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.072ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15A.C1 r_idle[0]
C1TOFCO_DE  ---     1.795      R7C15A.C1 to     R7C15A.FCO SLICE_7
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R7C15B.FCI to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R6C14A.A1 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.522   (50.3% logic, 49.7% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.474ns  (50.2% logic, 49.8% route), 21 logic levels.

 Constraint Details:

     26.474ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.120ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15B.C0 r_idle[0]
C0TOFCO_DE  ---     2.064      R7C15B.C0 to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R6C14A.A1 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.474   (50.2% logic, 49.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.474ns  (50.2% logic, 49.8% route), 21 logic levels.

 Constraint Details:

     26.474ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.120ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15B.C1 r_idle[0]
C1TOFCO_DE  ---     1.795      R7C15B.C1 to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.474   (50.2% logic, 49.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.474ns  (50.2% logic, 49.8% route), 21 logic levels.

 Constraint Details:

     26.474ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.120ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15A.C1 r_idle[0]
C1TOFCO_DE  ---     1.795      R7C15A.C1 to     R7C15A.FCO SLICE_7
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R7C15B.FCI to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14B.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14B.A0 to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.474   (50.2% logic, 49.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              26.474ns  (50.2% logic, 49.8% route), 21 logic levels.

 Constraint Details:

     26.474ns physical path delay i_stop_btn_MGIOL to SLICE_22 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.120ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15A.C1 r_idle[0]
C1TOFCO_DE  ---     1.795      R7C15A.C1 to     R7C15A.FCO SLICE_7
ROUTE         1     0.000     R7C15A.FCO to     R7C15B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317     R7C15B.FCI to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_33
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R6C16D.FCI to      R6C16D.F0 SLICE_22
ROUTE         1     0.000      R6C16D.F0 to     R6C16D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   26.474   (50.2% logic, 49.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_0io[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.426ns  (50.1% logic, 49.9% route), 20 logic levels.

 Constraint Details:

     26.426ns physical path delay i_stop_btn_MGIOL to SLICE_21 meets
    300.300ns delay constraint less
      0.274ns skew and
      0.432ns DIN_SET requirement (totaling 299.594ns) by 273.168ns

 Physical Path Details:

      Data path i_stop_btn_MGIOL to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.281   IOL_T24D.CLK to    IOL_T24D.IN i_stop_btn_MGIOL (from w_clk)
ROUTE        10     5.537    IOL_T24D.IN to      R7C15B.C0 r_idle[0]
C0TOFCO_DE  ---     2.064      R7C15B.C0 to     R7C15B.FCO SLICE_6
ROUTE         1     0.000     R7C15B.FCO to     R7C15C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R7C15C.FCI to     R7C15C.FCO SLICE_5
ROUTE         1     0.000     R7C15C.FCO to     R7C15D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R7C15D.FCI to     R7C15D.FCO SLICE_4
ROUTE         1     0.000     R7C15D.FCO to     R7C16A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R7C16A.FCI to     R7C16A.FCO SLICE_3
ROUTE         1     0.000     R7C16A.FCO to     R7C16B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R7C16B.FCI to     R7C16B.FCO SLICE_2
ROUTE         1     0.000     R7C16B.FCO to     R7C16C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R7C16C.FCI to      R7C16C.F1 SLICE_1
ROUTE         3     3.174      R7C16C.F1 to      R9C15C.B0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15C.B0 to      R9C15C.F0 SLICE_63
ROUTE        25     4.466      R9C15C.F0 to      R6C14B.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R6C14B.A0 to     R6C14B.FCO SLICE_32
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_31
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_30
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_29
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_28
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_27
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_26
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_25
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_24
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_23
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_22
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_21
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.426   (50.1% logic, 49.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to i_stop_btn_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     9.085        OSC.OSC to   IOL_T24D.CLK w_clk
                  --------
                    9.085   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   36.368MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   36.368 MHz|  22  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 54
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22322 paths, 1 nets, and 520 connections (97.38% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Mon Aug 22 11:58:12 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[0]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[0]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_0 to SLICE_0 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11A.CLK to     R10C11A.Q1 SLICE_0 (from w_clk)
ROUTE         2     0.369     R10C11A.Q1 to     R10C11A.A1 r_interphase_cnt[0]
CTOF_DEL    ---     0.199     R10C11A.A1 to     R10C11A.F1 SLICE_0
ROUTE         1     0.000     R10C11A.F1 to    R10C11A.DI1 r_interphase_cnt_s[0] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C11A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to    R10C11A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[19]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[19]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_10 to SLICE_10 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13C.CLK to      R7C13C.Q0 SLICE_10 (from w_clk)
ROUTE         2     0.369      R7C13C.Q0 to      R7C13C.A0 r_duty_cnt[19]
CTOF_DEL    ---     0.199      R7C13C.A0 to      R7C13C.F0 SLICE_10
ROUTE         1     0.000      R7C13C.F0 to     R7C13C.DI0 r_duty_cnt_s[19] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[20]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[20]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_10 to SLICE_10 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13C.CLK to      R7C13C.Q1 SLICE_10 (from w_clk)
ROUTE         2     0.369      R7C13C.Q1 to      R7C13C.A1 r_duty_cnt[20]
CTOF_DEL    ---     0.199      R7C13C.A1 to      R7C13C.F1 SLICE_10
ROUTE         1     0.000      R7C13C.F1 to     R7C13C.DI1 r_duty_cnt_s[20] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[17]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_11 to SLICE_11 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13B.CLK to      R7C13B.Q0 SLICE_11 (from w_clk)
ROUTE         2     0.369      R7C13B.Q0 to      R7C13B.A0 r_duty_cnt[17]
CTOF_DEL    ---     0.199      R7C13B.A0 to      R7C13B.F0 SLICE_11
ROUTE         1     0.000      R7C13B.F0 to     R7C13B.DI0 r_duty_cnt_s[17] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[18]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_11 to SLICE_11 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13B.CLK to      R7C13B.Q1 SLICE_11 (from w_clk)
ROUTE         2     0.369      R7C13B.Q1 to      R7C13B.A1 r_duty_cnt[18]
CTOF_DEL    ---     0.199      R7C13B.A1 to      R7C13B.F1 SLICE_11
ROUTE         1     0.000      R7C13B.F1 to     R7C13B.DI1 r_duty_cnt_s[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[16]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[16]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_12 to SLICE_12 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13A.CLK to      R7C13A.Q1 SLICE_12 (from w_clk)
ROUTE         2     0.369      R7C13A.Q1 to      R7C13A.A1 r_duty_cnt[16]
CTOF_DEL    ---     0.199      R7C13A.A1 to      R7C13A.F1 SLICE_12
ROUTE         1     0.000      R7C13A.F1 to     R7C13A.DI1 r_duty_cnt_s[16] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[15]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_12 to SLICE_12 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C13A.CLK to      R7C13A.Q0 SLICE_12 (from w_clk)
ROUTE         2     0.369      R7C13A.Q0 to      R7C13A.A0 r_duty_cnt[15]
CTOF_DEL    ---     0.199      R7C13A.A0 to      R7C13A.F0 SLICE_12
ROUTE         1     0.000      R7C13A.F0 to     R7C13A.DI0 r_duty_cnt_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[13]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_13 to SLICE_13 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12D.CLK to      R7C12D.Q0 SLICE_13 (from w_clk)
ROUTE         2     0.369      R7C12D.Q0 to      R7C12D.A0 r_duty_cnt[13]
CTOF_DEL    ---     0.199      R7C12D.A0 to      R7C12D.F0 SLICE_13
ROUTE         1     0.000      R7C12D.F0 to     R7C12D.DI0 r_duty_cnt_s[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[14]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[14]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_13 to SLICE_13 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12D.CLK to      R7C12D.Q1 SLICE_13 (from w_clk)
ROUTE         2     0.369      R7C12D.Q1 to      R7C12D.A1 r_duty_cnt[14]
CTOF_DEL    ---     0.199      R7C12D.A1 to      R7C12D.F1 SLICE_13
ROUTE         1     0.000      R7C12D.F1 to     R7C12D.DI1 r_duty_cnt_s[14] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[12]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[12]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_14 to SLICE_14 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R7C12C.CLK to      R7C12C.Q1 SLICE_14 (from w_clk)
ROUTE         2     0.369      R7C12C.Q1 to      R7C12C.A1 r_duty_cnt[12]
CTOF_DEL    ---     0.199      R7C12C.A1 to      R7C12C.F1 SLICE_14
ROUTE         1     0.000      R7C12C.F1 to     R7C12C.DI1 r_duty_cnt_s[12] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     2.806        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 54
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22322 paths, 1 nets, and 520 connections (97.38% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

