{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743184453889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743184453891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 13:54:10 2025 " "Processing started: Fri Mar 28 13:54:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743184453891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743184453891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743184453891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743184454371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_io_tb.v(149) " "Verilog HDL information at Datapath_io_tb.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_io_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_io_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_io_tb " "Found entity 1: Datapath_io_tb" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic " "Found entity 1: select_encode_logic" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extension " "Found entity 2: sign_extension" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(11) " "Verilog HDL information at MDR.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit " "Found entity 1: CLA_32bit" {  } { { "CLA_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4bit " "Found entity 1: RCA_4bit" {  } { { "RCA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/RCA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_rotate_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "3 arithmetic_shift_right " "Found entity 3: arithmetic_shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_operations.v 4 4 " "Found 4 design units, including 4 entities, in source file logic_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_or " "Found entity 2: logic_or" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic_not " "Found entity 3: logic_not" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic_negate " "Found entity 4: logic_negate" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv " "Found entity 1: NRdiv" {  } { { "NRdiv.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv_tb " "Found entity 1: NRdiv_tb" {  } { { "NRdiv_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMul " "Found entity 1: BoothMul" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 Datapath_mem_tb.v(3) " "Verilog HDL macro warning at Datapath_mem_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_mem_tb.v(318) " "Verilog HDL information at Datapath_mem_tb.v(318): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 318 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743184460219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_mem_tb " "Found entity 1: Datapath_mem_tb" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_output_ports.v 2 2 " "Found 2 design units, including 2 entities, in source file input_output_ports.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""} { "Info" "ISGN_ENTITY_NAME" "2 inport " "Found entity 2: inport" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 con_ff_tb.v(3) " "Verilog HDL macro warning at con_ff_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff_tb " "Found entity 1: con_ff_tb" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 Datapath_immediate_tb.v(3) " "Verilog HDL macro warning at Datapath_immediate_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_immediate_tb.v(191) " "Verilog HDL information at Datapath_immediate_tb.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743184460219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_immediate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_immediate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_immediate_tb " "Found entity 1: Datapath_immediate_tb" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_unit.v(103) " "Verilog HDL information at Control_unit.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743184460235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/phase3_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743184460235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR Datapath.v(54) " "Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for \"IR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_in con_ff_tb.v(462) " "Verilog HDL Implicit Net warning at con_ff_tb.v(462): created implicit net for \"inport_in\"" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out con_ff_tb.v(471) " "Verilog HDL Implicit Net warning at con_ff_tb.v(471): created implicit net for \"inport_out\"" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 471 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataHI CPU.v(23) " "Verilog HDL Implicit Net warning at CPU.v(23): created implicit net for \"dataHI\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataLO CPU.v(24) " "Verilog HDL Implicit Net warning at CPU.v(24): created implicit net for \"dataLO\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_io_tb.v(75) " "Verilog HDL or VHDL warning at Datapath_io_tb.v(75): conditional expression evaluates to a constant" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 75 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_io_tb.v(35) " "Verilog HDL or VHDL warning at Datapath_io_tb.v(35): conditional expression evaluates to a constant" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 35 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(236) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(236): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 236 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(196) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(196): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 196 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(156) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(156): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 156 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(117) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(117): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 117 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(77) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(77): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 77 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(39) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(39): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 39 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(481) " "Verilog HDL or VHDL warning at con_ff_tb.v(481): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(441) " "Verilog HDL or VHDL warning at con_ff_tb.v(441): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 441 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(401) " "Verilog HDL or VHDL warning at con_ff_tb.v(401): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(361) " "Verilog HDL or VHDL warning at con_ff_tb.v(361): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 361 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(321) " "Verilog HDL or VHDL warning at con_ff_tb.v(321): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 321 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(280) " "Verilog HDL or VHDL warning at con_ff_tb.v(280): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(239) " "Verilog HDL or VHDL warning at con_ff_tb.v(239): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(197) " "Verilog HDL or VHDL warning at con_ff_tb.v(197): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 197 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(155) " "Verilog HDL or VHDL warning at con_ff_tb.v(155): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 155 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(114) " "Verilog HDL or VHDL warning at con_ff_tb.v(114): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(72) " "Verilog HDL or VHDL warning at con_ff_tb.v(72): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 72 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(32) " "Verilog HDL or VHDL warning at con_ff_tb.v(32): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v" 32 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(112) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(112): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(71) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(71): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 71 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(33) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(33): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 33 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743184460251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1743184460298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataHI CPU.v(23) " "Verilog HDL or VHDL warning at CPU.v(23): object \"dataHI\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1743184460298 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataLO CPU.v(24) " "Verilog HDL or VHDL warning at CPU.v(24): object \"dataLO\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1743184460298 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(23) " "Verilog HDL assignment warning at CPU.v(23): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460298 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(24) " "Verilog HDL assignment warning at CPU.v(24): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460298 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outport_data CPU.v(4) " "Output port \"outport_data\" at CPU.v(4) has no driver" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1743184460298 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut CPU.v(4) " "Output port \"busOut\" at CPU.v(4) has no driver" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1743184460298 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "CPU.v" "control_unit" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460298 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_unit.v(48) " "Verilog HDL Case Statement information at Control_unit.v(48): all case item expressions in this case statement are onehot" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_unit.v(104) " "Verilog HDL Case Statement warning at Control_unit.v(104): incomplete case statement has no default case item" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_unit.v(104) " "Verilog HDL Case Statement information at Control_unit.v(104): all case item expressions in this case statement are onehot" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 104 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_out Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"pc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_increment Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"pc_increment\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"z_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zlow_out Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"zlow_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"pc_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"mdr_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_out Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"mdr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"ir_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"y_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_out Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"c_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lo_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"lo_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zhigh_out Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"zhigh_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi_in Control_unit.v(103) " "Verilog HDL Always Construct warning at Control_unit.v(103): inferring latch(es) for variable \"hi_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi_in Control_unit.v(103) " "Inferred latch for \"hi_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zhigh_out Control_unit.v(103) " "Inferred latch for \"zhigh_out\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lo_in Control_unit.v(103) " "Inferred latch for \"lo_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite Control_unit.v(103) " "Inferred latch for \"memWrite\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin Control_unit.v(103) " "Inferred latch for \"Rin\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra Control_unit.v(103) " "Inferred latch for \"Gra\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out Control_unit.v(103) " "Inferred latch for \"c_out\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout Control_unit.v(103) " "Inferred latch for \"Rout\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in Control_unit.v(103) " "Inferred latch for \"y_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout Control_unit.v(103) " "Inferred latch for \"BAout\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb Control_unit.v(103) " "Inferred latch for \"Grb\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in Control_unit.v(103) " "Inferred latch for \"ir_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_out Control_unit.v(103) " "Inferred latch for \"mdr_out\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_in Control_unit.v(103) " "Inferred latch for \"mdr_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read Control_unit.v(103) " "Inferred latch for \"read\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_in Control_unit.v(103) " "Inferred latch for \"pc_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zlow_out Control_unit.v(103) " "Inferred latch for \"zlow_out\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead Control_unit.v(103) " "Inferred latch for \"memRead\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in Control_unit.v(103) " "Inferred latch for \"z_in\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_increment Control_unit.v(103) " "Inferred latch for \"pc_increment\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin Control_unit.v(103) " "Inferred latch for \"MARin\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] Control_unit.v(103) " "Inferred latch for \"alu_control\[0\]\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] Control_unit.v(103) " "Inferred latch for \"alu_control\[1\]\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[2\] Control_unit.v(103) " "Inferred latch for \"alu_control\[2\]\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[3\] Control_unit.v(103) " "Inferred latch for \"alu_control\[3\]\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[4\] Control_unit.v(103) " "Inferred latch for \"alu_control\[4\]\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out Control_unit.v(103) " "Inferred latch for \"pc_out\" at Control_unit.v(103)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Control_unit.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460298 "|CPU|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode_logic select_encode_logic:sel_enc " "Elaborating entity \"select_encode_logic\" for hierarchy \"select_encode_logic:sel_enc\"" {  } { { "CPU.v" "sel_enc" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 select_encode.v(27) " "Verilog HDL assignment warning at select_encode.v(27): truncated value with size 32 to match size of target (16)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 select_encode.v(28) " "Verilog HDL assignment warning at select_encode.v(28): truncated value with size 32 to match size of target (16)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 select_encode.v(36) " "Verilog HDL assignment warning at select_encode.v(36): truncated value with size 32 to match size of target (16)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 select_encode.v(37) " "Verilog HDL assignment warning at select_encode.v(37): truncated value with size 32 to match size of target (16)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 select_encode.v(45) " "Verilog HDL assignment warning at select_encode.v(45): truncated value with size 32 to match size of target (16)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 select_encode.v(46) " "Verilog HDL assignment warning at select_encode.v(46): truncated value with size 32 to match size of target (16)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "select_encode.v(31) " "Verilog HDL Case Statement warning at select_encode.v(31): case item expression covers a value already covered by a previous case item" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "select_encode.v(21) " "Verilog HDL Case Statement warning at select_encode.v(21): incomplete case statement has no default case item" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1743184460314 "|Datapath|select_encode_logic:sel_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension sign_extension:sign_ext " "Elaborating entity \"sign_extension\" for hierarchy \"sign_extension:sign_ext\"" {  } { { "CPU.v" "sign_ext" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus_unit " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus_unit\"" {  } { { "CPU.v" "bus_unit" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Bus.v(19) " "Verilog HDL warning at Bus.v(19): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 19 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1743184460314 "|Datapath|Bus:bus_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Bus.v(19) " "Verilog HDL Case Statement warning at Bus.v(19): incomplete case statement has no default case item" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1743184460314 "|Datapath|Bus:bus_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r0 " "Elaborating entity \"register\" for hierarchy \"register:r0\"" {  } { { "CPU.v" "r0" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:rZeroMux " "Elaborating entity \"mux\" for hierarchy \"mux:rZeroMux\"" {  } { { "CPU.v" "rZeroMux" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:PC_reg " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:PC_reg\"" {  } { { "CPU.v" "PC_reg" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "CPU.v" "alu_unit" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32bit ALU:alu_unit\|CLA_32bit:adder " "Elaborating entity \"CLA_32bit\" for hierarchy \"ALU:alu_unit\|CLA_32bit:adder\"" {  } { { "ALU.v" "adder" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit ALU:alu_unit\|CLA_32bit:adder\|CLA_4bit:adder1 " "Elaborating entity \"CLA_4bit\" for hierarchy \"ALU:alu_unit\|CLA_32bit:adder\|CLA_4bit:adder1\"" {  } { { "CLA_32bit.v" "adder1" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_and ALU:alu_unit\|logic_and:l_and " "Elaborating entity \"logic_and\" for hierarchy \"ALU:alu_unit\|logic_and:l_and\"" {  } { { "ALU.v" "l_and" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_or ALU:alu_unit\|logic_or:l_or " "Elaborating entity \"logic_or\" for hierarchy \"ALU:alu_unit\|logic_or:l_or\"" {  } { { "ALU.v" "l_or" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:alu_unit\|shift_left:s_left " "Elaborating entity \"shift_left\" for hierarchy \"ALU:alu_unit\|shift_left:s_left\"" {  } { { "ALU.v" "s_left" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:alu_unit\|shift_right:s_right " "Elaborating entity \"shift_right\" for hierarchy \"ALU:alu_unit\|shift_right:s_right\"" {  } { { "ALU.v" "s_right" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_shift_right ALU:alu_unit\|arithmetic_shift_right:s_right_a " "Elaborating entity \"arithmetic_shift_right\" for hierarchy \"ALU:alu_unit\|arithmetic_shift_right:s_right_a\"" {  } { { "ALU.v" "s_right_a" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:alu_unit\|rotate_left:r_left " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:alu_unit\|rotate_left:r_left\"" {  } { { "ALU.v" "r_left" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:alu_unit\|rotate_right:r_right " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:alu_unit\|rotate_right:r_right\"" {  } { { "ALU.v" "r_right" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NRdiv ALU:alu_unit\|NRdiv:divider " "Elaborating entity \"NRdiv\" for hierarchy \"ALU:alu_unit\|NRdiv:divider\"" {  } { { "ALU.v" "divider" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothMul ALU:alu_unit\|BoothMul:multiplier " "Elaborating entity \"BoothMul\" for hierarchy \"ALU:alu_unit\|BoothMul:multiplier\"" {  } { { "ALU.v" "multiplier" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460329 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothMul.v(25) " "Verilog HDL Case Statement warning at BoothMul.v(25): case item expression never matches the case expression" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743184460345 "|Datapath|ALU:alu_unit|BoothMul:multiplier"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothMul.v(26) " "Verilog HDL Case Statement warning at BoothMul.v(26): case item expression never matches the case expression" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743184460345 "|Datapath|ALU:alu_unit|BoothMul:multiplier"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothMul.v(28) " "Verilog HDL Case Statement warning at BoothMul.v(28): case item expression never matches the case expression" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1743184460345 "|Datapath|ALU:alu_unit|BoothMul:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_not ALU:alu_unit\|logic_not:l_not " "Elaborating entity \"logic_not\" for hierarchy \"ALU:alu_unit\|logic_not:l_not\"" {  } { { "ALU.v" "l_not" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_negate ALU:alu_unit\|logic_negate:l_neg " "Elaborating entity \"logic_negate\" for hierarchy \"ALU:alu_unit\|logic_negate:l_neg\"" {  } { { "ALU.v" "l_neg" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:memory " "Elaborating entity \"Ram\" for hierarchy \"Ram:memory\"" {  } { { "CPU.v" "memory" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out Ram.v(17) " "Verilog HDL Always Construct warning at Ram.v(17): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Ram.v(17) " "Inferred latch for \"data_out\[0\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Ram.v(17) " "Inferred latch for \"data_out\[1\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Ram.v(17) " "Inferred latch for \"data_out\[2\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Ram.v(17) " "Inferred latch for \"data_out\[3\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Ram.v(17) " "Inferred latch for \"data_out\[4\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Ram.v(17) " "Inferred latch for \"data_out\[5\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Ram.v(17) " "Inferred latch for \"data_out\[6\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Ram.v(17) " "Inferred latch for \"data_out\[7\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Ram.v(17) " "Inferred latch for \"data_out\[8\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Ram.v(17) " "Inferred latch for \"data_out\[9\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Ram.v(17) " "Inferred latch for \"data_out\[10\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Ram.v(17) " "Inferred latch for \"data_out\[11\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Ram.v(17) " "Inferred latch for \"data_out\[12\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Ram.v(17) " "Inferred latch for \"data_out\[13\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Ram.v(17) " "Inferred latch for \"data_out\[14\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Ram.v(17) " "Inferred latch for \"data_out\[15\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] Ram.v(17) " "Inferred latch for \"data_out\[16\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] Ram.v(17) " "Inferred latch for \"data_out\[17\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] Ram.v(17) " "Inferred latch for \"data_out\[18\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] Ram.v(17) " "Inferred latch for \"data_out\[19\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] Ram.v(17) " "Inferred latch for \"data_out\[20\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] Ram.v(17) " "Inferred latch for \"data_out\[21\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] Ram.v(17) " "Inferred latch for \"data_out\[22\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] Ram.v(17) " "Inferred latch for \"data_out\[23\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] Ram.v(17) " "Inferred latch for \"data_out\[24\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] Ram.v(17) " "Inferred latch for \"data_out\[25\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] Ram.v(17) " "Inferred latch for \"data_out\[26\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] Ram.v(17) " "Inferred latch for \"data_out\[27\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] Ram.v(17) " "Inferred latch for \"data_out\[28\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] Ram.v(17) " "Inferred latch for \"data_out\[29\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] Ram.v(17) " "Inferred latch for \"data_out\[30\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] Ram.v(17) " "Inferred latch for \"data_out\[31\]\" at Ram.v(17)" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460348 "|CPU|Ram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:Con_FF " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:Con_FF\"" {  } { { "CPU.v" "Con_FF" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result con_ff.v(26) " "Verilog HDL Always Construct warning at con_ff.v(26): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "con_ff.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|con_ff:Con_FF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result con_ff.v(26) " "Inferred latch for \"result\" at con_ff.v(26)" {  } { { "con_ff.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|con_ff:Con_FF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inport inport:InPort " "Elaborating entity \"inport\" for hierarchy \"inport:InPort\"" {  } { { "CPU.v" "InPort" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q input_output_ports.v(29) " "Verilog HDL Always Construct warning at input_output_ports.v(29): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] input_output_ports.v(29) " "Inferred latch for \"Q\[0\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] input_output_ports.v(29) " "Inferred latch for \"Q\[1\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] input_output_ports.v(29) " "Inferred latch for \"Q\[2\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] input_output_ports.v(29) " "Inferred latch for \"Q\[3\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] input_output_ports.v(29) " "Inferred latch for \"Q\[4\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] input_output_ports.v(29) " "Inferred latch for \"Q\[5\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] input_output_ports.v(29) " "Inferred latch for \"Q\[6\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] input_output_ports.v(29) " "Inferred latch for \"Q\[7\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] input_output_ports.v(29) " "Inferred latch for \"Q\[8\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] input_output_ports.v(29) " "Inferred latch for \"Q\[9\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] input_output_ports.v(29) " "Inferred latch for \"Q\[10\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] input_output_ports.v(29) " "Inferred latch for \"Q\[11\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] input_output_ports.v(29) " "Inferred latch for \"Q\[12\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] input_output_ports.v(29) " "Inferred latch for \"Q\[13\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] input_output_ports.v(29) " "Inferred latch for \"Q\[14\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] input_output_ports.v(29) " "Inferred latch for \"Q\[15\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] input_output_ports.v(29) " "Inferred latch for \"Q\[16\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] input_output_ports.v(29) " "Inferred latch for \"Q\[17\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] input_output_ports.v(29) " "Inferred latch for \"Q\[18\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] input_output_ports.v(29) " "Inferred latch for \"Q\[19\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] input_output_ports.v(29) " "Inferred latch for \"Q\[20\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] input_output_ports.v(29) " "Inferred latch for \"Q\[21\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] input_output_ports.v(29) " "Inferred latch for \"Q\[22\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] input_output_ports.v(29) " "Inferred latch for \"Q\[23\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] input_output_ports.v(29) " "Inferred latch for \"Q\[24\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] input_output_ports.v(29) " "Inferred latch for \"Q\[25\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] input_output_ports.v(29) " "Inferred latch for \"Q\[26\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] input_output_ports.v(29) " "Inferred latch for \"Q\[27\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] input_output_ports.v(29) " "Inferred latch for \"Q\[28\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] input_output_ports.v(29) " "Inferred latch for \"Q\[29\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] input_output_ports.v(29) " "Inferred latch for \"Q\[30\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] input_output_ports.v(29) " "Inferred latch for \"Q\[31\]\" at input_output_ports.v(29)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|inport:InPort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outport outport:OutPort " "Elaborating entity \"outport\" for hierarchy \"outport:OutPort\"" {  } { { "CPU.v" "OutPort" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CPU.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743184460361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q input_output_ports.v(8) " "Verilog HDL Always Construct warning at input_output_ports.v(8): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] input_output_ports.v(8) " "Inferred latch for \"Q\[0\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] input_output_ports.v(8) " "Inferred latch for \"Q\[1\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] input_output_ports.v(8) " "Inferred latch for \"Q\[2\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] input_output_ports.v(8) " "Inferred latch for \"Q\[3\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] input_output_ports.v(8) " "Inferred latch for \"Q\[4\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] input_output_ports.v(8) " "Inferred latch for \"Q\[5\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] input_output_ports.v(8) " "Inferred latch for \"Q\[6\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] input_output_ports.v(8) " "Inferred latch for \"Q\[7\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] input_output_ports.v(8) " "Inferred latch for \"Q\[8\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] input_output_ports.v(8) " "Inferred latch for \"Q\[9\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] input_output_ports.v(8) " "Inferred latch for \"Q\[10\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] input_output_ports.v(8) " "Inferred latch for \"Q\[11\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] input_output_ports.v(8) " "Inferred latch for \"Q\[12\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] input_output_ports.v(8) " "Inferred latch for \"Q\[13\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] input_output_ports.v(8) " "Inferred latch for \"Q\[14\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] input_output_ports.v(8) " "Inferred latch for \"Q\[15\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] input_output_ports.v(8) " "Inferred latch for \"Q\[16\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] input_output_ports.v(8) " "Inferred latch for \"Q\[17\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] input_output_ports.v(8) " "Inferred latch for \"Q\[18\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] input_output_ports.v(8) " "Inferred latch for \"Q\[19\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] input_output_ports.v(8) " "Inferred latch for \"Q\[20\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] input_output_ports.v(8) " "Inferred latch for \"Q\[21\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] input_output_ports.v(8) " "Inferred latch for \"Q\[22\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] input_output_ports.v(8) " "Inferred latch for \"Q\[23\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] input_output_ports.v(8) " "Inferred latch for \"Q\[24\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] input_output_ports.v(8) " "Inferred latch for \"Q\[25\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] input_output_ports.v(8) " "Inferred latch for \"Q\[26\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] input_output_ports.v(8) " "Inferred latch for \"Q\[27\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] input_output_ports.v(8) " "Inferred latch for \"Q\[28\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] input_output_ports.v(8) " "Inferred latch for \"Q\[29\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] input_output_ports.v(8) " "Inferred latch for \"Q\[30\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] input_output_ports.v(8) " "Inferred latch for \"Q\[31\]\" at input_output_ports.v(8)" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1743184460361 "|Datapath|outport:OutPort"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Phase1 24 " "Ignored 24 assignments for entity \"Phase1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Phase1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Phase1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Phase1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1743184460519 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1743184460519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1743184460535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743184460548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 13:54:20 2025 " "Processing ended: Fri Mar 28 13:54:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743184460548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743184460548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743184460548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743184460548 ""}
