diff --git a/arch/riscv/boot/dts/sifive/fu500.dts b/arch/riscv/boot/dts/sifive/fu500.dts
new file mode 100644
index 000000000000..f6c9b16f462e
--- /dev/null
+++ b/arch/riscv/boot/dts/sifive/fu500.dts
@@ -0,0 +1,288 @@
+/dts-v1/;
+
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "freechips,rocketchip-unknown-dev";
+	model = "freechips,rocketchip-unknown";
+	L34: aliases {
+		serial0 = &L14;
+		serial1 = &L15;
+	};
+	chosen {
+        stdout-path = "serial0";
+    };
+	L33: cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+       timebase-frequency = <1000000>;
+		L9: cpu@0 {
+			clock-frequency = <50000000>;
+			compatible = "sifive,rocket0", "riscv";
+			device_type = "cpu";
+			hardware-exec-breakpoint-count = <2>;
+			i-cache-block-size = <64>;
+			i-cache-sets = <64>;
+			i-cache-size = <4096>;
+			next-level-cache = <&L29>;
+			reg = <0x0>;
+			riscv,isa = "rv64imafdc";
+			riscv,pmpregions = <8>;
+			sifive,dtim = <&L8>;
+			status = "okay";
+			timebase-frequency = <1000000>;
+			L6: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		L12: cpu@1 {
+			clock-frequency = <50000000>;
+			compatible = "sifive,rocket0", "riscv";
+			d-cache-block-size = <64>;
+			d-cache-sets = <64>;
+			d-cache-size = <16384>;
+			d-tlb-sets = <1>;
+			d-tlb-size = <32>;
+			device_type = "cpu";
+			hardware-exec-breakpoint-count = <2>;
+			i-cache-block-size = <64>;
+			i-cache-sets = <64>;
+			i-cache-size = <16384>;
+			i-tlb-sets = <1>;
+			i-tlb-size = <32>;
+			mmu-type = "riscv,sv39";
+			next-level-cache = <&L29>;
+			reg = <0x1>;
+			riscv,isa = "rv64imafdc";
+			riscv,pmpregions = <8>;
+			status = "okay";
+			timebase-frequency = <1000000>;
+			tlb-split;
+			L10: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+	};
+	L29: memory@80000000 {
+		device_type = "memory";
+		reg = <0x80000000 0x8000000>;
+	};
+	L32: soc {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "freechips,rocketchip-unknown-soc", "simple-bus";
+		ranges;
+		L3: clint@2000000 {
+			compatible = "riscv,clint0";
+			interrupts-extended = <&L6 3 &L6 7 &L10 3 &L10 7>;
+			reg = <0x2000000 0x10000>;
+			reg-names = "control";
+		};
+		L4: debug-controller@0 {
+			compatible = "sifive,debug-013", "riscv,debug-013";
+			debug-attach = "jtag";
+			interrupts-extended = <&L6 65535 &L10 65535>;
+			reg = <0x0 0x1000>;
+			reg-names = "control";
+		};
+		L8: dtim@1000000 {
+			compatible = "sifive,dtim0";
+			reg = <0x1000000 0x8000>;
+			reg-names = "mem";
+		};
+		L1: error-device@3000 {
+			compatible = "sifive,error0";
+			reg = <0x3000 0x1000>;
+		};
+		L20: gpio@10060000 {
+			#gpio-cells = <2>;
+			#interrupt-cells = <2>;
+			clocks = <&L0>;
+			compatible = "sifive,gpio0", "sifive,gpio1";
+			gpio-controller;
+			interrupt-controller;
+			interrupt-parent = <&L2>;
+			interrupts = <7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28>;
+			reg = <0x10060000 0x1000>;
+			reg-names = "control";
+		};
+		L21: gpio@10061000 {
+			#gpio-cells = <2>;
+			#interrupt-cells = <2>;
+			clocks = <&L0>;
+			compatible = "sifive,gpio0", "sifive,gpio1";
+			gpio-controller;
+			interrupt-controller;
+			interrupt-parent = <&L2>;
+			interrupts = <29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49>;
+			reg = <0x10061000 0x1000>;
+			reg-names = "control";
+		};
+		L22: gpio@10062000 {
+			#gpio-cells = <2>;
+			#interrupt-cells = <2>;
+			clocks = <&L0>;
+			compatible = "sifive,gpio0", "sifive,gpio1";
+			gpio-controller;
+			interrupt-controller;
+			interrupt-parent = <&L2>;
+			interrupts = <50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81>;
+			reg = <0x10062000 0x1000>;
+			reg-names = "control";
+		};
+		L23: gpio@10063000 {
+			#gpio-cells = <2>;
+			#interrupt-cells = <2>;
+			clocks = <&L0>;
+			compatible = "sifive,gpio0", "sifive,gpio1";
+			gpio-controller;
+			interrupt-controller;
+			interrupt-parent = <&L2>;
+			interrupts = <82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97>;
+			reg = <0x10063000 0x1000>;
+			reg-names = "control";
+		};
+		L27: i2c@10030000 {
+			clocks = <&L0>;
+			compatible = "sifive,i2c0";
+			interrupt-parent = <&L2>;
+			interrupts = <110>;
+			reg = <0x10030000 0x1000>;
+			reg-names = "control";
+		};
+		L28: i2c@10031000 {
+			clocks = <&L0>;
+			compatible = "sifive,i2c0";
+			interrupt-parent = <&L2>;
+			interrupts = <111>;
+			reg = <0x10031000 0x1000>;
+			reg-names = "control";
+		};
+		L2: interrupt-controller@c000000 {
+			#interrupt-cells = <1>;
+			compatible = "riscv,plic0";
+			interrupt-controller;
+			interrupts-extended = <&L6 11 &L10 11 &L10 9>;
+			reg = <0xc000000 0x4000000>;
+			reg-names = "control";
+			riscv,max-priority = <7>;
+			riscv,ndev = <111>;
+		};
+		L24: pwm@10020000 {
+			clocks = <&L0>;
+			compatible = "sifive,pwm0";
+			interrupt-parent = <&L2>;
+			interrupts = <98 99 100 101>;
+			reg = <0x10020000 0x1000>;
+			reg-names = "control";
+			sifive,comparator-widthbits = <16>;
+			sifive,ncomparators = <4>;
+		};
+		L25: pwm@10021000 {
+			clocks = <&L0>;
+			compatible = "sifive,pwm0";
+			interrupt-parent = <&L2>;
+			interrupts = <102 103 104 105>;
+			reg = <0x10021000 0x1000>;
+			reg-names = "control";
+			sifive,comparator-widthbits = <16>;
+			sifive,ncomparators = <4>;
+		};
+		L26: pwm@10022000 {
+			clocks = <&L0>;
+			compatible = "sifive,pwm0";
+			interrupt-parent = <&L2>;
+			interrupts = <106 107 108 109>;
+			reg = <0x10022000 0x1000>;
+			reg-names = "control";
+			sifive,comparator-widthbits = <16>;
+			sifive,ncomparators = <4>;
+		};
+		L13: rom@10000 {
+			compatible = "sifive,maskrom0";
+			reg = <0x10000 0x8000>;
+			reg-names = "mem";
+		};
+		L14: serial@10010000 {
+			clocks = <&L0>;
+			compatible = "sifive,uart0";
+			interrupt-parent = <&L2>;
+			interrupts = <1>;
+			reg = <0x10010000 0x1000>;
+			reg-names = "control";
+		};
+		L15: serial@10011000 {
+			clocks = <&L0>;
+			compatible = "sifive,uart0";
+			interrupt-parent = <&L2>;
+			interrupts = <2>;
+			reg = <0x10011000 0x1000>;
+			reg-names = "control";
+		};
+		L18: spi@10040000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&L0>;
+			compatible = "sifive,spi0";
+			interrupt-parent = <&L2>;
+			interrupts = <5>;
+			reg = <0x10040000 0x1000 0x20000000 0x1000000>;
+			reg-names = "control", "mem";
+			L30: flash {
+				compatible = "jedec,spi-nor";
+				m25p,fast-read;
+				spi-max-frequency = <50000000>;
+				spi-rx-bus-width = <4>;
+				spi-tx-bus-width = <4>;
+			};
+		};
+		L19: spi@10041000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&L0>;
+			compatible = "sifive,spi0";
+			interrupt-parent = <&L2>;
+			interrupts = <6>;
+			reg = <0x10041000 0x1000 0x30000000 0x1000000>;
+			reg-names = "control", "mem";
+		};
+		L16: spi@10050000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&L0>;
+			compatible = "sifive,spi0";
+			interrupt-parent = <&L2>;
+			interrupts = <3>;
+			reg = <0x10050000 0x1000>;
+			reg-names = "control";
+			status = "okay";
+			mmc@0 {
+				compatible = "mmc-spi-slot";
+				reg = <0>;
+				spi-max-frequency = <10000000>;
+				voltage-ranges = <3300 3300>;
+				disable-wp;
+			};
+		};
+		L17: spi@10051000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&L0>;
+			compatible = "sifive,spi0";
+			interrupt-parent = <&L2>;
+			interrupts = <4>;
+			reg = <0x10051000 0x1000>;
+			reg-names = "control";
+		};
+		L0: subsystem_pbus_clock {
+			#clock-cells = <0>;
+			clock-frequency = <50000000>;
+			clock-output-names = "subsystem_pbus_clock";
+			compatible = "fixed-clock";
+		};
+	};
+};
