

================================================================
== Vitis HLS Report for 'radiation_injector'
================================================================
* Date:           Mon Mar  2 00:11:21 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        radiation_injector
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       16|  10.000 ns|  0.160 us|    2|   17|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    115|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     952|   1038|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    131|    -|
|Register         |        -|    -|     178|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1130|   1284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  182|  296|    0|
    |gmem0_m_axi_U    |gmem0_m_axi    |        2|   0|  770|  742|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  952| 1038|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_166_p2   |         +|   0|  0|  64|          64|          64|
    |ap_block_state17     |       and|   0|  0|   1|           1|           1|
    |icmp_ln20_fu_144_p2  |      icmp|   0|  0|  18|          18|           1|
    |xor_ln22_fu_192_p2   |       xor|   0|  0|  32|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 115|         115|          98|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  86|         18|    1|         18|
    |gmem0_blk_n_AR  |   9|          2|    1|          2|
    |gmem0_blk_n_AW  |   9|          2|    1|          2|
    |gmem0_blk_n_B   |   9|          2|    1|          2|
    |gmem0_blk_n_R   |   9|          2|    1|          2|
    |gmem0_blk_n_W   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 131|         28|    6|         28|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  17|   0|   17|          0|
    |gmem0_addr_reg_205    |  64|   0|   64|          0|
    |icmp_ln20_reg_201     |   1|   0|    1|          0|
    |tmp_reg_214           |  32|   0|   32|          0|
    |wr_data_read_reg_196  |  32|   0|   32|          0|
    |xor_ln22_reg_219      |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 178|   0|  178|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|               gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|               gmem0|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

