
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118762                       # Number of seconds simulated
sim_ticks                                118761918723                       # Number of ticks simulated
final_tick                               1176620740036                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89199                       # Simulator instruction rate (inst/s)
host_op_rate                                   114778                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2452291                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954632                       # Number of bytes of host memory used
host_seconds                                 48428.97                       # Real time elapsed on the host
sim_insts                                  4319820474                       # Number of instructions simulated
sim_ops                                    5558584302                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       780544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1178880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1597184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       233984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3797248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1670144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1670144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6098                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9210                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12478                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1828                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29666                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13048                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13048                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6572342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9926414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13448621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      1970194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31973616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14062959                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14062959                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14062959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6572342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9926414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13448621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      1970194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46036575                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142571332                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176549                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086260                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931140                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9403686                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669386                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436761                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87819                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104456609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128054137                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176549                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106147                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6260498                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4541508                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101891                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140484635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113295520     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782293      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363559      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380679      1.69%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268281      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1122991      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779387      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1976907      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515018      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140484635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162561                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.898176                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103288475                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5953865                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841682                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109657                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290947                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731300                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6457                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154445888                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51107                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290947                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103804169                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3509089                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1292576                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425118                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1162728                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153000816                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          409                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403136                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8559                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214064387                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713136086                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713136086                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45805162                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33600                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17578                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3806857                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308952                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1682985                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149144696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33598                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139195687                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       110266                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25215780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57178368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1554                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140484635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83112302     59.16%     59.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23718379     16.88%     76.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952414      8.51%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814617      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900378      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703548      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067049      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120501      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95447      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140484635                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977703     74.80%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157012     12.01%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172303     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114964413     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013011      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357696     10.31%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844545      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139195687                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.976323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1307018                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009390                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420293293                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174394747                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135086811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140502705                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201049                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973189                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1289                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160053                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290947                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2851861                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249348                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149178294                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1160198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185318                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901723                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17576                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198317                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13059                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233609                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136825206                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109398                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370481                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952401                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19293205                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959696                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135093586                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135086811                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81523262                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221151098                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947503                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368632                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26763903                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956110                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136193688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898881                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713993                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87093549     63.95%     63.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505540     16.52%     80.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810579      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819499      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3761450      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537784      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561708      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096879      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006700      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136193688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006700                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282372807                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302662893                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2086697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.425713                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.425713                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701403                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701403                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618307404                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186404887                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145827827                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142571332                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21019448                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18418323                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1637793                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10435019                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10150682                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1462716                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51497                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110853676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116845120                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21019448                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11613398                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23768106                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5350076                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1806442                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12635498                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1032879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140130943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116362837     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1195692      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2188070      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1834960      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3366165      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3642465      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          793582      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          623198      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10123974      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140130943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147431                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.819556                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110026497                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2813859                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23569392                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23361                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3697833                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2257125                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4892                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131847411                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3697833                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110465315                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1318408                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       737010                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23142680                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       769696                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130926331                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83314                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       453606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    173871791                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    594019173                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    594019173                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140311449                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33560315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18674                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9341                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2486574                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21808122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4228914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76426                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       942372                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129389356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121569362                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97832                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21400522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46009226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140130943                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867541                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478261                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89537690     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20595920     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10339622      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6799735      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7076745      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3660361      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1637464      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       405824      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77582      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140130943                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302932     60.07%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125457     24.88%     84.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75943     15.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     95947667     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1017611      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9333      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20395958     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4198793      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121569362                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.852691                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             504332                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004149                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383871830                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150808844                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118818314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122073694                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       226691                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3929374                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129782                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3697833                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         892946                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47957                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129408029                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46253                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21808122                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4228914                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9341                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       793121                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1766007                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120262615                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20081570                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1306746                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24280205                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18526381                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4198635                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.843526                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             118925546                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118818314                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68633634                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        162880203                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.833396                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94290895                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107093555                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22315282                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1642249                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136433110                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784953                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96658572     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15432343     11.31%     82.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11160879      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2494708      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2836193      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1005324      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4214346      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848098      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1782647      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136433110                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94290895                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107093555                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21977880                       # Number of memory references committed
system.switch_cpus1.commit.loads             17878748                       # Number of loads committed
system.switch_cpus1.commit.membars               9332                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16772198                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93481742                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1446300                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1782647                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264059300                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262515592                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2440389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94290895                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107093555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94290895                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.512037                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.512037                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.661359                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.661359                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       556417540                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156080008                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138335710                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18664                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142571332                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23664098                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19175100                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2052329                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9568519                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9088288                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2530132                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103270946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130268982                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23664098                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11618420                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28461498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6656575                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3101548                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12052529                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1656893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139392047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       110930549     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2681740      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2044046      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5010573      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1123080      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1619460      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228835      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          768920      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13984844     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139392047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165981                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.913711                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102064136                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4677247                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28023940                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       111477                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4515238                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4085225                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42823                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157123361                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82015                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4515238                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102926569                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1294216                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1928301                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27263996                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1463719                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155506316                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15921                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272681                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       606952                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       150834                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    218490369                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    724278749                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    724278749                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172511202                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45979167                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38605                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21894                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5014013                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14988380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7330304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123107                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1629356                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152753770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141898680                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       192517                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27860938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60322222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139392047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017983                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564983                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     79961475     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24972159     17.92%     75.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11670906      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8556115      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7609025      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3017973      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2990572      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       463609      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150213      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139392047                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         571209     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114200     13.77%     82.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144053     17.37%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119092510     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2133129      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16710      0.01%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13399239      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7257092      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141898680                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.995282                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             829462                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    424211386                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180653718                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138331304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142728142                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       347382                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3635052                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229896                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4515238                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         820585                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93013                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152792356                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14988380                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7330304                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21876                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2285339                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139342587                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12876061                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2556093                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20131376                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19790621                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7255315                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.977353                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138512339                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138331304                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82957597                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229809813                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970260                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360984                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101063023                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124114889                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28679299                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2055431                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134876809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     83962057     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23821731     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10499362      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5505269      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4380439      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1579289      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1334381      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1000108      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2794173      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134876809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101063023                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124114889                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18453736                       # Number of memory references committed
system.switch_cpus2.commit.loads             11353328                       # Number of loads committed
system.switch_cpus2.commit.membars              16710                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17832944                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111831947                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2526742                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2794173                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284876824                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310103840                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3179285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101063023                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124114889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101063023                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410717                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410717                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708859                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708859                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628334368                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192679843                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147018221                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142571332                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24053657                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19706011                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2039872                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9840362                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9507107                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2462319                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93952                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106764139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129119806                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24053657                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11969426                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27973262                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6101631                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3277204                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12490352                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1593881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142058789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.112026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.536501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114085527     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2259012      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3834315      2.70%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2229247      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1746601      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1537213      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          942794      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2364260      1.66%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13059820      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142058789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168713                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.905651                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106090162                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4469720                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27382667                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72329                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4043905                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3943262                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155620351                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4043905                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106625959                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         608138                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2946323                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26901755                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       932704                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154565571                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95412                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       537790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    218238064                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719087490                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719087490                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174771268                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43466767                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34779                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17418                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2710884                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14346701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7340520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71276                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1672019                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149493260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140362740                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89159                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22221176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49222635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142058789                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.988061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.548014                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84781355     59.68%     59.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21988522     15.48%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11834158      8.33%     83.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8797150      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8573045      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3170190      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2410590      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       322450      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       181329      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142058789                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         124535     27.96%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166680     37.43%     65.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       154121     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118473840     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1899955      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17361      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12656332      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7315252      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140362740                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.984509                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             445336                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    423318764                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171749457                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137368501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140808076                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       287653                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2990305                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118916                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4043905                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         407111                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54212                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149528040                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       775814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14346701                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7340520                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17418                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1173673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1083904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2257577                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138176270                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12340225                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2186470                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19655282                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19554718                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7315057                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.969173                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137368559                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137368501                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81213000                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        224973697                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.963507                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360989                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101616625                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125256777                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24271483                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2057011                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138014884                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.907560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.715540                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87356200     63.29%     63.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24413420     17.69%     80.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9548469      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5025597      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4274167      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2059176      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       963346      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1499068      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2875441      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138014884                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101616625                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125256777                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18577996                       # Number of memory references committed
system.switch_cpus3.commit.loads             11356392                       # Number of loads committed
system.switch_cpus3.commit.membars              17362                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18173362                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112763371                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2590655                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2875441                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           284667703                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303102037                       # The number of ROB writes
system.switch_cpus3.timesIdled                  23884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 512543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101616625                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125256777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101616625                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.403032                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.403032                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.712742                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.712742                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       621383803                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191796125                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145306866                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34724                       # number of misc regfile writes
system.l20.replacements                          6108                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075131                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38876                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.655392                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11945.414431                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.940879                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3118.990299                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088185                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17689.566206                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364545                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.095184                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539843                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90594                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90594                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37748                       # number of Writeback hits
system.l20.Writeback_hits::total                37748                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90594                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90594                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90594                       # number of overall hits
system.l20.overall_hits::total                  90594                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6098                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6108                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6098                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6108                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6098                       # number of overall misses
system.l20.overall_misses::total                 6108                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3101025                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1784218831                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1787319856                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3101025                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1784218831                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1787319856                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3101025                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1784218831                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1787319856                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96692                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96702                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37748                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37748                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96692                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96702                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96692                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96702                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.063066                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.063163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.063066                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.063163                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.063066                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.063163                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 310102.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 292590.821745                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 292619.491814                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 310102.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 292590.821745                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 292619.491814                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 310102.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 292590.821745                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 292619.491814                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4409                       # number of writebacks
system.l20.writebacks::total                     4409                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6098                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6108                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6098                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6108                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6098                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6108                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2461405                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1394678864                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1397140269                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2461405                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1394678864                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1397140269                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2461405                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1394678864                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1397140269                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.063066                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.063163                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.063066                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.063163                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.063066                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.063163                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 246140.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 228710.866514                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 228739.402259                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 246140.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 228710.866514                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 228739.402259                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 246140.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 228710.866514                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 228739.402259                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9224                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          264971                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41992                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.310035                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6260.639267                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995702                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4686.450762                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.396945                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21803.517323                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191060                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.143019                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665391                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37481                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37481                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13719                       # number of Writeback hits
system.l21.Writeback_hits::total                13719                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37481                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37481                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37481                       # number of overall hits
system.l21.overall_hits::total                  37481                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9210                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9224                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9210                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9224                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9210                       # number of overall misses
system.l21.overall_misses::total                 9224                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4666159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3020070313                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3024736472                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4666159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3020070313                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3024736472                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4666159                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3020070313                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3024736472                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46691                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46705                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13719                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13719                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46691                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46705                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46691                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46705                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197254                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197495                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197254                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197495                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197254                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197495                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327912.086102                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327920.259324                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327912.086102                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327920.259324                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327912.086102                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327920.259324                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2925                       # number of writebacks
system.l21.writebacks::total                     2925                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9210                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9224                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9210                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9224                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9210                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9224                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2430982610                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2434754603                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2430982610                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2434754603                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2430982610                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2434754603                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197254                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197495                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197254                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197495                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197254                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197495                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263950.337676                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263958.651670                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263950.337676                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263958.651670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263950.337676                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263958.651670                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12491                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          915900                       # Total number of references to valid blocks.
system.l22.sampled_refs                         45259                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.236859                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6707.974573                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.000924                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5198.579548                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            72.541406                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         20776.903549                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.204711                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000366                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.158648                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002214                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.634061                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        61486                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  61486                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24247                       # number of Writeback hits
system.l22.Writeback_hits::total                24247                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        61486                       # number of demand (read+write) hits
system.l22.demand_hits::total                   61486                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        61486                       # number of overall hits
system.l22.overall_hits::total                  61486                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12478                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12491                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12478                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12491                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12478                       # number of overall misses
system.l22.overall_misses::total                12491                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3027789                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3654257390                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3657285179                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3027789                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3654257390                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3657285179                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3027789                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3654257390                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3657285179                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        73964                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              73977                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24247                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24247                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        73964                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               73977                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        73964                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              73977                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.168704                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.168850                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.168704                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.168850                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.168704                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.168850                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 292856.017791                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 292793.625731                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 292856.017791                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 292793.625731                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 232906.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 292856.017791                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 292793.625731                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3998                       # number of writebacks
system.l22.writebacks::total                     3998                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12478                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12491                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12478                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12491                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12478                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12491                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2857062019                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2859260139                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2857062019                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2859260139                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2198120                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2857062019                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2859260139                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.168704                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.168850                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.168704                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.168850                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.168704                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.168850                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228967.945103                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 228905.623169                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 228967.945103                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 228905.623169                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 169086.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 228967.945103                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 228905.623169                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1843                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          395320                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34611                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.421802                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9571.069266                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.011319                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   928.020843                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           159.710012                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22095.188560                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.292086                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000428                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028321                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004874                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.674292                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31627                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31628                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10666                       # number of Writeback hits
system.l23.Writeback_hits::total                10666                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31627                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31628                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31627                       # number of overall hits
system.l23.overall_hits::total                  31628                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1828                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1843                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1828                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1843                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1828                       # number of overall misses
system.l23.overall_misses::total                 1843                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4676076                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    606856666                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      611532742                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4676076                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    606856666                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       611532742                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4676076                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    606856666                       # number of overall miss cycles
system.l23.overall_miss_latency::total      611532742                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33455                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33471                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10666                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10666                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33455                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33471                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33455                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33471                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054641                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.055063                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054641                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.055063                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054641                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.055063                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 311738.400000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 331978.482495                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 331813.750407                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 311738.400000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 331978.482495                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 331813.750407                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 311738.400000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 331978.482495                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 331813.750407                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1716                       # number of writebacks
system.l23.writebacks::total                     1716                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1828                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1843                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1828                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1843                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1828                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1843                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3715012                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    490044138                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    493759150                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3715012                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    490044138                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    493759150                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3715012                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    490044138                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    493759150                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054641                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.055063                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054641                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.055063                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054641                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.055063                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 247667.466667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 268076.661926                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 267910.553445                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 247667.466667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 268076.661926                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 267910.553445                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 247667.466667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 268076.661926                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 267910.553445                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.940873                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109542                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840199.167273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.940873                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015931                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101881                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101881                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101881                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3289025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3289025                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3289025                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3289025                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3289025                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3289025                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101891                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101891                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101891                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101891                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101891                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101891                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 328902.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 328902.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 328902.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 328902.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 328902.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 328902.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3184025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3184025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3184025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3184025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3184025                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3184025                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 318402.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 318402.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 318402.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 318402.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 318402.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 318402.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96692                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228681                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96948                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.487117                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500121                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499879                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964239                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673664                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673664                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673664                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673664                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399677                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399777                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399777                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36060550753                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36060550753                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17447415                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17447415                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36077998168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36077998168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36077998168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36077998168                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363916                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363916                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073441                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073441                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073441                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073441                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035171                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020960                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020960                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020960                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020960                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90224.232951                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90224.232951                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 174474.150000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 174474.150000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90245.307179                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90245.307179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90245.307179                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90245.307179                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37748                       # number of writebacks
system.cpu0.dcache.writebacks::total            37748                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302985                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303085                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303085                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303085                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303085                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96692                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96692                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7889351987                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7889351987                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7889351987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7889351987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7889351987                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7889351987                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005069                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81592.603183                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81592.603183                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81592.603183                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81592.603183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81592.603183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81592.603183                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995694                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924101472                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708135.807763                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995694                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12635482                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12635482                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12635482                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12635482                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12635482                       # number of overall hits
system.cpu1.icache.overall_hits::total       12635482                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5583410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5583410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12635498                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12635498                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12635498                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12635498                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12635498                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12635498                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46691                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227248560                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46947                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4840.534219                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.212040                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.787960                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825047                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174953                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18180231                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18180231                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4080453                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4080453                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9340                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9332                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22260684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22260684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22260684                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22260684                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166131                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166131                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166131                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166131                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166131                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166131                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24866391248                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24866391248                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24866391248                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24866391248                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24866391248                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24866391248                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18346362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18346362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4080453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4080453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22426815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22426815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22426815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22426815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009055                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009055                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007408                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007408                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007408                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007408                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 149679.417135                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 149679.417135                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 149679.417135                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 149679.417135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 149679.417135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 149679.417135                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13719                       # number of writebacks
system.cpu1.dcache.writebacks::total            13719                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119440                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119440                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46691                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46691                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46691                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46691                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46691                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5537458132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5537458132                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5537458132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5537458132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5537458132                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5537458132                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002082                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002082                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118597.976741                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118597.976741                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118597.976741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118597.976741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118597.976741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118597.976741                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996207                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017133267                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050671.909274                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996207                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12052512                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12052512                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12052512                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12052512                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12052512                       # number of overall hits
system.cpu2.icache.overall_hits::total       12052512                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4056756                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4056756                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4056756                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4056756                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4056756                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4056756                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12052529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12052529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12052529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12052529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12052529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12052529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238632.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238632.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238632.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238632.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3135689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3135689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3135689                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3135689                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 241206.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 241206.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 73964                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180530653                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74220                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2432.372043                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.730609                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.269391                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901291                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098709                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9691875                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9691875                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7066988                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7066988                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21520                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21520                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16710                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16758863                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16758863                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16758863                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16758863                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180357                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180357                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180357                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180357                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180357                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180357                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21657493859                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21657493859                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21657493859                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21657493859                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21657493859                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21657493859                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9872232                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9872232                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7066988                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7066988                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16939220                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16939220                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16939220                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16939220                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018269                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010647                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010647                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010647                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010647                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120081.249184                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120081.249184                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120081.249184                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120081.249184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120081.249184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120081.249184                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24247                       # number of writebacks
system.cpu2.dcache.writebacks::total            24247                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106393                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106393                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106393                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106393                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        73964                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        73964                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        73964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        73964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        73964                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73964                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7777928885                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7777928885                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7777928885                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7777928885                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7777928885                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7777928885                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004366                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004366                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004366                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004366                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105158.305189                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105158.305189                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 105158.305189                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105158.305189                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 105158.305189                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105158.305189                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.011073                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018840900                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205283.333333                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.011073                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024056                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738800                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12490335                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12490335                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12490335                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12490335                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12490335                       # number of overall hits
system.cpu3.icache.overall_hits::total       12490335                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5204225                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5204225                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5204225                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5204225                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5204225                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5204225                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12490352                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12490352                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12490352                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12490352                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12490352                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12490352                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 306130.882353                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 306130.882353                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 306130.882353                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 306130.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 306130.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 306130.882353                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4864705                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4864705                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4864705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4864705                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4864705                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4864705                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 304044.062500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 304044.062500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 304044.062500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 304044.062500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 304044.062500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 304044.062500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33455                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163564616                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33711                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4851.965709                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.012476                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.987524                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902392                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097608                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9202285                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9202285                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7186881                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7186881                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17386                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17386                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17362                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17362                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16389166                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16389166                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16389166                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16389166                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85571                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85571                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85571                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85571                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85571                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85571                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7787205907                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7787205907                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7787205907                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7787205907                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7787205907                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7787205907                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9287856                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9287856                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7186881                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7186881                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17362                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17362                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16474737                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16474737                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16474737                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16474737                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009213                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005194                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005194                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 91002.862033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91002.862033                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 91002.862033                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91002.862033                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 91002.862033                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91002.862033                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10666                       # number of writebacks
system.cpu3.dcache.writebacks::total            10666                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52116                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52116                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52116                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52116                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52116                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52116                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33455                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33455                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33455                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33455                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33455                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33455                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2687839385                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2687839385                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2687839385                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2687839385                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2687839385                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2687839385                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80341.933493                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80341.933493                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 80341.933493                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80341.933493                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 80341.933493                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80341.933493                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
