# 👋 Hi, I’m **Sathyak** ([@sathyak2003](https://github.com/sathyak2003))

## 👀 Interests:
- **VLSI Design**: Passionate about hardware design and digital systems.  
- **FPGA**: Enthusiast of FPGA-based designs and applications.  

## 🌱 Currently Learning:
- **Verilog**: Focusing on hardware description language and its applications in VLSI systems.

## 💞️ Collaboration:
- I’m looking to collaborate on **FPGA design** projects, and I am interested in working on innovative VLSI solutions.

## 📫 How to reach me:
- You can contact me via email: [mr.sathyak2003@gmail.com](mailto:mr.sathyak2003@gmail.com)  
- Or reach out on **LinkedIn**: [Sathyak LinkedIn](https://www.linkedin.com/in/yourprofile) (replace with actual link).  
- Also, follow me on **Instagram**: [@antinetral_beign](https://www.instagram.com/antinetral_beign)

## 😄 Pronouns:
- **idgaf** 😄 

## ⚡ Fun fact:
- I'm a tech enthusiast and enjoy learning about emerging technologies in electronics and embedded systems.  
- I also love experimenting with new hardware setups and seeing how theoretical concepts are translated into real-world applications.



<!---
sathyak2003/sathyak2003 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
