// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::AssignTargetDevicesPass (iree-hal-assign-target-devices) //----- //
module attributes {tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before AutoInputConversionPipeline (iree-auto-input-conversion) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before StableHLOCanonicalize (iree-stablehlo-canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before LegalizeControlFlow (iree-stablehlo-legalize-control-flow) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before FlattenTuplesInSCF (iree-stablehlo-preprocessing-flatten-scf-tuples) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before StableHLOToStableHLOPreprocessing (iree-stablehlo-to-stablehlo-preprocessing) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before StableHLOCanonicalize (iree-stablehlo-canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before ShapeToShapeLowering (shape-to-shape-lowering) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before ConvertShapeToStandard (convert-shape-to-std) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before StableHLOCanonicalize (iree-stablehlo-canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before Inliner (inline) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before DemoteI64ToI32 (iree-util-demote-i64-to-i32) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before DemoteF64ToF32 (iree-util-demote-f64-to-f32) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before StableHLOCanonicalize (iree-stablehlo-canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before LegalizeShapeComputations (iree-stablehlo-legalize-shape-computations) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before ConvertStableHloToLinalgExt (iree-stablehlo-to-linalg-ext) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before LegalizeChlo (iree-stablehlo-legalize-chlo) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
  %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
  return %0 : tensor<10xi32>
}

// -----// IR Dump Before ConvertStableHloToIreeInputDialects (iree-stablehlo-to-iree-input) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], tf.versions = {bad_consumers = [], min_consumer = 0 : i32, producer = 27 : i32}} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> attributes {tf.entry_function = {control_outputs = "", inputs = "input0,input1", outputs = "Add"}} {
    %0 = stablehlo.add %arg0, %arg1 : tensor<10xi32>
    return %0 : tensor<10xi32>
  }
}


// -----// IR Dump Before ReconcileUnrealizedCasts (reconcile-unrealized-casts) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
  %0 = tensor.empty() : tensor<10xi32>
  %1 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %2 = arith.addi %in, %in_0 : i32
    linalg.yield %2 : i32
  } -> tensor<10xi32>
  return %1 : tensor<10xi32>
}

// -----// IR Dump Before StableHLOCanonicalize (iree-stablehlo-canonicalize) //----- //
func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
  %0 = tensor.empty() : tensor<10xi32>
  %1 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %2 = arith.addi %in, %in_0 : i32
    linalg.yield %2 : i32
  } -> tensor<10xi32>
  return %1 : tensor<10xi32>
}

// -----// IR Dump Before VerifyCompilerStableHloInputLegality (iree-stablehlo-verify-compiler-input-legality) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before IREEImportPublic (iree-import-public) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before ImportMLProgram (iree-import-ml-program) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before SanitizeModuleNames (iree-sanitize-module-names) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::ABI::ConvertStreamableOpsPass (iree-abi-convert-streamable-ops) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::ABI::WrapEntryPointsPass (iree-abi-wrap-entry-points) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before Inliner (inline) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = call @_main(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
  func.func private @_main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
    %0 = tensor.empty() : tensor<10xi32>
    %1 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %2 = arith.addi %in, %in_0 : i32
      linalg.yield %2 : i32
    } -> tensor<10xi32>
    return %1 : tensor<10xi32>
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func private @_main(%arg0: tensor<10xi32>, %arg1: tensor<10xi32>) -> tensor<10xi32> {
  %0 = tensor.empty() : tensor<10xi32>
  %1 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%arg0, %arg1 : tensor<10xi32>, tensor<10xi32>) outs(%0 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %2 = arith.addi %in, %in_0 : i32
    linalg.yield %2 : i32
  } -> tensor<10xi32>
  return %1 : tensor<10xi32>
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = call @_main(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before DemoteF64ToF32 (iree-util-demote-f64-to-f32) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before RemoveZeroExtentTensors (iree-flow-remove-zero-extent-tensors) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before DetachElementwiseFromNamedOps (iree-flow-detach-elementwise-from-named-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before LinalgNamedOpConversion (linalg-named-op-conversion) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before Convert1X1FilterConv2DToMatmul (iree-flow-convert-1x1-filter-conv2d-to-matmul) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before EraseUnusedLinalgOperands (iree-flow-erase-unused-linalg-operands) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before ExpandTensorShapes (iree-flow-expand-tensor-shapes) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before ConvertElementwiseToLinalg (convert-elementwise-to-linalg) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before GeneralizeLinalgNamedOps (iree-flow-generalize-linalg-named-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FoldUnitExtentDims (iree-flow-fold-unit-extent-dims) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FuseDequantizationMatmul (iree-flow-fuse-dequantization-matmul) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before MaterializeHomogeneousEncodings (iree-global-opt-materialize-homogeneous-encodings) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before CPUMaterializeUpperBoundTileSize (iree-cpu-materialize-upper-bound-tile-size) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CPUMaterializeEncoding (iree-cpu-materialize-encoding) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FixedPointIterator (iree-util-fixed-point-iterator) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before HoistIntoGlobals (iree-util-hoist-into-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before JitGlobals (iree-consteval-jit-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before VerifyInputLegality (iree-verify-input-legality) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before TensorPadToTensorInsertSlice (iree-flow-tensor-pad-to-tensor-insert-slice) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = tensor.empty() : tensor<10xi32>
    %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %5 = arith.addi %in, %in_0 : i32
      linalg.yield %5 : i32
    } -> tensor<10xi32>
    %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %4 : !hal.buffer_view
  }
}


// -----// IR Dump Before RaiseSpecialOps (iree-flow-raise-special-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before InterchangeGenericOps (iree-flow-interchange-generic-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CollapseDims (iree-flow-collapse-dims) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before ResolveShapedTypeResultDims (resolve-shaped-type-result-dims) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FusionOfTensorOps (iree-flow-fusion-of-tensor-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before SplitReduction (iree-flow-split-reduction-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before InterchangeGenericOps (iree-flow-interchange-generic-ops) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FormScalarDispatches (iree-flow-form-scalar-dispatches) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FormDispatchRegions (iree-flow-form-dispatch-regions) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %5 = arith.addi %in, %in_0 : i32
    linalg.yield %5 : i32
  } -> tensor<10xi32>
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CollapseDimensions (iree-flow-collapse-dimensions) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = flow.dispatch.region -> (tensor<10xi32>) {
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<10xi32>
    flow.return %5 : tensor<10xi32>
  }
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before CloneProducersIntoDispatchRegions (iree-flow-clone-producers-into-dispatch-regions) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = flow.dispatch.region -> (tensor<10xi32>) {
    %5 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %6 = arith.addi %in, %in_0 : i32
      linalg.yield %6 : i32
    } -> tensor<10xi32>
    flow.return %5 : tensor<10xi32>
  }
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before FormDispatchWorkgroups (iree-flow-form-dispatch-workgroups) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = tensor.empty() : tensor<10xi32>
  %3 = flow.dispatch.region -> (tensor<10xi32>) {
    %5 = tensor.empty() : tensor<10xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<10xi32>
    flow.return %6 : tensor<10xi32>
  }
  %4 = hal.tensor.export %3 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %4 : !hal.buffer_view
}

// -----// IR Dump Before TopLevelSCFToCFG (iree-top-level-scf-to-cfg) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32> =
      (%arg2: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg3: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg4: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
    %4 = flow.dispatch.tensor.load %arg2, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = tensor.empty() : tensor<10xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<10xi32>, tensor<10xi32>) outs(%6 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before CaptureDispatchDynamicDims (iree-flow-capture-dispatch-dynamic-dims) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32> =
      (%arg2: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg3: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg4: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
    %4 = flow.dispatch.tensor.load %arg2, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = tensor.empty() : tensor<10xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<10xi32>, tensor<10xi32>) outs(%6 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32> =
      (%arg2: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg3: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg4: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
    %4 = flow.dispatch.tensor.load %arg2, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = tensor.empty() : tensor<10xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<10xi32>, tensor<10xi32>) outs(%6 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32> =
      (%arg2: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg3: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg4: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
    %4 = flow.dispatch.tensor.load %arg2, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = tensor.empty() : tensor<10xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<10xi32>, tensor<10xi32>) outs(%6 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before InitializeEmptyTensors (iree-flow-initialize-empty-tensors) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch.workgroups(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32> =
      (%arg2: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg3: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg4: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
    %4 = flow.dispatch.tensor.load %arg2, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = flow.dispatch.tensor.load %arg3, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = tensor.empty() : tensor<10xi32>
    %7 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%4, %5 : tensor<10xi32>, tensor<10xi32>) outs(%6 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %8 = arith.addi %in, %in_0 : i32
      linalg.yield %8 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    flow.return
  } count() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before OutlineDispatchRegions (iree-flow-outline-dispatch-regions) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch.workgroups(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32> =
        (%arg2: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg3: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg4: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
      %4 = flow.dispatch.tensor.load %arg2, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %5 = flow.dispatch.tensor.load %arg3, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %6 = tensor.empty() : tensor<10xi32>
      %7 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%4, %5 : tensor<10xi32>, tensor<10xi32>) outs(%6 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %8 = arith.addi %in, %in_0 : i32
        linalg.yield %8 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %7, %arg4, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      flow.return
    } count() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before StripDebugOps (iree-util-strip-debug-ops) //----- //
flow.executable private @main_dispatch_0 {
  flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
      %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %2 = tensor.empty() : tensor<10xi32>
      %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %4 = arith.addi %in, %in_0 : i32
        linalg.yield %4 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before DeduplicateExecutables (iree-flow-deduplicate-executables) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
flow.executable private @main_dispatch_0 {
  flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
      %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %2 = tensor.empty() : tensor<10xi32>
      %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %4 = arith.addi %in, %in_0 : i32
        linalg.yield %4 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before CleanupTensorShapes (iree-flow-cleanup-tensor-shapes) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
flow.executable private @main_dispatch_0 {
  flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    flow.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
      %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %2 = tensor.empty() : tensor<10xi32>
      %3 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %4 = arith.addi %in, %in_0 : i32
        linalg.yield %4 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before VerifyInput (iree-stream-verify-input) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before OutlineConstants (iree-util-outline-constants) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
  %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
  %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
  %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before ConvertToStream (iree-stream-conversion) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  flow.executable private @main_dispatch_0 {
    flow.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      flow.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg1: !flow.dispatch.tensor<readonly:tensor<10xi32>>, %arg2: !flow.dispatch.tensor<writeonly:tensor<10xi32>>) {
        %0 = flow.dispatch.tensor.load %arg0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %1 = flow.dispatch.tensor.load %arg1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %2 = tensor.empty() : tensor<10xi32>
        %3 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%0, %1 : tensor<10xi32>, tensor<10xi32>) outs(%2 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %4 = arith.addi %in, %in_0 : i32
          linalg.yield %4 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %3, %arg2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = hal.tensor.import %arg0 "input 0" : !hal.buffer_view -> tensor<10xi32>
    %1 = hal.tensor.import %arg1 "input 1" : !hal.buffer_view -> tensor<10xi32>
    %2 = flow.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0, %1) : (tensor<10xi32>, tensor<10xi32>) -> tensor<10xi32>
    %3 = hal.tensor.export %2 "output 0" : tensor<10xi32> -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before VerifyLoweringToTensors (iree-stream-verify-lowering-to-tensors) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<10xi32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %c268435488_i32_0 = arith.constant 268435488 : i32
    %c1_i32_1 = arith.constant 1 : i32
    %c10_2 = arith.constant 10 : index
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10_2]) type(%c268435488_i32_0) encoding(%c1_i32_1)
    %3 = stream.tensor.sizeof tensor<10xi32> : index
    %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%3}
    %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
    %c0 = arith.constant 0 : index
    %6 = stream.tensor.sizeof tensor<10xi32> : index
    %7 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %5[%c0 to %3 for %3]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}) -> !stream.resource<*>{%6}
    %8 = stream.async.transfer %7 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
    %9 = stream.tensor.export %8 : tensor<10xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
    return %9 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<10xi32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  %c268435488_i32_0 = arith.constant 268435488 : i32
  %c1_i32_1 = arith.constant 1 : i32
  %c10_2 = arith.constant 10 : index
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10_2]) type(%c268435488_i32_0) encoding(%c1_i32_1)
  %3 = stream.tensor.sizeof tensor<10xi32> : index
  %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
  %c0 = arith.constant 0 : index
  %6 = stream.tensor.sizeof tensor<10xi32> : index
  %7 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %5[%c0 to %3 for %3]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}) -> !stream.resource<*>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
  %9 = stream.tensor.export %8 : tensor<10xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
  return %9 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<10xi32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %3 = stream.tensor.sizeof tensor<10xi32> : index
  %4 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%3}
  %5 = stream.async.transfer %4 : !stream.resource<external>{%3} -> !stream.resource<*>{%3}
  %6 = stream.tensor.sizeof tensor<10xi32> : index
  %7 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %5[%c0 to %3 for %3]) : (!stream.resource<*>{%0}, !stream.resource<*>{%3}) -> !stream.resource<*>{%6}
  %8 = stream.async.transfer %7 : !stream.resource<*>{%6} -> !stream.resource<external>{%6}
  %9 = stream.tensor.export %8 : tensor<10xi32> in !stream.resource<external>{%6} -> !hal.buffer_view
  return %9 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<10xi32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
  %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  return %7 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<10xi32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
    %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    return %7 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<10xi32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
    %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    return %7 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<10xi32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
    %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    return %7 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<10xi32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
    %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    return %7 : !hal.buffer_view
  }
}


// -----// IR Dump Before CombineInitializers (iree-util-combine-initializers) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.sizeof tensor<10xi32> : index
    %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
    %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
    %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
    %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
    %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
    return %7 : !hal.buffer_view
  }
}


// -----// IR Dump Before EncodeDeviceTensors (iree-stream-encode-device-tensors) //----- //
stream.executable private @main_dispatch_0 {
  stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    stream.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
      %c0 = arith.constant 0 : index
      %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %5 = tensor.empty() : tensor<10xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before EncodeHostTensors (iree-stream-encode-host-tensors) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.sizeof tensor<10xi32> : index
  %1 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
  %2 = stream.async.transfer %1 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %3 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%0}
  %4 = stream.async.transfer %3 : !stream.resource<external>{%0} -> !stream.resource<*>{%0}
  %5 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%2[%c0 to %0 for %0], %4[%c0 to %0 for %0]) : (!stream.resource<*>{%0}, !stream.resource<*>{%0}) -> !stream.resource<*>{%0}
  %6 = stream.async.transfer %5 : !stream.resource<*>{%0} -> !stream.resource<external>{%0}
  %7 = stream.tensor.export %6 : tensor<10xi32> in !stream.resource<external>{%0} -> !hal.buffer_view
  return %7 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before MaterializeCopyOnWrite (iree-stream-materialize-copy-on-write) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before ElideAsyncCopies (iree-stream-elide-async-copies) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before EmplaceAllocations (iree-stream-emplace-allocations) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
  %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
  %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before RefineUsage (iree-stream-refine-usage) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %1 = stream.async.transfer %0 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %2 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %3 = stream.async.transfer %2 : !stream.resource<external>{%c40} -> !stream.resource<*>{%c40}
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%1[%c0 to %c40 for %c40], %3[%c0 to %c40 for %c40]) : (!stream.resource<*>{%c40}, !stream.resource<*>{%c40}) -> !stream.resource<*>{%c40}
    %5 = stream.async.transfer %4 : !stream.resource<*>{%c40} -> !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before TopLevelSCFToCFG (iree-top-level-scf-to-cfg) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before VerifyAsyncAccessRanges (iree-stream-verify-async-access-ranges) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before ScheduleExecution (iree-stream-schedule-execution) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%0[%c0 to %c40 for %c40], %1[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before ScheduleConcurrency (iree-stream-schedule-concurrency) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    stream.yield %4 : !stream.resource<external>{%c40}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before PropagateTimepoints (iree-stream-propagate-timepoints) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before MaterializeBuiltins (iree-stream-materialize-builtins) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.timepoint.immediate => !stream.timepoint
    %3 = stream.timepoint.immediate => !stream.timepoint
    %4 = stream.timepoint.immediate => !stream.timepoint
    %results, %result_timepoint = stream.async.execute await(%4) => with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %7 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %7 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %5 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %6 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.timepoint.immediate => !stream.timepoint
  %3 = stream.timepoint.immediate => !stream.timepoint
  %4 = stream.timepoint.immediate => !stream.timepoint
  %results, %result_timepoint = stream.async.execute await(%4) => with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
    %7 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    stream.yield %7 : !stream.resource<external>{%c40}
  } => !stream.timepoint
  %5 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
  %6 = stream.tensor.export %5 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %6 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    stream.yield %4 : !stream.resource<external>{%c40}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
    %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
    stream.yield %4 : !stream.resource<external>{%c40}
  } => !stream.timepoint
  %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
  %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %3 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before VerifyLoweringToAsync (iree-stream-verify-lowering-to-async) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before ScheduleAllocation (iree-stream-schedule-allocation) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %results, %result_timepoint = stream.async.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40} {
      %4 = stream.async.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%arg2[%c0 to %c40 for %c40], %arg3[%c0 to %c40 for %c40]) : (!stream.resource<external>{%c40}, !stream.resource<external>{%c40}) -> !stream.resource<external>{%c40}
      stream.yield %4 : !stream.resource<external>{%c40}
    } => !stream.timepoint
    %2 = stream.timepoint.await %result_timepoint => %results : !stream.resource<external>{%c40}
    %3 = stream.tensor.export %2 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %3 : !hal.buffer_view
  }
}


// -----// IR Dump Before PackConstants (iree-stream-pack-constants) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %c0_0 = arith.constant 0 : index
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before PackAllocations (iree-stream-pack-allocations) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %c0_0 = arith.constant 0 : index
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before LayoutSlices (iree-stream-layout-slices) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %c0_0 = arith.constant 0 : index
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before PropagateSubranges (iree-util-propagate-subranges) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %c0_0 = arith.constant 0 : index
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %c0_0 = arith.constant 0 : index
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before VerifyLoweringToCmd (iree-stream-verify-lowering-to-cmd) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before FixedPointIterator (iree-util-fixed-point-iterator) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before ElideTimepoints (iree-stream-elide-timepoints) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseDispatchBindings (iree-stream-fuse-dispatch-bindings) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before AnnotateDispatchArguments (iree-stream-annotate-dispatch-arguments) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding, %arg1: !stream.binding, %arg2: !stream.binding, %arg3: index, %arg4: index, %arg5: index) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%arg3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%arg4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%arg5] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %c0_0 = arith.constant 0 : index
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0, %c0, %c0 : index, index, index) {
        ro %arg2[%c0_0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0_0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before PackDispatchOperands (iree-stream-pack-dispatch-operands) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: index {stream.values = [0 : index]}, %arg4: index {stream.values = [0 : index]}, %arg5: index {stream.values = [0 : index]}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%arg3] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%arg4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%arg5] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %c0_0 = arith.constant 0 : index
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0, %c0, %c0 : index, index, index) {
        ro %arg2[%c0_0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0_0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %c0_0 = arith.constant 0 : index
  %c0_i64 = arith.constant 0 : i64
  %c0_i32 = arith.constant 0 : i32
  %c32_i64 = arith.constant 32 : i64
  %c0_i64_1 = arith.constant 0 : i64
  %c0_i32_2 = arith.constant 0 : i32
  %c0_i64_3 = arith.constant 0 : i64
  %c0_i32_4 = arith.constant 0 : i32
  %c32_i64_5 = arith.constant 32 : i64
  %c0_i64_6 = arith.constant 0 : i64
  %c0_i32_7 = arith.constant 0 : i32
  %c0_i64_8 = arith.constant 0 : i64
  %c0_i32_9 = arith.constant 0 : i32
  %c32_i64_10 = arith.constant 32 : i64
  %c0_i64_11 = arith.constant 0 : i64
  %c0_i32_12 = arith.constant 0 : i32
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32_2, %c0_i32_4, %c0_i32_7, %c0_i32_9, %c0_i32_12 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0_0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0_0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0_0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0_i32 = arith.constant 0 : i32
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0_i32 = arith.constant 0 : i32
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %0 = arith.extui %arg3 : i32 to i64
        %1 = arith.extui %arg4 : i32 to i64
        %c32_i64 = arith.constant 32 : i64
        %2 = arith.shli %1, %c32_i64 : i64
        %3 = arith.ori %0, %2 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %5 = arith.extui %arg5 : i32 to i64
        %6 = arith.extui %arg6 : i32 to i64
        %c32_i64_0 = arith.constant 32 : i64
        %7 = arith.shli %6, %c32_i64_0 : i64
        %8 = arith.ori %5, %7 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %10 = arith.extui %arg7 : i32 to i64
        %11 = arith.extui %arg8 : i32 to i64
        %c32_i64_1 = arith.constant 32 : i64
        %12 = arith.shli %11, %c32_i64_1 : i64
        %13 = arith.ori %10, %12 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %c0 = arith.constant 0 : index
        %15 = stream.binding.subspan %arg0[%4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %16 = stream.binding.subspan %arg1[%9] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %17 = stream.binding.subspan %arg2[%14] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %18 = flow.dispatch.tensor.load %15, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %19 = flow.dispatch.tensor.load %16, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %20 = tensor.empty() : tensor<10xi32>
        %21 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%18, %19 : tensor<10xi32>, tensor<10xi32>) outs(%20 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_2: i32, %out: i32):
          %22 = arith.addi %in, %in_2 : i32
          linalg.yield %22 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %21, %17, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0_i32 = arith.constant 0 : i32
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c32_i64 = arith.constant 32 : i64
        %0 = arith.extui %arg3 : i32 to i64
        %1 = arith.extui %arg4 : i32 to i64
        %2 = arith.shli %1, %c32_i64 : i64
        %3 = arith.ori %0, %2 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %5 = arith.extui %arg5 : i32 to i64
        %6 = arith.extui %arg6 : i32 to i64
        %7 = arith.shli %6, %c32_i64 : i64
        %8 = arith.ori %5, %7 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %10 = arith.extui %arg7 : i32 to i64
        %11 = arith.extui %arg8 : i32 to i64
        %12 = arith.shli %11, %c32_i64 : i64
        %13 = arith.ori %10, %12 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %15 = stream.binding.subspan %arg0[%4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %16 = stream.binding.subspan %arg1[%9] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %17 = stream.binding.subspan %arg2[%14] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %18 = flow.dispatch.tensor.load %15, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %19 = flow.dispatch.tensor.load %16, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %20 = tensor.empty() : tensor<10xi32>
        %21 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%18, %19 : tensor<10xi32>, tensor<10xi32>) outs(%20 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %22 = arith.addi %in, %in_0 : i32
          linalg.yield %22 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %21, %17, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0_i32 = arith.constant 0 : i32
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c32_i64 = arith.constant 32 : i64
        %0 = arith.extui %arg3 : i32 to i64
        %1 = arith.extui %arg4 : i32 to i64
        %2 = arith.shli %1, %c32_i64 : i64
        %3 = arith.ori %0, %2 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %5 = arith.extui %arg5 : i32 to i64
        %6 = arith.extui %arg6 : i32 to i64
        %7 = arith.shli %6, %c32_i64 : i64
        %8 = arith.ori %5, %7 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %10 = arith.extui %arg7 : i32 to i64
        %11 = arith.extui %arg8 : i32 to i64
        %12 = arith.shli %11, %c32_i64 : i64
        %13 = arith.ori %10, %12 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %15 = stream.binding.subspan %arg0[%4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %16 = stream.binding.subspan %arg1[%9] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %17 = stream.binding.subspan %arg2[%14] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %18 = flow.dispatch.tensor.load %15, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %19 = flow.dispatch.tensor.load %16, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %20 = tensor.empty() : tensor<10xi32>
        %21 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%18, %19 : tensor<10xi32>, tensor<10xi32>) outs(%20 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %22 = arith.addi %in, %in_0 : i32
          linalg.yield %22 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %21, %17, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0_i32 = arith.constant 0 : i32
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c32_i64 = arith.constant 32 : i64
        %0 = arith.extui %arg3 : i32 to i64
        %1 = arith.extui %arg4 : i32 to i64
        %2 = arith.shli %1, %c32_i64 : i64
        %3 = arith.ori %0, %2 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %5 = arith.extui %arg5 : i32 to i64
        %6 = arith.extui %arg6 : i32 to i64
        %7 = arith.shli %6, %c32_i64 : i64
        %8 = arith.ori %5, %7 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %10 = arith.extui %arg7 : i32 to i64
        %11 = arith.extui %arg8 : i32 to i64
        %12 = arith.shli %11, %c32_i64 : i64
        %13 = arith.ori %10, %12 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %15 = stream.binding.subspan %arg0[%4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %16 = stream.binding.subspan %arg1[%9] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %17 = stream.binding.subspan %arg2[%14] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %18 = flow.dispatch.tensor.load %15, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %19 = flow.dispatch.tensor.load %16, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %20 = tensor.empty() : tensor<10xi32>
        %21 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%18, %19 : tensor<10xi32>, tensor<10xi32>) outs(%20 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %22 = arith.addi %in, %in_0 : i32
          linalg.yield %22 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %21, %17, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0_i32 = arith.constant 0 : i32
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldUniformOperands (iree-stream-fold-uniform-operands) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}, %arg3: i32, %arg4: i32, %arg5: i32, %arg6: i32, %arg7: i32, %arg8: i32) {
        %c32_i64 = arith.constant 32 : i64
        %0 = arith.extui %arg3 : i32 to i64
        %1 = arith.extui %arg4 : i32 to i64
        %2 = arith.shli %1, %c32_i64 : i64
        %3 = arith.ori %0, %2 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %5 = arith.extui %arg5 : i32 to i64
        %6 = arith.extui %arg6 : i32 to i64
        %7 = arith.shli %6, %c32_i64 : i64
        %8 = arith.ori %5, %7 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %10 = arith.extui %arg7 : i32 to i64
        %11 = arith.extui %arg8 : i32 to i64
        %12 = arith.shli %11, %c32_i64 : i64
        %13 = arith.ori %10, %12 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %15 = stream.binding.subspan %arg0[%4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %16 = stream.binding.subspan %arg1[%9] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %17 = stream.binding.subspan %arg2[%14] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %18 = flow.dispatch.tensor.load %15, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %19 = flow.dispatch.tensor.load %16, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %20 = tensor.empty() : tensor<10xi32>
        %21 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%18, %19 : tensor<10xi32>, tensor<10xi32>) outs(%20 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %22 = arith.addi %in, %in_0 : i32
          linalg.yield %22 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %21, %17, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c0_i32 = arith.constant 0 : i32
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32(%c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32, %c0_i32 : i32, i32, i32, i32, i32, i32) {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c0_i32 = arith.constant 0 : i32
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0_i32 = arith.constant 0 : i32
        %c32_i64 = arith.constant 32 : i64
        %0 = arith.extui %c0_i32 : i32 to i64
        %1 = arith.extui %c0_i32 : i32 to i64
        %2 = arith.shli %1, %c32_i64 : i64
        %3 = arith.ori %0, %2 : i64
        %4 = arith.index_castui %3 {stream.values = [0 : index]} : i64 to index
        %5 = arith.extui %c0_i32 : i32 to i64
        %6 = arith.extui %c0_i32 : i32 to i64
        %7 = arith.shli %6, %c32_i64 : i64
        %8 = arith.ori %5, %7 : i64
        %9 = arith.index_castui %8 {stream.values = [0 : index]} : i64 to index
        %10 = arith.extui %c0_i32 : i32 to i64
        %11 = arith.extui %c0_i32 : i32 to i64
        %12 = arith.shli %11, %c32_i64 : i64
        %13 = arith.ori %10, %12 : i64
        %14 = arith.index_castui %13 {stream.values = [0 : index]} : i64 to index
        %15 = stream.binding.subspan %arg0[%4] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %16 = stream.binding.subspan %arg1[%9] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %17 = stream.binding.subspan %arg2[%14] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %18 = flow.dispatch.tensor.load %15, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %19 = flow.dispatch.tensor.load %16, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %20 = tensor.empty() : tensor<10xi32>
        %21 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%18, %19 : tensor<10xi32>, tensor<10xi32>) outs(%20 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %22 = arith.addi %in, %in_0 : i32
          linalg.yield %22 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %21, %17, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    }
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::AssignTargetDevicesPass (iree-hal-assign-target-devices) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::VerifyTargetEnvironmentPass (iree-hal-verify-target-environment) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::(anonymous namespace)::MaterializeInterfacesPass (iree-hal-materialize-interfaces) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#map = affine_map<(d0) -> (d0)>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  stream.executable private @main_dispatch_0 {
    stream.executable.export public @main_dispatch_0_generic_10_i32 workgroups() -> (index, index, index) {
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      stream.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32(%arg0: !stream.binding {stream.alignment = 64 : index}, %arg1: !stream.binding {stream.alignment = 64 : index}, %arg2: !stream.binding {stream.alignment = 64 : index}) {
        %c0 = arith.constant 0 : index
        %0 = stream.binding.subspan %arg0[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = stream.binding.subspan %arg1[%c0] : !stream.binding -> !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = stream.binding.subspan %arg2[%c0] : !stream.binding -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [#map, #map, #map], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      }
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::TranslateExecutablesPass (iree-hal-translate-executables) //----- //
hal.executable private @main_dispatch_0 {
  hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
    hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) {
    ^bb0(%arg0: !hal.device):
      %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
      hal.return %x, %y, %z : index, index, index
    }
    builtin.module {
      func.func @main_dispatch_0_generic_10_i32() {
        %c0 = arith.constant 0 : index
        %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
        %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
        %5 = tensor.empty() : tensor<10xi32>
        %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
        ^bb0(%in: i32, %in_0: i32, %out: i32):
          %7 = arith.addi %in, %in_0 : i32
          linalg.yield %7 : i32
        } -> tensor<10xi32>
        flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
        return
      }
    }
  }
}

// -----// IR Dump Before CPUMaterializeUpperBoundTileSize (iree-cpu-materialize-upper-bound-tile-size) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
  %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
  %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
    stream.cmd.dispatch @main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32 {
      ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
      ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
      wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
    } attributes {hal.interface.bindings = [#hal.interface.binding<0, 0>, #hal.interface.binding<0, 1>, #hal.interface.binding<0, 2>]}
  } => !stream.timepoint
  %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
  %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
  return %5 : !hal.buffer_view
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::TranslateTargetExecutableVariantsPass (iree-hal-translate-target-executable-variants) //----- //
hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
  hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) {
  ^bb0(%arg0: !hal.device):
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    hal.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32() {
      %c0 = arith.constant 0 : index
      %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %5 = tensor.empty() : tensor<10xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before TypePropagation (iree-codegen-type-propagation) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %5 = tensor.empty() : tensor<10xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<10xi32>
  flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  return
}

// -----// IR Dump Before BubbleUpOrdinalOps (iree-codegen-bubble-up-ordinal-ops) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = tensor.empty() : tensor<10xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    return
  }
}

// -----// IR Dump Before BufferizeCopyOnlyDispatches (iree-codegen-bufferize-copy-only-dispatches) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = tensor.empty() : tensor<10xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    return
  }
}

// -----// IR Dump Before DecomposeSoftmax (iree-linalg-ext-decompose-softmax) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %5 = tensor.empty() : tensor<10xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<10xi32>
  flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  return
}

// -----// IR Dump Before RematerializeParallelOps (iree-codegen-rematerialize-parallel-ops) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %5 = tensor.empty() : tensor<10xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<10xi32>
  flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  return
}

// -----// IR Dump Before ExpandArithF16ToF32 (iree-llvmcpu-expand-f16-op-to-f32) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = tensor.empty() : tensor<10xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    return
  }
}

// -----// IR Dump Before CPUMaterializeEncoding (iree-cpu-materialize-encoding) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
  %5 = tensor.empty() : tensor<10xi32>
  %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
  ^bb0(%in: i32, %in_0: i32, %out: i32):
    %7 = arith.addi %in, %in_0 : i32
    linalg.yield %7 : i32
  } -> tensor<10xi32>
  flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  return
}

// -----// IR Dump Before EraseHALDescriptorTypeFromMemRef (iree-codegen-erase-hal-descriptor-type-from-memref) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %5 = tensor.empty() : tensor<10xi32>
    %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %7 = arith.addi %in, %in_0 : i32
      linalg.yield %7 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    return
  }
}

// -----// IR Dump Before LLVMCPULowerExecutableTarget (iree-llvmcpu-lower-executable-target) //----- //
hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
  hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) {
  ^bb0(%arg0: !hal.device):
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    hal.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32() {
      %c0 = arith.constant 0 : index
      %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %5 = tensor.empty() : tensor<10xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before TileAndDistributeToWorkgroups (iree-codegen-tile-and-distribute-to-workgroups) //----- //
hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
  hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<CPUDoubleTilingExpert>} {
  ^bb0(%arg0: !hal.device):
    %x, %y, %z = flow.dispatch.workgroup_count_from_slice 
    hal.return %x, %y, %z : index, index, index
  }
  builtin.module {
    func.func @main_dispatch_0_generic_10_i32() {
      %c0 = arith.constant 0 : index
      %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
      %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      %3 = flow.dispatch.tensor.load %0, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %4 = flow.dispatch.tensor.load %1, offsets = [0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %5 = tensor.empty() : tensor<10xi32>
      %6 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%3, %4 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %7 = arith.addi %in, %in_0 : i32
        linalg.yield %7 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %6, %2, offsets = [0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
      return
    }
  }
}

// -----// IR Dump Before ConvertToDestinationPassingStyle (iree-codegen-convert-to-destination-passing-style) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<?xi32>
    %6 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<?xi32>
    %7 = tensor.empty() : tensor<10xi32>
    %cast = tensor.cast %5 : tensor<?xi32> to tensor<10xi32>
    %cast_0 = tensor.cast %6 : tensor<?xi32> to tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%cast, %cast_0 : tensor<10xi32>, tensor<10xi32>) outs(%7 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_2: i32, %out: i32):
      %9 = arith.addi %in, %in_2 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    %cast_1 = tensor.cast %8 : tensor<10xi32> to tensor<?xi32>
    flow.dispatch.tensor.store %cast_1, %2, offsets = [%arg0], sizes = [%c10], strides = [1] : tensor<?xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before FoldAffineMinInDistributedLoops (iree-codegen-fold-affinemin-in-distributed-loops) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<?xi32>
    %cast = tensor.cast %5 : tensor<?xi32> to tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<?xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<?xi32>
    %cast_0 = tensor.cast %6 : tensor<?xi32> to tensor<10xi32>
    %cast_1 = tensor.cast %7 : tensor<?xi32> to tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%cast_0, %cast_1 : tensor<10xi32>, tensor<10xi32>) outs(%cast : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_3: i32, %out: i32):
      %9 = arith.addi %in, %in_3 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    %cast_2 = tensor.cast %8 : tensor<10xi32> to tensor<?xi32>
    flow.dispatch.tensor.store %cast_2, %2, offsets = [%arg0], sizes = [%c10], strides = [1] : tensor<?xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
    scf.for %arg0 = %3 to %c10 step %4 {
      %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<?xi32>
      %cast = tensor.cast %5 : tensor<?xi32> to tensor<10xi32>
      %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<?xi32>
      %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [%c10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<?xi32>
      %cast_0 = tensor.cast %6 : tensor<?xi32> to tensor<10xi32>
      %cast_1 = tensor.cast %7 : tensor<?xi32> to tensor<10xi32>
      %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%cast_0, %cast_1 : tensor<10xi32>, tensor<10xi32>) outs(%cast : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_3: i32, %out: i32):
        %9 = arith.addi %in, %in_3 : i32
        linalg.yield %9 : i32
      } -> tensor<10xi32>
      %cast_2 = tensor.cast %8 : tensor<10xi32> to tensor<?xi32>
      flow.dispatch.tensor.store %cast_2, %2, offsets = [%arg0], sizes = [%c10], strides = [1] : tensor<?xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    }
    return
  }
}

// -----// IR Dump Before CSE (cse) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
    scf.for %arg0 = %3 to %c10 step %4 {
      %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
      %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_0: i32, %out: i32):
        %9 = arith.addi %in, %in_0 : i32
        linalg.yield %9 : i32
      } -> tensor<10xi32>
      flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    }
    return
  }
}

// -----// IR Dump Before FuseTensorPadWithConsumer (iree-codegen-fuse-tensor-pad-with-consumer) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = arith.addi %in, %in_0 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before ConcretizePadResultShape (iree-codegen-concretize-pad-result-shape) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = arith.addi %in, %in_0 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before TileAndDecomposeAttention (iree-linalg-ext-tile-and-decompose-attention) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = arith.addi %in, %in_0 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before TileAndDecomposeWinogradTransform (iree-linalg-ext-tile-and-decompose-winograd) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = arith.addi %in, %in_0 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before LLVMCPUTileAndFuse (iree-llvmcpu-tile-and-fuse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%6, %7 : tensor<10xi32>, tensor<10xi32>) outs(%5 : tensor<10xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
    ^bb0(%in: i32, %in_0: i32, %out: i32):
      %9 = arith.addi %in, %in_0 : i32
      linalg.yield %9 : i32
    } -> tensor<10xi32>
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before FuseTensorPadWithConsumer (iree-codegen-fuse-tensor-pad-with-consumer) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before ConcretizePadResultShape (iree-codegen-concretize-pad-result-shape) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before LLVMCPUSplitReduction (iree-llvmcpu-split-reduction) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before LLVMCPUTile (iree-llvmcpu-tile) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before LLVMCPUTileAndFuse (iree-llvmcpu-tile-and-fuse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before FuseTensorPadWithConsumer (iree-codegen-fuse-tensor-pad-with-consumer) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before ConcretizePadResultShape (iree-codegen-concretize-pad-result-shape) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before TensorToVectorVectorizePad (iree-codegen-vectorize-tensor-pad) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before DecomposePackUnPackOps (iree-codegen-decompose-pack-unpack-ops) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before GenericVectorization (iree-codegen-generic-vectorization) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%extracted_slice, %extracted_slice_0 : tensor<?xi32>, tensor<?xi32>) outs(%extracted_slice_1 : tensor<?xi32>) attrs =  {lowering_config = #iree_codegen.lowering_config<tile_sizes = [[10], [4], [0], [0]]>} {
      ^bb0(%in: i32, %in_2: i32, %out: i32):
        %11 = arith.addi %in, %in_2 : i32
        linalg.yield %11 : i32
      } -> tensor<?xi32>
      %inserted_slice = tensor.insert_slice %10 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before HoistRedundantVectorTransfers (iree-codegen-hoist-redundant-vector-transfers) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = vector.create_mask %9 : vector<4xi1>
      %11 = vector.transfer_read %extracted_slice[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
      %12 = vector.transfer_read %extracted_slice_0[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
      %13 = arith.addi %11, %12 : vector<4xi32>
      %14 = vector.transfer_write %13, %extracted_slice_1[%c0], %10 {in_bounds = [true]} : vector<4xi32>, tensor<?xi32>
      %inserted_slice = tensor.insert_slice %14 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = vector.create_mask %9 : vector<4xi1>
      %11 = vector.transfer_read %extracted_slice[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
      %12 = vector.transfer_read %extracted_slice_0[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
      %13 = arith.addi %11, %12 : vector<4xi32>
      %14 = vector.transfer_write %13, %extracted_slice_1[%c0], %10 {in_bounds = [true]} : vector<4xi32>, tensor<?xi32>
      %inserted_slice = tensor.insert_slice %14 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
    %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
    %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
      %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
      %10 = vector.create_mask %9 : vector<4xi1>
      %11 = vector.transfer_read %extracted_slice[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
      %12 = vector.transfer_read %extracted_slice_0[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
      %13 = arith.addi %11, %12 : vector<4xi32>
      %14 = vector.transfer_write %13, %extracted_slice_1[%c0], %10 {in_bounds = [true]} : vector<4xi32>, tensor<?xi32>
      %inserted_slice = tensor.insert_slice %14 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
      scf.yield %inserted_slice : tensor<10xi32>
    }
    flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
  }
  return
}

// -----// IR Dump Before EliminateEmptyTensors (iree-eliminate-empty-tensors) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0_i32 = arith.constant 0 : i32
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
    scf.for %arg0 = %3 to %c10 step %4 {
      %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
      %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
        %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
        %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %10 = vector.create_mask %9 : vector<4xi1>
        %11 = vector.transfer_read %extracted_slice[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
        %12 = vector.transfer_read %extracted_slice_0[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
        %13 = arith.addi %11, %12 : vector<4xi32>
        %14 = vector.transfer_write %13, %extracted_slice_1[%c0], %10 {in_bounds = [true]} : vector<4xi32>, tensor<?xi32>
        %inserted_slice = tensor.insert_slice %14 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
        scf.yield %inserted_slice : tensor<10xi32>
      }
      flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    }
    return
  }
}

// -----// IR Dump Before EmptyTensorToAllocTensor (empty-tensor-to-alloc-tensor) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0_i32 = arith.constant 0 : i32
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
    scf.for %arg0 = %3 to %c10 step %4 {
      %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
      %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
        %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
        %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %10 = vector.create_mask %9 : vector<4xi1>
        %11 = vector.transfer_read %extracted_slice[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
        %12 = vector.transfer_read %extracted_slice_0[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
        %13 = arith.addi %11, %12 : vector<4xi32>
        %14 = vector.transfer_write %13, %extracted_slice_1[%c0], %10 {in_bounds = [true]} : vector<4xi32>, tensor<?xi32>
        %inserted_slice = tensor.insert_slice %14 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
        scf.yield %inserted_slice : tensor<10xi32>
      }
      flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    }
    return
  }
}

// -----// IR Dump Before IREEComprehensiveBufferize (iree-codegen-iree-comprehensive-bufferize) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0_i32 = arith.constant 0 : i32
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : !flow.dispatch.tensor<readonly:tensor<10xi32>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
    scf.for %arg0 = %3 to %c10 step %4 {
      %5 = flow.dispatch.tensor.load %2, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<writeonly:tensor<10xi32>> -> tensor<10xi32>
      %6 = flow.dispatch.tensor.load %0, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %7 = flow.dispatch.tensor.load %1, offsets = [%arg0], sizes = [10], strides = [1] : !flow.dispatch.tensor<readonly:tensor<10xi32>> -> tensor<10xi32>
      %8 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %5) -> (tensor<10xi32>) {
        %9 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
        %extracted_slice = tensor.extract_slice %6[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %extracted_slice_0 = tensor.extract_slice %7[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %extracted_slice_1 = tensor.extract_slice %arg2[%arg1] [%9] [1] : tensor<10xi32> to tensor<?xi32>
        %10 = vector.create_mask %9 : vector<4xi1>
        %11 = vector.transfer_read %extracted_slice[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
        %12 = vector.transfer_read %extracted_slice_0[%c0], %c0_i32, %10 {in_bounds = [true]} : tensor<?xi32>, vector<4xi32>
        %13 = arith.addi %11, %12 : vector<4xi32>
        %14 = vector.transfer_write %13, %extracted_slice_1[%c0], %10 {in_bounds = [true]} : vector<4xi32>, tensor<?xi32>
        %inserted_slice = tensor.insert_slice %14 into %arg2[%arg1] [%9] [1] : tensor<?xi32> into tensor<10xi32>
        scf.yield %inserted_slice : tensor<10xi32>
      }
      flow.dispatch.tensor.store %8, %2, offsets = [%arg0], sizes = [10], strides = [1] : tensor<10xi32> -> !flow.dispatch.tensor<writeonly:tensor<10xi32>>
    }
    return
  }
}

// -----// IR Dump Before ResolveShapedTypeResultDims (resolve-shaped-type-result-dims) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %c0_i32 = arith.constant 0 : i32
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    %workgroup_id_x = hal.interface.workgroup.id[0] : index
    %workgroup_count_x = hal.interface.workgroup.count[0] : index
    %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
    %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
    scf.for %arg0 = %3 to %c10 step %4 {
      %5 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %2) -> (memref<10xi32, #hal.descriptor_type<storage_buffer>>) {
        %6 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
        %subview = memref.subview %0[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_0 = memref.subview %1[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_1 = memref.subview %arg2[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %7 = vector.create_mask %6 : vector<4xi1>
        %8 = vector.transfer_read %subview[%c0], %c0_i32, %7 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
        %9 = vector.transfer_read %subview_0[%c0], %c0_i32, %7 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
        %10 = arith.addi %8, %9 : vector<4xi32>
        vector.transfer_write %10, %subview_1[%c0], %7 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        %subview_2 = memref.subview %arg2[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
        linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_1 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
        ^bb0(%in: i32, %out: i32):
          linalg.yield %in : i32
        }
        scf.yield %arg2 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
      }
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%5 : memref<10xi32, #hal.descriptor_type<storage_buffer>>) outs(%2 : memref<10xi32, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
    }
    return
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    %5 = scf.for %arg1 = %c0 to %c10 step %c4 iter_args(%arg2 = %2) -> (memref<10xi32, #hal.descriptor_type<storage_buffer>>) {
      %6 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %subview = memref.subview %0[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %arg2[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %7 = vector.create_mask %6 : vector<4xi1>
      %8 = vector.transfer_read %subview[%c0], %c0_i32, %7 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %9 = vector.transfer_read %subview_0[%c0], %c0_i32, %7 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %10 = arith.addi %8, %9 : vector<4xi32>
      vector.transfer_write %10, %subview_1[%c0], %7 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %arg2[%arg1] [%6] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_1 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
      scf.yield %arg2 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    }
    linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%5 : memref<10xi32, #hal.descriptor_type<storage_buffer>>) outs(%2 : memref<10xi32, #hal.descriptor_type<storage_buffer>>) {
    ^bb0(%in: i32, %out: i32):
      linalg.yield %in : i32
    }
  }
  return
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    scf.for %arg1 = %c0 to %c10 step %c4 {
      %5 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %subview = memref.subview %0[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %2[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %6 = vector.create_mask %5 : vector<4xi1>
      %7 = vector.transfer_read %subview[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %8 = vector.transfer_read %subview_0[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %9 = arith.addi %7, %8 : vector<4xi32>
      vector.transfer_write %9, %subview_1[%c0], %6 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_2 = memref.subview %2[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_1 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_2 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
    }
  }
  return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    scf.for %arg1 = %c0 to %c10 step %c4 {
      %5 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %subview = memref.subview %0[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %2[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %6 = vector.create_mask %5 : vector<4xi1>
      %7 = vector.transfer_read %subview[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %8 = vector.transfer_read %subview_0[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %9 = arith.addi %7, %8 : vector<4xi32>
      vector.transfer_write %9, %subview_1[%c0], %6 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      linalg.generic {indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>], iterator_types = ["parallel"]} ins(%subview_1 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) outs(%subview_1 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>) {
      ^bb0(%in: i32, %out: i32):
        linalg.yield %in : i32
      }
    }
  }
  return
}

// -----// IR Dump Before CleanupBufferAllocView (iree-codegen-cleanup-buffer-alloc-view) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    scf.for %arg1 = %c0 to %c10 step %c4 {
      %5 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %subview = memref.subview %0[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %2[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %6 = vector.create_mask %5 : vector<4xi1>
      %7 = vector.transfer_read %subview[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %8 = vector.transfer_read %subview_0[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %9 = arith.addi %7, %8 : vector<4xi32>
      vector.transfer_write %9, %subview_1[%c0], %6 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    }
  }
  return
}

// -----// IR Dump Before RemoveSingleIterationLoop (iree-codegen-remove-single-iteration-loop) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %workgroup_id_x = hal.interface.workgroup.id[0] : index
  %workgroup_count_x = hal.interface.workgroup.count[0] : index
  %3 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_id_x]
  %4 = affine.apply affine_map<()[s0] -> (s0 * 10)>()[%workgroup_count_x]
  scf.for %arg0 = %3 to %c10 step %4 {
    scf.for %arg1 = %c0 to %c10 step %c4 {
      %5 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg1)
      %subview = memref.subview %0[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %2[%arg1] [%5] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %6 = vector.create_mask %5 : vector<4xi1>
      %7 = vector.transfer_read %subview[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %8 = vector.transfer_read %subview_0[%c0], %c0_i32, %6 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
      %9 = arith.addi %7, %8 : vector<4xi32>
      vector.transfer_write %9, %subview_1[%c0], %6 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    }
  }
  return
}

// -----// IR Dump Before LLVMCPUVectorLowering (iree-llvmcpu-vector-lowering) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %c0_i32 = arith.constant 0 : i32
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.transfer_read %subview[%c0], %c0_i32, %4 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
    %6 = vector.transfer_read %subview_0[%c0], %c0_i32, %4 {in_bounds = [true]} : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.transfer_write %7, %subview_1[%c0], %4 {in_bounds = [true]} : vector<4xi32>, memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
  }
  return
}

// -----// IR Dump Before EraseHALDescriptorTypeFromMemRef (iree-codegen-erase-hal-descriptor-type-from-memref) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %0, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %1, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    memref.assume_alignment %2, 64 : memref<10xi32, #hal.descriptor_type<storage_buffer>>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32, #hal.descriptor_type<storage_buffer>> to memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>, #hal.descriptor_type<storage_buffer>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before LowerUKernelOpsToCalls (iree-codegen-lower-ukernel-ops-to-calls) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before LinalgExtToLoops (iree-linalg-ext-to-loops) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before MemrefCopyToLinalgPass (iree-codegen-memrefcopy-to-linalg) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before LinalgLowerToLoops (convert-linalg-to-loops) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before ConvertBf16ArithToF32 (iree-convert-bf16-arith-to-f32) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before ConvertBf16ToUInt16Buffers (iree-convert-bf16-to-uint16-buffers) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before ArithBufferize (arith-bufferize) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before FoldTensorExtractOp (iree-codegen-fold-tensor-extract-op) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before ConvertComplexToStandard (convert-complex-to-standard) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before PolynomialApproximationPass (iree-codegen-polynomial-approximation) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before HoistStaticallyBoundAllocations (iree-hoist-statically-bound-allocations) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before IREEExpandStridedMetadata (iree-codegen-expand-strided-metadata) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before CleanupBufferAllocView (iree-codegen-cleanup-buffer-alloc-view) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before LLVMCPUCheckIRBeforeLLVMConversion (iree-llvmcpu-check-ir-before-llvm-conversion) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    scf.for %arg0 = %c0 to %c10 step %c4 {
      %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
      %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
      %4 = vector.create_mask %3 : vector<4xi1>
      %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
      %7 = arith.addi %5, %6 : vector<4xi32>
      vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    }
    return
  }
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  scf.for %arg0 = %c0 to %c10 step %c4 {
    %3 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%arg0)
    %subview = memref.subview %0[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%arg0] [%3] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %4 = vector.create_mask %3 : vector<4xi1>
    %5 = vector.maskedload %subview[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %6 = vector.maskedload %subview_0[%c0], %4, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %7 = arith.addi %5, %6 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %4, %7 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  }
  return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
  %4 = arith.cmpi slt, %3, %c10 : index
  cf.cond_br %4, ^bb2, ^bb3
^bb2:  // pred: ^bb1
  %5 = affine.min affine_map<(d0) -> (-d0 + 10, 4)>(%3)
  %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %6 = vector.create_mask %5 : vector<4xi1>
  %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %9 = arith.addi %7, %8 : vector<4xi32>
  vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  %10 = arith.addi %3, %c4 : index
  cf.br ^bb1(%10 : index)
^bb3:  // pred: ^bb1
  return
}

// -----// IR Dump Before CSE (cse) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
  %4 = arith.cmpi slt, %3, %c10 : index
  cf.cond_br %4, ^bb2, ^bb3
^bb2:  // pred: ^bb1
  %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
  %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %6 = vector.create_mask %5 : vector<4xi1>
  %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %9 = arith.addi %7, %8 : vector<4xi32>
  vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  %10 = arith.addi %3, %c4 : index
  cf.br ^bb1(%10 : index)
^bb3:  // pred: ^bb1
  return
}

// -----// IR Dump Before ArithExpandOps (arith-expand) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
  %4 = arith.cmpi slt, %3, %c10 : index
  cf.cond_br %4, ^bb2, ^bb3
^bb2:  // pred: ^bb1
  %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
  %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %6 = vector.create_mask %5 : vector<4xi1>
  %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %9 = arith.addi %7, %8 : vector<4xi32>
  vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  %10 = arith.addi %3, %c4 : index
  cf.br ^bb1(%10 : index)
^bb3:  // pred: ^bb1
  return
}

// -----// IR Dump Before ExpandOps (memref-expand) //----- //
func.func @main_dispatch_0_generic_10_i32() {
  %cst = arith.constant dense<0> : vector<4xi32>
  %c4 = arith.constant 4 : index
  %c10 = arith.constant 10 : index
  %c0 = arith.constant 0 : index
  %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %0, 64 : memref<10xi32>
  %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
  memref.assume_alignment %1, 64 : memref<10xi32>
  %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
  memref.assume_alignment %2, 64 : memref<10xi32>
  cf.br ^bb1(%c0 : index)
^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
  %4 = arith.cmpi slt, %3, %c10 : index
  cf.cond_br %4, ^bb2, ^bb3
^bb2:  // pred: ^bb1
  %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
  %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
  %6 = vector.create_mask %5 : vector<4xi1>
  %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
  %9 = arith.addi %7, %8 : vector<4xi32>
  vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
  %10 = arith.addi %3, %c4 : index
  cf.br ^bb1(%10 : index)
^bb3:  // pred: ^bb1
  return
}

// -----// IR Dump Before FoldMemRefAliasOps (fold-memref-alias-ops) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    cf.br ^bb1(%c0 : index)
  ^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
    %4 = arith.cmpi slt, %3, %c10 : index
    cf.cond_br %4, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
    %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %6 = vector.create_mask %5 : vector<4xi1>
    %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %9 = arith.addi %7, %8 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    %10 = arith.addi %3, %c4 : index
    cf.br ^bb1(%10 : index)
  ^bb3:  // pred: ^bb1
    return
  }
}

// -----// IR Dump Before EmulateNarrowType (iree-codegen-emulate-narrow-type) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    cf.br ^bb1(%c0 : index)
  ^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
    %4 = arith.cmpi slt, %3, %c10 : index
    cf.cond_br %4, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
    %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %6 = vector.create_mask %5 : vector<4xi1>
    %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %9 = arith.addi %7, %8 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    %10 = arith.addi %3, %c4 : index
    cf.br ^bb1(%10 : index)
  ^bb3:  // pred: ^bb1
    return
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    cf.br ^bb1(%c0 : index)
  ^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
    %4 = arith.cmpi slt, %3, %c10 : index
    cf.cond_br %4, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
    %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %6 = vector.create_mask %5 : vector<4xi1>
    %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %9 = arith.addi %7, %8 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    %10 = arith.addi %3, %c4 : index
    cf.br ^bb1(%10 : index)
  ^bb3:  // pred: ^bb1
    return
  }
}

// -----// IR Dump Before CSE (cse) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    cf.br ^bb1(%c0 : index)
  ^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
    %4 = arith.cmpi slt, %3, %c10 : index
    cf.cond_br %4, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
    %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %6 = vector.create_mask %5 : vector<4xi1>
    %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %9 = arith.addi %7, %8 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    %10 = arith.addi %3, %c4 : index
    cf.br ^bb1(%10 : index)
  ^bb3:  // pred: ^bb1
    return
  }
}

// -----// IR Dump Before ConvertToLLVM (iree-convert-to-llvm) //----- //
module {
  func.func @main_dispatch_0_generic_10_i32() {
    %cst = arith.constant dense<0> : vector<4xi32>
    %c4 = arith.constant 4 : index
    %c10 = arith.constant 10 : index
    %c0 = arith.constant 0 : index
    %0 = hal.interface.binding.subspan set(0) binding(0) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %0, 64 : memref<10xi32>
    %1 = hal.interface.binding.subspan set(0) binding(1) type(storage_buffer) alignment(64) offset(%c0) flags(ReadOnly) : memref<10xi32>
    memref.assume_alignment %1, 64 : memref<10xi32>
    %2 = hal.interface.binding.subspan set(0) binding(2) type(storage_buffer) alignment(64) offset(%c0) : memref<10xi32>
    memref.assume_alignment %2, 64 : memref<10xi32>
    cf.br ^bb1(%c0 : index)
  ^bb1(%3: index):  // 2 preds: ^bb0, ^bb2
    %4 = arith.cmpi slt, %3, %c10 : index
    cf.cond_br %4, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %5 = affine.min affine_map<()[s0] -> (-s0 + 10, 4)>()[%3]
    %subview = memref.subview %0[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_0 = memref.subview %1[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %subview_1 = memref.subview %2[%3] [%5] [1] : memref<10xi32> to memref<?xi32, strided<[1], offset: ?>>
    %6 = vector.create_mask %5 : vector<4xi1>
    %7 = vector.maskedload %subview[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %8 = vector.maskedload %subview_0[%c0], %6, %cst : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32> into vector<4xi32>
    %9 = arith.addi %7, %8 : vector<4xi32>
    vector.maskedstore %subview_1[%c0], %6, %9 : memref<?xi32, strided<[1], offset: ?>>, vector<4xi1>, vector<4xi32>
    %10 = arith.addi %3, %c4 : index
    cf.br ^bb1(%10 : index)
  ^bb3:  // pred: ^bb1
    return
  }
}

// -----// IR Dump Before ReconcileUnrealizedCasts (reconcile-unrealized-casts) //----- //
module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
  llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(-1 : index) : i64
    %2 = llvm.mlir.constant(63 : index) : i64
    %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
    %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
    %5 = llvm.mlir.constant(4 : index) : i64
    %6 = llvm.mlir.constant(10 : index) : i64
    %7 = llvm.mlir.constant(0 : index) : i64
    %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
    %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
    %12 = llvm.and %11, %2  : i64
    %13 = llvm.icmp "eq" %12, %7 : i64
    "llvm.intr.assume"(%13) : (i1) -> ()
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
    %19 = llvm.and %18, %2  : i64
    %20 = llvm.icmp "eq" %19, %7 : i64
    "llvm.intr.assume"(%20) : (i1) -> ()
    %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
    %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
    %26 = llvm.and %25, %2  : i64
    %27 = llvm.icmp "eq" %26, %7 : i64
    "llvm.intr.assume"(%27) : (i1) -> ()
    llvm.br ^bb1(%7 : i64)
  ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
    %29 = llvm.icmp "slt" %28, %6 : i64
    llvm.cond_br %29, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %30 = llvm.mul %28, %1  : i64
    %31 = llvm.add %30, %6  : i64
    %32 = llvm.icmp "slt" %31, %5 : i64
    %33 = llvm.select %32, %31, %5 : i1, i64
    %34 = llvm.mlir.undef : vector<4xi64>
    %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
    %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
    %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
    %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %42 = llvm.add %39, %41  : vector<4xi32>
    %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
    %44 = llvm.add %28, %5  : i64
    llvm.br ^bb1(%44 : i64)
  ^bb3:  // pred: ^bb1
    llvm.return %0 : i32
  }
}

// -----// IR Dump Before LLVMCPUSynchronizeSymbolVisibility (iree-llvmcpu-synchronize-symbol-visibility) //----- //
module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
  llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(-1 : index) : i64
    %2 = llvm.mlir.constant(63 : index) : i64
    %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
    %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
    %5 = llvm.mlir.constant(4 : index) : i64
    %6 = llvm.mlir.constant(10 : index) : i64
    %7 = llvm.mlir.constant(0 : index) : i64
    %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
    %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
    %12 = llvm.and %11, %2  : i64
    %13 = llvm.icmp "eq" %12, %7 : i64
    "llvm.intr.assume"(%13) : (i1) -> ()
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
    %19 = llvm.and %18, %2  : i64
    %20 = llvm.icmp "eq" %19, %7 : i64
    "llvm.intr.assume"(%20) : (i1) -> ()
    %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
    %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
    %26 = llvm.and %25, %2  : i64
    %27 = llvm.icmp "eq" %26, %7 : i64
    "llvm.intr.assume"(%27) : (i1) -> ()
    llvm.br ^bb1(%7 : i64)
  ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
    %29 = llvm.icmp "slt" %28, %6 : i64
    llvm.cond_br %29, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %30 = llvm.mul %28, %1  : i64
    %31 = llvm.add %30, %6  : i64
    %32 = llvm.icmp "slt" %31, %5 : i64
    %33 = llvm.select %32, %31, %5 : i1, i64
    %34 = llvm.mlir.undef : vector<4xi64>
    %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
    %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
    %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
    %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %42 = llvm.add %39, %41  : vector<4xi32>
    %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
    %44 = llvm.add %28, %5  : i64
    llvm.br ^bb1(%44 : i64)
  ^bb3:  // pred: ^bb1
    llvm.return %0 : i32
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
  llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(-1 : index) : i64
    %2 = llvm.mlir.constant(63 : index) : i64
    %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
    %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
    %5 = llvm.mlir.constant(4 : index) : i64
    %6 = llvm.mlir.constant(10 : index) : i64
    %7 = llvm.mlir.constant(0 : index) : i64
    %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
    %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
    %12 = llvm.and %11, %2  : i64
    %13 = llvm.icmp "eq" %12, %7 : i64
    "llvm.intr.assume"(%13) : (i1) -> ()
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
    %19 = llvm.and %18, %2  : i64
    %20 = llvm.icmp "eq" %19, %7 : i64
    "llvm.intr.assume"(%20) : (i1) -> ()
    %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
    %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
    %26 = llvm.and %25, %2  : i64
    %27 = llvm.icmp "eq" %26, %7 : i64
    "llvm.intr.assume"(%27) : (i1) -> ()
    llvm.br ^bb1(%7 : i64)
  ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
    %29 = llvm.icmp "slt" %28, %6 : i64
    llvm.cond_br %29, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %30 = llvm.mul %28, %1  : i64
    %31 = llvm.add %30, %6  : i64
    %32 = llvm.icmp "slt" %31, %5 : i64
    %33 = llvm.select %32, %31, %5 : i1, i64
    %34 = llvm.mlir.undef : vector<4xi64>
    %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
    %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
    %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
    %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %42 = llvm.add %39, %41  : vector<4xi32>
    %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
    %44 = llvm.add %28, %5  : i64
    llvm.br ^bb1(%44 : i64)
  ^bb3:  // pred: ^bb1
    llvm.return %0 : i32
  }
}

// -----// IR Dump Before CSE (cse) //----- //
module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
  llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
    %0 = llvm.mlir.constant(0 : i32) : i32
    %1 = llvm.mlir.constant(-1 : index) : i64
    %2 = llvm.mlir.constant(63 : index) : i64
    %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
    %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
    %5 = llvm.mlir.constant(4 : index) : i64
    %6 = llvm.mlir.constant(10 : index) : i64
    %7 = llvm.mlir.constant(0 : index) : i64
    %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
    %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
    %12 = llvm.and %11, %2  : i64
    %13 = llvm.icmp "eq" %12, %7 : i64
    "llvm.intr.assume"(%13) : (i1) -> ()
    %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
    %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
    %19 = llvm.and %18, %2  : i64
    %20 = llvm.icmp "eq" %19, %7 : i64
    "llvm.intr.assume"(%20) : (i1) -> ()
    %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
    %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
    %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
    %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
    %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
    %26 = llvm.and %25, %2  : i64
    %27 = llvm.icmp "eq" %26, %7 : i64
    "llvm.intr.assume"(%27) : (i1) -> ()
    llvm.br ^bb1(%7 : i64)
  ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
    %29 = llvm.icmp "slt" %28, %6 : i64
    llvm.cond_br %29, ^bb2, ^bb3
  ^bb2:  // pred: ^bb1
    %30 = llvm.mul %28, %1  : i64
    %31 = llvm.add %30, %6  : i64
    %32 = llvm.icmp "slt" %31, %5 : i64
    %33 = llvm.select %32, %31, %5 : i1, i64
    %34 = llvm.mlir.undef : vector<4xi64>
    %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
    %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
    %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
    %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
    %42 = llvm.add %39, %41  : vector<4xi32>
    %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
    llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
    %44 = llvm.add %28, %5  : i64
    llvm.br ^bb1(%44 : i64)
  ^bb3:  // pred: ^bb1
    llvm.return %0 : i32
  }
}

// -----// IR Dump Before AddFastMathFlags (iree-codegen-add-fast-math-flags) //----- //
llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
  %0 = llvm.mlir.constant(0 : i32) : i32
  %1 = llvm.mlir.constant(-1 : index) : i64
  %2 = llvm.mlir.constant(63 : index) : i64
  %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
  %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
  %5 = llvm.mlir.constant(4 : index) : i64
  %6 = llvm.mlir.constant(10 : index) : i64
  %7 = llvm.mlir.constant(0 : index) : i64
  %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
  %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
  %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
  %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
  %12 = llvm.and %11, %2  : i64
  %13 = llvm.icmp "eq" %12, %7 : i64
  "llvm.intr.assume"(%13) : (i1) -> ()
  %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
  %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
  %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
  %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
  %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
  %19 = llvm.and %18, %2  : i64
  %20 = llvm.icmp "eq" %19, %7 : i64
  "llvm.intr.assume"(%20) : (i1) -> ()
  %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
  %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
  %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
  %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
  %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
  %26 = llvm.and %25, %2  : i64
  %27 = llvm.icmp "eq" %26, %7 : i64
  "llvm.intr.assume"(%27) : (i1) -> ()
  llvm.br ^bb1(%7 : i64)
^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
  %29 = llvm.icmp "slt" %28, %6 : i64
  llvm.cond_br %29, ^bb2, ^bb3
^bb2:  // pred: ^bb1
  %30 = llvm.mul %28, %1  : i64
  %31 = llvm.add %30, %6  : i64
  %32 = llvm.icmp "slt" %31, %5 : i64
  %33 = llvm.select %32, %31, %5 : i1, i64
  %34 = llvm.mlir.undef : vector<4xi64>
  %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
  %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
  %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
  %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
  %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
  %42 = llvm.add %39, %41  : vector<4xi32>
  %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
  llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
  %44 = llvm.add %28, %5  : i64
  llvm.br ^bb1(%44 : i64)
^bb3:  // pred: ^bb1
  llvm.return %0 : i32
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::(anonymous namespace)::ConvertToHALPass (iree-hal-conversion) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %0 = stream.tensor.import %arg0 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %1 = stream.tensor.import %arg1 : !hal.buffer_view -> tensor<10xi32> in !stream.resource<external>{%c40}
    %2 = stream.resource.alloc uninitialized : !stream.resource<external>{%c40}
    %3 = stream.cmd.execute with(%0 as %arg2: !stream.resource<external>{%c40}, %1 as %arg3: !stream.resource<external>{%c40}, %2 as %arg4: !stream.resource<external>{%c40}) {
      stream.cmd.dispatch @main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32 {
        ro %arg2[%c0 for %c40] : !stream.resource<external>{%c40},
        ro %arg3[%c0 for %c40] : !stream.resource<external>{%c40},
        wo %arg4[%c0 for %c40] : !stream.resource<external>{%c40}
      } attributes {hal.interface.bindings = [#hal.interface.binding<0, 0>, #hal.interface.binding<0, 1>, #hal.interface.binding<0, 2>]}
    } => !stream.timepoint
    %4 = stream.timepoint.await %3 => %2 : !stream.resource<external>{%c40}
    %5 = stream.tensor.export %4 : tensor<10xi32> in !stream.resource<external>{%c40} -> !hal.buffer_view
    return %5 : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::FixupLegacySyncPass (iree-hal-fixup-legacy-sync) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %device_1 = hal.ex.shared_device : !hal.device
    %allocator_2 = hal.device.allocator<%device_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %device_3 = hal.ex.shared_device : !hal.device
    %allocator_4 = hal.device.allocator<%device_3 : !hal.device> : !hal.allocator
    %c-1_i64 = arith.constant -1 : i64
    %buffer_5 = hal.allocator.allocate<%allocator_4 : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %device_6 = hal.ex.shared_device : !hal.device
    %c-1_i64_7 = arith.constant -1 : i64
    %cmd = hal.command_buffer.create device(%device_6 : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    hal.device.switch<%0 : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%0 : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      %c0_12 = arith.constant 0 : index
      %c1 = arith.constant 1 : index
      %c2 = arith.constant 2 : index
      %c0_13 = arith.constant 0 : index
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0_13] bindings([
        %c0_12 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_5 : !hal.buffer)[%c0, %c40]
      ])
      %c1_14 = arith.constant 1 : index
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1_14, %c1_14, %c1_14])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device_6 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device_6 : !hal.device> affinity(%c-1_i64_7) wait(%1) signal(%fence) commands([%cmd])
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %c10_8 = arith.constant 10 : index
    %c0_9 = arith.constant 0 : index
    %c268435488_i32_10 = arith.constant 268435488 : i32
    %c1_i32_11 = arith.constant 1 : i32
    %view = hal.buffer_view.create buffer(%buffer_5 : !hal.buffer)[%c0_9, %c40] shape([%c10_8]) type(%c268435488_i32_10) encoding(%c1_i32_11) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    %device_1 = hal.ex.shared_device : !hal.device
    %allocator_2 = hal.device.allocator<%device_1 : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator_2 : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %device_3 = hal.ex.shared_device : !hal.device
    %allocator_4 = hal.device.allocator<%device_3 : !hal.device> : !hal.allocator
    %c-1_i64 = arith.constant -1 : i64
    %buffer_5 = hal.allocator.allocate<%allocator_4 : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %device_6 = hal.ex.shared_device : !hal.device
    %c-1_i64_7 = arith.constant -1 : i64
    %cmd = hal.command_buffer.create device(%device_6 : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    hal.device.switch<%0 : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%0 : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      %c0_12 = arith.constant 0 : index
      %c1 = arith.constant 1 : index
      %c2 = arith.constant 2 : index
      %c0_13 = arith.constant 0 : index
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0_13] bindings([
        %c0_12 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_5 : !hal.buffer)[%c0, %c40]
      ])
      %c1_14 = arith.constant 1 : index
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1_14, %c1_14, %c1_14])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device_6 : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device_6 : !hal.device> affinity(%c-1_i64_7) wait(%1) signal(%fence) commands([%cmd])
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %c10_8 = arith.constant 10 : index
    %c0_9 = arith.constant 0 : index
    %c268435488_i32_10 = arith.constant 268435488 : i32
    %c1_i32_11 = arith.constant 1 : i32
    %view = hal.buffer_view.create buffer(%buffer_5 : !hal.buffer)[%c0_9, %c40] shape([%c10_8]) type(%c268435488_i32_10) encoding(%c1_i32_11) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %c-1_i64 = arith.constant -1 : i64
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    hal.device.switch<%0 : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%0 : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      %c1 = arith.constant 1 : index
      %c2 = arith.constant 2 : index
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
    %c-1_i32 = arith.constant -1 : i32
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
    %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
    hal.return
  }
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::LinkExecutablesPass (iree-hal-link-executables) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::LinkTargetExecutablesPass (iree-hal-link-target-executables) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before LLVMCPULinkExecutables (iree-llvmcpu-link-executables) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
hal.executable private @main_dispatch_0 {
  hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
    hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<CPUDoubleTilingExpert>} {
    ^bb0(%arg0: !hal.device):
      %c1 = arith.constant 1 : index
      hal.return %c1, %c1, %c1 : index, index, index
    }
    builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
      llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
        %0 = llvm.mlir.constant(0 : i32) : i32
        %1 = llvm.mlir.constant(-1 : index) : i64
        %2 = llvm.mlir.constant(63 : index) : i64
        %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
        %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
        %5 = llvm.mlir.constant(4 : index) : i64
        %6 = llvm.mlir.constant(10 : index) : i64
        %7 = llvm.mlir.constant(0 : index) : i64
        %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
        %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
        %12 = llvm.and %11, %2  : i64
        %13 = llvm.icmp "eq" %12, %7 : i64
        "llvm.intr.assume"(%13) : (i1) -> ()
        %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
        %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
        %19 = llvm.and %18, %2  : i64
        %20 = llvm.icmp "eq" %19, %7 : i64
        "llvm.intr.assume"(%20) : (i1) -> ()
        %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
        %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
        %26 = llvm.and %25, %2  : i64
        %27 = llvm.icmp "eq" %26, %7 : i64
        "llvm.intr.assume"(%27) : (i1) -> ()
        llvm.br ^bb1(%7 : i64)
      ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
        %29 = llvm.icmp "slt" %28, %6 : i64
        llvm.cond_br %29, ^bb2, ^bb3
      ^bb2:  // pred: ^bb1
        %30 = llvm.mul %28, %1  : i64
        %31 = llvm.add %30, %6  : i64
        %32 = llvm.icmp "slt" %31, %5 : i64
        %33 = llvm.select %32, %31, %5 : i1, i64
        %34 = llvm.mlir.undef : vector<4xi64>
        %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
        %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
        %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
        %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
        %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
        %42 = llvm.add %39, %41  : vector<4xi32>
        %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
        %44 = llvm.add %28, %5  : i64
        llvm.br ^bb1(%44 : i64)
      ^bb3:  // pred: ^bb1
        llvm.return %0 : i32
      }
    }
  }
}

// -----// IR Dump Before LLVMCPUAssignConstantOrdinals (iree-llvmcpu-assign-constant-ordinals) //----- //
hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
  hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<CPUDoubleTilingExpert>} {
  ^bb0(%arg0: !hal.device):
    %c1 = arith.constant 1 : index
    hal.return %c1, %c1, %c1 : index, index, index
  }
  builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
    llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
      %0 = llvm.mlir.constant(0 : i32) : i32
      %1 = llvm.mlir.constant(-1 : index) : i64
      %2 = llvm.mlir.constant(63 : index) : i64
      %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
      %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
      %5 = llvm.mlir.constant(4 : index) : i64
      %6 = llvm.mlir.constant(10 : index) : i64
      %7 = llvm.mlir.constant(0 : index) : i64
      %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
      %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
      %12 = llvm.and %11, %2  : i64
      %13 = llvm.icmp "eq" %12, %7 : i64
      "llvm.intr.assume"(%13) : (i1) -> ()
      %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
      %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
      %19 = llvm.and %18, %2  : i64
      %20 = llvm.icmp "eq" %19, %7 : i64
      "llvm.intr.assume"(%20) : (i1) -> ()
      %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
      %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
      %26 = llvm.and %25, %2  : i64
      %27 = llvm.icmp "eq" %26, %7 : i64
      "llvm.intr.assume"(%27) : (i1) -> ()
      llvm.br ^bb1(%7 : i64)
    ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
      %29 = llvm.icmp "slt" %28, %6 : i64
      llvm.cond_br %29, ^bb2, ^bb3
    ^bb2:  // pred: ^bb1
      %30 = llvm.mul %28, %1  : i64
      %31 = llvm.add %30, %6  : i64
      %32 = llvm.icmp "slt" %31, %5 : i64
      %33 = llvm.select %32, %31, %5 : i1, i64
      %34 = llvm.mlir.undef : vector<4xi64>
      %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
      %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
      %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
      %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
      %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
      %42 = llvm.add %39, %41  : vector<4xi32>
      %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
      %44 = llvm.add %28, %5  : i64
      llvm.br ^bb1(%44 : i64)
    ^bb3:  // pred: ^bb1
      llvm.return %0 : i32
    }
  }
}

// -----// IR Dump Before LLVMCPUAssignImportOrdinals (iree-llvmcpu-assign-import-ordinals) //----- //
hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
  hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<CPUDoubleTilingExpert>} {
  ^bb0(%arg0: !hal.device):
    %c1 = arith.constant 1 : index
    hal.return %c1, %c1, %c1 : index, index, index
  }
  builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
    llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
      %0 = llvm.mlir.constant(0 : i32) : i32
      %1 = llvm.mlir.constant(-1 : index) : i64
      %2 = llvm.mlir.constant(63 : index) : i64
      %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
      %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
      %5 = llvm.mlir.constant(4 : index) : i64
      %6 = llvm.mlir.constant(10 : index) : i64
      %7 = llvm.mlir.constant(0 : index) : i64
      %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
      %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
      %12 = llvm.and %11, %2  : i64
      %13 = llvm.icmp "eq" %12, %7 : i64
      "llvm.intr.assume"(%13) : (i1) -> ()
      %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
      %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
      %19 = llvm.and %18, %2  : i64
      %20 = llvm.icmp "eq" %19, %7 : i64
      "llvm.intr.assume"(%20) : (i1) -> ()
      %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
      %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
      %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
      %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
      %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
      %26 = llvm.and %25, %2  : i64
      %27 = llvm.icmp "eq" %26, %7 : i64
      "llvm.intr.assume"(%27) : (i1) -> ()
      llvm.br ^bb1(%7 : i64)
    ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
      %29 = llvm.icmp "slt" %28, %6 : i64
      llvm.cond_br %29, ^bb2, ^bb3
    ^bb2:  // pred: ^bb1
      %30 = llvm.mul %28, %1  : i64
      %31 = llvm.add %30, %6  : i64
      %32 = llvm.icmp "slt" %31, %5 : i64
      %33 = llvm.select %32, %31, %5 : i1, i64
      %34 = llvm.mlir.undef : vector<4xi64>
      %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
      %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
      %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
      %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
      %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
      %42 = llvm.add %39, %41  : vector<4xi32>
      %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
      llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
      %44 = llvm.add %28, %5  : i64
      llvm.br ^bb1(%44 : i64)
    ^bb3:  // pred: ^bb1
      llvm.return %0 : i32
    }
  }
}

// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::ResolveExportOrdinalsPass (iree-hal-resolve-export-ordinals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      hal.command_buffer.dispatch.symbol<%cmd : !hal.command_buffer> target(@main_dispatch_0::@embedded_elf_x86_64::@main_dispatch_0_generic_10_i32) workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::MaterializeResourceCachesPass (iree-hal-materialize-resource-caches) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
      %pipeline_layout = hal.pipeline_layout.lookup device(%device : !hal.device) layout(#pipeline_layout) : !hal.pipeline_layout
      hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%pipeline_layout : !hal.pipeline_layout)[%c0] bindings([
        %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
        %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
        %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
      ])
      %1 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
      %exe = hal.executable.lookup device(%1 : !hal.device) executable(@main_dispatch_0) : !hal.executable
      hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%exe : !hal.executable)[0] workgroups([%c1, %c1, %c1])
      hal.return
    }
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  hal.device.switch<%device : !hal.device>
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    %1 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.return
  }
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::InlineDeviceSwitchesPass (iree-hal-inline-device-switches) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %0 = hal.device.switch<%device : !hal.device> -> !hal.executable
    #hal.device.match.executable.format<"embedded-elf-x86_64"> {
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    hal.return %exe : !hal.executable
  },
    #hal.match.always {
    %1 = util.null : !hal.executable
    hal.return %1 : !hal.executable
  }
  util.global.store %0, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::MemoizeDeviceQueriesPass (iree-hal-memoize-device-queries) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb5(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %true = arith.constant true
    cf.cond_br %true, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %0 = util.null : !hal.executable
    cf.br ^bb5(%0 : !hal.executable)
  ^bb4:  // pred: ^bb2
    util.unreachable "device not supported in the compiled configuration"
  ^bb5(%1: !hal.executable):  // 2 preds: ^bb1, ^bb3
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    cf.br ^bb3
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  ^bb3:  // pred: ^bb1
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %ok, @_device_query_0_ok : i1
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %_device_query_0_ok = util.global.load @_device_query_0_ok : i1
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb5(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %true = arith.constant true
    cf.cond_br %true, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %0 = util.null : !hal.executable
    cf.br ^bb5(%0 : !hal.executable)
  ^bb4:  // pred: ^bb2
    util.unreachable "device not supported in the compiled configuration"
  ^bb5(%1: !hal.executable):  // 2 preds: ^bb1, ^bb3
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %_device_query_0_ok = util.global.load @_device_query_0_ok : i1
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    %0 = hal.command_buffer.device<%cmd : !hal.command_buffer> : !hal.device
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    cf.br ^bb3
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  ^bb3:  // pred: ^bb1
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %1 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%1) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %ok, @_device_query_0_ok : i1
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb5(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %true = arith.constant true
    cf.cond_br %true, ^bb3, ^bb4
  ^bb3:  // pred: ^bb2
    %0 = util.null : !hal.executable
    cf.br ^bb5(%0 : !hal.executable)
  ^bb4:  // pred: ^bb2
    util.unreachable "device not supported in the compiled configuration"
  ^bb5(%1: !hal.executable):  // 2 preds: ^bb1, ^bb3
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    cf.br ^bb3
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  ^bb3:  // pred: ^bb1
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %ok, @_device_query_0_ok : i1
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  util.global.store %ok, @_device_query_0_ok : i1
  util.global.store %value, @_device_query_0 : i1
  util.initializer.return
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %_device_query_0 = util.global.load @_device_query_0 : i1
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  %_device_query_0 = util.global.load @_device_query_0 : i1
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.global.store %ok, @_device_query_0_ok : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_device_query_0_ok : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.global.store %ok, @_device_query_0_ok : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  util.global.store %value, @_device_query_0 : i1
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %device = hal.ex.shared_device : !hal.device
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::ElideRedundantCommandsPass (iree-hal-elide-redundant-commands) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c10 = arith.constant 10 : index
  %c1_i32 = arith.constant 1 : i32
  %c268435488_i32 = arith.constant 268435488 : i32
  %c0 = arith.constant 0 : index
  %c40 = arith.constant 40 : index
  %c-1_i64 = arith.constant -1 : i64
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c-1_i32 = arith.constant -1 : i32
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ConvertAffineToStandard (lower-affine) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  util.global.store %value, @_device_query_0 : i1
  util.initializer.return
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer.return
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %device = hal.ex.shared_device : !hal.device
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %device = hal.ex.shared_device : !hal.device
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer.return
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c10 = arith.constant 10 : index
  %c1_i32 = arith.constant 1 : i32
  %c268435488_i32 = arith.constant 268435488 : i32
  %c0 = arith.constant 0 : index
  %c40 = arith.constant 40 : index
  %c-1_i64 = arith.constant -1 : i64
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c-1_i32 = arith.constant -1 : i32
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before CombineInitializers (iree-util-combine-initializers) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#pipeline_layout = #hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>
#translation = #iree_codegen.translation_info<CPUDoubleTilingExpert>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    util.initializer.return
  }
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.initializer.return
  }
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.initializer {
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    util.initializer.return
  }
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64, target = #executable_target_embedded_elf_x86_64_ {
      hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#pipeline_layout) attributes {translation_info = #translation} {
      ^bb0(%arg0: !hal.device):
        %c1 = arith.constant 1 : index
        hal.return %c1, %c1, %c1 : index, index, index
      }
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(-1 : index) : i64
          %2 = llvm.mlir.constant(63 : index) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
          %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
          %5 = llvm.mlir.constant(4 : index) : i64
          %6 = llvm.mlir.constant(10 : index) : i64
          %7 = llvm.mlir.constant(0 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
          %12 = llvm.and %11, %2  : i64
          %13 = llvm.icmp "eq" %12, %7 : i64
          "llvm.intr.assume"(%13) : (i1) -> ()
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
          %19 = llvm.and %18, %2  : i64
          %20 = llvm.icmp "eq" %19, %7 : i64
          "llvm.intr.assume"(%20) : (i1) -> ()
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
          %26 = llvm.and %25, %2  : i64
          %27 = llvm.icmp "eq" %26, %7 : i64
          "llvm.intr.assume"(%27) : (i1) -> ()
          llvm.br ^bb1(%7 : i64)
        ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
          %29 = llvm.icmp "slt" %28, %6 : i64
          llvm.cond_br %29, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %30 = llvm.mul %28, %1  : i64
          %31 = llvm.add %30, %6  : i64
          %32 = llvm.icmp "slt" %31, %5 : i64
          %33 = llvm.select %32, %31, %5 : i1, i64
          %34 = llvm.mlir.undef : vector<4xi64>
          %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
          %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
          %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
          %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
          %42 = llvm.add %39, %41  : vector<4xi32>
          %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
          llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
          %44 = llvm.add %28, %5  : i64
          llvm.br ^bb1(%44 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::SerializeExecutablesPass (iree-hal-serialize-executables) //----- //
hal.executable private @main_dispatch_0 {
  hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
    hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<CPUDoubleTilingExpert>} {
    ^bb0(%arg0: !hal.device):
      %c1 = arith.constant 1 : index
      hal.return %c1, %c1, %c1 : index, index, index
    }
    builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
      llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
        %0 = llvm.mlir.constant(0 : i32) : i32
        %1 = llvm.mlir.constant(-1 : index) : i64
        %2 = llvm.mlir.constant(63 : index) : i64
        %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
        %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
        %5 = llvm.mlir.constant(4 : index) : i64
        %6 = llvm.mlir.constant(10 : index) : i64
        %7 = llvm.mlir.constant(0 : index) : i64
        %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
        %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
        %12 = llvm.and %11, %2  : i64
        %13 = llvm.icmp "eq" %12, %7 : i64
        "llvm.intr.assume"(%13) : (i1) -> ()
        %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
        %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
        %19 = llvm.and %18, %2  : i64
        %20 = llvm.icmp "eq" %19, %7 : i64
        "llvm.intr.assume"(%20) : (i1) -> ()
        %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
        %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
        %26 = llvm.and %25, %2  : i64
        %27 = llvm.icmp "eq" %26, %7 : i64
        "llvm.intr.assume"(%27) : (i1) -> ()
        llvm.br ^bb1(%7 : i64)
      ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
        %29 = llvm.icmp "slt" %28, %6 : i64
        llvm.cond_br %29, ^bb2, ^bb3
      ^bb2:  // pred: ^bb1
        %30 = llvm.mul %28, %1  : i64
        %31 = llvm.add %30, %6  : i64
        %32 = llvm.icmp "slt" %31, %5 : i64
        %33 = llvm.select %32, %31, %5 : i1, i64
        %34 = llvm.mlir.undef : vector<4xi64>
        %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
        %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
        %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
        %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
        %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
        %42 = llvm.add %39, %41  : vector<4xi32>
        %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
        %44 = llvm.add %28, %5  : i64
        llvm.br ^bb1(%44 : i64)
      ^bb3:  // pred: ^bb1
        llvm.return %0 : i32
      }
    }
  }
}

// -----// IR Dump Before mlir::iree_compiler::IREE::HAL::SerializeTargetExecutablesPass (iree-hal-serialize-target-executables) //----- //
hal.executable private @main_dispatch_0 {
  hal.executable.variant public @embedded_elf_x86_64, target = <"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}> {
    hal.executable.export public @main_dispatch_0_generic_10_i32 ordinal(0) layout(#hal.pipeline.layout<push_constants = 0, sets = [<0, bindings = [<0, storage_buffer, ReadOnly>, <1, storage_buffer, ReadOnly>, <2, storage_buffer>]>]>) attributes {translation_info = #iree_codegen.translation_info<CPUDoubleTilingExpert>} {
    ^bb0(%arg0: !hal.device):
      %c1 = arith.constant 1 : index
      hal.return %c1, %c1, %c1 : index, index, index
    }
    builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
      llvm.func @main_dispatch_0_generic_10_i32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias}) -> i32 {
        %0 = llvm.mlir.constant(0 : i32) : i32
        %1 = llvm.mlir.constant(-1 : index) : i64
        %2 = llvm.mlir.constant(63 : index) : i64
        %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi64>) : vector<4xi64>
        %4 = llvm.mlir.constant(dense<0> : vector<4xi32>) : vector<4xi32>
        %5 = llvm.mlir.constant(4 : index) : i64
        %6 = llvm.mlir.constant(10 : index) : i64
        %7 = llvm.mlir.constant(0 : index) : i64
        %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
        %11 = llvm.ptrtoint %10 : !llvm.ptr to i64
        %12 = llvm.and %11, %2  : i64
        %13 = llvm.icmp "eq" %12, %7 : i64
        "llvm.intr.assume"(%13) : (i1) -> ()
        %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %16 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
        %18 = llvm.ptrtoint %17 : !llvm.ptr to i64
        %19 = llvm.and %18, %2  : i64
        %20 = llvm.icmp "eq" %19, %7 : i64
        "llvm.intr.assume"(%20) : (i1) -> ()
        %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
        %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
        %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
        %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
        %25 = llvm.ptrtoint %24 : !llvm.ptr to i64
        %26 = llvm.and %25, %2  : i64
        %27 = llvm.icmp "eq" %26, %7 : i64
        "llvm.intr.assume"(%27) : (i1) -> ()
        llvm.br ^bb1(%7 : i64)
      ^bb1(%28: i64):  // 2 preds: ^bb0, ^bb2
        %29 = llvm.icmp "slt" %28, %6 : i64
        llvm.cond_br %29, ^bb2, ^bb3
      ^bb2:  // pred: ^bb1
        %30 = llvm.mul %28, %1  : i64
        %31 = llvm.add %30, %6  : i64
        %32 = llvm.icmp "slt" %31, %5 : i64
        %33 = llvm.select %32, %31, %5 : i1, i64
        %34 = llvm.mlir.undef : vector<4xi64>
        %35 = llvm.insertelement %33, %34[%0 : i32] : vector<4xi64>
        %36 = llvm.shufflevector %35, %34 [0, 0, 0, 0] : vector<4xi64> 
        %37 = llvm.icmp "sgt" %36, %3 : vector<4xi64>
        %38 = llvm.getelementptr %10[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %39 = llvm.intr.masked.load %38, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
        %40 = llvm.getelementptr %17[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        %41 = llvm.intr.masked.load %40, %37, %4 {alignment = 4 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi32>) -> vector<4xi32>
        %42 = llvm.add %39, %41  : vector<4xi32>
        %43 = llvm.getelementptr %24[%28] : (!llvm.ptr, i64) -> !llvm.ptr, i32
        llvm.intr.masked.store %42, %43, %37 {alignment = 4 : i32} : vector<4xi32>, vector<4xi1> into !llvm.ptr
        %44 = llvm.add %28, %5  : i64
        llvm.br ^bb1(%44 : i64)
      ^bb3:  // pred: ^bb1
        llvm.return %0 : i32
      }
    }
  }
}

// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %device_0 = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device_0 : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device_1 = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device_1 : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device_2 = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device_2 : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FixedPointIterator (iree-util-fixed-point-iterator) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %device_0 = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device_0 : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device_1 = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device_1 : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device_2 = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device_2 : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %device_0 = hal.ex.shared_device : !hal.device
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device_0 : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %device_1 = hal.ex.shared_device : !hal.device
    %pipeline_layout = hal.pipeline_layout.create device(%device_1 : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %device_2 = hal.ex.shared_device : !hal.device
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device_2 : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    cf.br ^bb4
  ^bb4:  // pred: ^bb3
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    util.global.store %value, @_device_query_0 : i1
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    %_device_query_0 = util.global.load @_device_query_0 : i1
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  util.global.store %value, @_device_query_0 : i1
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %_descriptor_set_layout_0 = util.global.load @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%_descriptor_set_layout_0]) : !hal.pipeline_layout
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  %_device_query_0 = util.global.load @_device_query_0 : i1
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c10 = arith.constant 10 : index
  %c1_i32 = arith.constant 1 : i32
  %c268435488_i32 = arith.constant 268435488 : i32
  %c0 = arith.constant 0 : index
  %c40 = arith.constant 40 : index
  %c-1_i64 = arith.constant -1 : i64
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index
  %c-1_i32 = arith.constant -1 : i32
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_descriptor_set_layout_0 : !hal.descriptor_set_layout
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %descriptor_set_layout, @_descriptor_set_layout_0 : !hal.descriptor_set_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before IPO (iree-util-ipo) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], iree.fixedpoint.iteration = 0 : index} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before Inliner (inline) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SCFForLoopCanonicalization (scf-for-loop-canonicalization) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before LoopCoalescing (affine-loop-coalescing) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ConvertAffineToStandard (lower-affine) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before LoopInvariantCodeMotion (loop-invariant-code-motion) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ArithUnsignedWhenEquivalent (arith-unsigned-when-equivalent) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SCFToControlFlow (convert-scf-to-cf) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ConvertAffineToStandard (lower-affine) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ArithUnsignedWhenEquivalent (arith-unsigned-when-equivalent) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before PropagateSubranges (iree-util-propagate-subranges) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
util.initializer {
  %device = hal.ex.shared_device : !hal.device
  %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
  %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
  %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
  util.global.store %value, @_device_query_0 : i1
  util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
  cf.cond_br %value, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
  cf.br ^bb3(%exe : !hal.executable)
^bb2:  // pred: ^bb0
  %0 = util.null : !hal.executable
  cf.br ^bb3(%0 : !hal.executable)
^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
  util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
  util.initializer.return
}

// -----// IR Dump Before SimplifyGlobalAccesses (iree-util-simplify-global-accesses) //----- //
func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
  %c-1_i32 = arith.constant -1 : i32
  %c2 = arith.constant 2 : index
  %c1 = arith.constant 1 : index
  %c-1_i64 = arith.constant -1 : i64
  %c40 = arith.constant 40 : index
  %c0 = arith.constant 0 : index
  %c268435488_i32 = arith.constant 268435488 : i32
  %c1_i32 = arith.constant 1 : i32
  %c10 = arith.constant 10 : index
  %_device_query_0 = util.global.load @_device_query_0 : i1
  %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
  %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
  hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
  %device = hal.ex.shared_device : !hal.device
  %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
  hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
  %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
  hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
  %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
  %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
  cf.cond_br %_device_query_0, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
    %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
    %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
    %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
  ])
  hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
  hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
  hal.command_buffer.finalize<%cmd : !hal.command_buffer>
  %0 = util.null : !hal.fence
  %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
  hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
  %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
  util.status.check_ok %status, "failed to wait on timepoint"
  %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
  return %view : !hal.buffer_view
^bb2:  // pred: ^bb0
  util.unreachable "device not supported in the compiled configuration"
}

// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    %c-1_i32 = arith.constant -1 : i32
    %c2 = arith.constant 2 : index
    %c1 = arith.constant 1 : index
    %c-1_i64 = arith.constant -1 : i64
    %c40 = arith.constant 40 : index
    %c0 = arith.constant 0 : index
    %c268435488_i32 = arith.constant 268435488 : i32
    %c1_i32 = arith.constant 1 : i32
    %c10 = arith.constant 10 : index
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::VM::ConversionPass (iree-vm-conversion) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu]} {
  util.global private @_device_query_0 : i1
  util.global private @_pipeline_layout_0 : !hal.pipeline_layout
  util.global private @_executable_main_dispatch_0 : !hal.executable
  util.initializer {
    %device = hal.ex.shared_device : !hal.device
    %ok, %value = hal.device.query<%device : !hal.device> key("hal.executable.format" :: "embedded-elf-x86_64") : i1, i1 = false
    %descriptor_set_layout = hal.descriptor_set_layout.create device(%device : !hal.device) flags("None") bindings([#hal.descriptor_set.binding<0, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<1, storage_buffer, ReadOnly>, #hal.descriptor_set.binding<2, storage_buffer>]) : !hal.descriptor_set_layout
    %pipeline_layout = hal.pipeline_layout.create device(%device : !hal.device) push_constants(0) layouts([%descriptor_set_layout]) : !hal.pipeline_layout
    util.global.store %value, @_device_query_0 : i1
    util.global.store %pipeline_layout, @_pipeline_layout_0 : !hal.pipeline_layout
    cf.cond_br %value, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %exe = hal.executable.create device(%device : !hal.device) target(@main_dispatch_0::@embedded_elf_x86_64) layouts([%_pipeline_layout_0]) : !hal.executable
    cf.br ^bb3(%exe : !hal.executable)
  ^bb2:  // pred: ^bb0
    %0 = util.null : !hal.executable
    cf.br ^bb3(%0 : !hal.executable)
  ^bb3(%1: !hal.executable):  // 2 preds: ^bb1, ^bb2
    util.global.store %1, @_executable_main_dispatch_0 : !hal.executable
    util.initializer.return
  }
  hal.executable private @main_dispatch_0 {
    hal.executable.binary public @embedded_elf_x86_64 attributes {data = dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>, format = "embedded-elf-x86_64", mime_type = "application/x-elf"}
  }
  func.func @main(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %c10 = arith.constant 10 : index
    %c1_i32 = arith.constant 1 : i32
    %c268435488_i32 = arith.constant 268435488 : i32
    %c0 = arith.constant 0 : index
    %c40 = arith.constant 40 : index
    %c-1_i64 = arith.constant -1 : i64
    %c1 = arith.constant 1 : index
    %c2 = arith.constant 2 : index
    %c-1_i32 = arith.constant -1 : i32
    %_device_query_0 = util.global.load @_device_query_0 : i1
    %_pipeline_layout_0 = util.global.load @_pipeline_layout_0 : !hal.pipeline_layout
    %_executable_main_dispatch_0 = util.global.load @_executable_main_dispatch_0 : !hal.executable
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("input 0") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer = hal.buffer_view.buffer<%arg0 : !hal.buffer_view> : !hal.buffer
    %device = hal.ex.shared_device : !hal.device
    %allocator = hal.device.allocator<%device : !hal.device> : !hal.allocator
    hal.buffer.assert<%buffer : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("input 1") shape([%c10]) type(%c268435488_i32) encoding(%c1_i32)
    %buffer_0 = hal.buffer_view.buffer<%arg1 : !hal.buffer_view> : !hal.buffer
    hal.buffer.assert<%buffer_0 : !hal.buffer> message("tensor") allocator(%allocator : !hal.allocator) minimum_length(%c40) type(DeviceVisible) usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage")
    %buffer_1 = hal.allocator.allocate<%allocator : !hal.allocator> affinity(%c-1_i64) type("HostVisible|DeviceVisible|DeviceLocal") usage("TransferSource|TransferTarget|Transfer|DispatchStorageRead|DispatchStorageWrite|DispatchStorage|MappingScoped|MappingAccessRandom|Mapping") : !hal.buffer{%c40}
    %cmd = hal.command_buffer.create device(%device : !hal.device) mode("OneShot|AllowInlineExecution") categories("Transfer|Dispatch") : !hal.command_buffer
    cf.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    hal.command_buffer.push_descriptor_set<%cmd : !hal.command_buffer> layout(%_pipeline_layout_0 : !hal.pipeline_layout)[%c0] bindings([
      %c0 = (%buffer : !hal.buffer)[%c0, %c40], 
      %c1 = (%buffer_0 : !hal.buffer)[%c0, %c40], 
      %c2 = (%buffer_1 : !hal.buffer)[%c0, %c40]
    ])
    hal.command_buffer.dispatch<%cmd : !hal.command_buffer> target(%_executable_main_dispatch_0 : !hal.executable)[0] workgroups([%c1, %c1, %c1])
    hal.command_buffer.execution_barrier<%cmd : !hal.command_buffer> source("Dispatch|Transfer|CommandRetire") target("CommandIssue|Dispatch|Transfer") flags("None")
    hal.command_buffer.finalize<%cmd : !hal.command_buffer>
    %0 = util.null : !hal.fence
    %fence = hal.fence.create device(%device : !hal.device) flags("None") : !hal.fence
    hal.device.queue.execute<%device : !hal.device> affinity(%c-1_i64) wait(%0) signal(%fence) commands([%cmd])
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) : i32
    util.status.check_ok %status, "failed to wait on timepoint"
    %view = hal.buffer_view.create buffer(%buffer_1 : !hal.buffer)[%c0, %c40] shape([%c10]) type(%c268435488_i32) encoding(%c1_i32) : !hal.buffer_view
    return %view : !hal.buffer_view
  ^bb2:  // pred: ^bb0
    util.unreachable "device not supported in the compiled configuration"
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::VM::HoistInlinedRodataPass (iree-vm-hoist-inlined-rodata) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.initializer {
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %buffer = vm.rodata.inline "_utf8_hal_executable_format_EAB228F999C2D3A1" {alignment = 1 : i64} : !vm.buffer = "hal.executable.format"
    %buffer_0 = vm.rodata.inline "_utf8_embedded_elf_x86_64_9FD8733DA4A6F228" {alignment = 1 : i64} : !vm.buffer = "embedded-elf-x86_64"
    %0:2 = vm.call @hal.device.query.i64(%ref, %buffer, %buffer_0) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %c1 = vm.const.i32 1
    %2 = vm.and.i32 %1, %c1 : i32
    %zero = vm.const.i32.zero
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %c1_1 = vm.const.i32 1
    %zero_2 = vm.const.i32.zero
    %zero_3 = vm.const.i32.zero
    %c7 = vm.const.i32 7
    %c1_4 = vm.const.i32 1
    %c1_5 = vm.const.i32 1
    %c7_6 = vm.const.i32 7
    %c1_7 = vm.const.i32 1
    %c2 = vm.const.i32 2
    %c7_8 = vm.const.i32 7
    %zero_9 = vm.const.i32.zero
    %ref_10 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero_2, [(%zero_3, %c7, %c1_4), (%c1_5, %c7_6, %c1_7), (%c2, %c7_8, %zero_9)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %zero_11 = vm.const.i32.zero
    %ref_12 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero_11, [%ref_10]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_12, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %buffer_13 = vm.rodata.inline "_utf8_embedded_elf_x86_64_9FD8733DA4A6F228" {alignment = 1 : i64} : !vm.buffer = "embedded-elf-x86_64"
    %null = vm.const.ref.zero : !vm.buffer
    %ref_14 = vm.call.variadic @hal.executable.create(%ref, %buffer_13, %main_dispatch_0_embedded_elf_x86_64, %null, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_14 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    %null_15 = vm.const.ref.zero : !vm.ref<!hal.executable>
    vm.br ^bb3(%null_15 : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
  vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c1_0 = vm.const.i64 1
    %c2 = vm.const.i64 2
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %buffer = vm.rodata.inline "_utf8_input_0_5FD512E67BEFDEEC" {alignment = 1 : i64} : !vm.buffer = "input 0"
    vm.call.variadic @hal.buffer_view.assert(%arg0, %buffer, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %buffer_4 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
    %c16 = vm.const.i32 16
    %c3075 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %buffer_4, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %buffer_5 = vm.rodata.inline "_utf8_input_1_1DAF04E823826B1B" {alignment = 1 : i64} : !vm.buffer = "input 1"
    vm.call.variadic @hal.buffer_view.assert(%arg1, %buffer_5, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_6 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %buffer_7 = vm.rodata.inline "_utf8_tensor_3C6209B4FD120BDC" {alignment = 1 : i64} : !vm.buffer = "tensor"
    %c16_8 = vm.const.i32 16
    %c3075_9 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_6, %buffer_7, %ref_3, %c40, %c16_8, %c3075_9) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %c50 = vm.const.i32 50
    %c150998019 = vm.const.i32 150998019
    %ref_10 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %c17 = vm.const.i32 17
    %c3 = vm.const.i32 3
    %zero_11 = vm.const.i32.zero
    %ref_12 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero_11) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %zero_13 = vm.const.i32.zero
    %zero_14 = vm.const.i32.zero
    %zero_15 = vm.const.i32.zero
    %c1_16 = vm.const.i32 1
    %c2_17 = vm.const.i32 2
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_12, %_pipeline_layout_0, %zero_13, [(%zero_14, %zero_15, %ref, %zero, %c40), (%c1_16, %zero_15, %ref_6, %zero, %c40), (%c2_17, %zero_15, %ref_10, %zero, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_18 = vm.const.i32.zero
    %c1_19 = vm.const.i32 1
    %c1_20 = vm.const.i32 1
    %c1_21 = vm.const.i32 1
    vm.call @hal.command_buffer.dispatch(%ref_12, %_executable_main_dispatch_0, %zero_18, %c1_19, %c1_20, %c1_21) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_22 = vm.const.i32.zero
    vm.call @hal.command_buffer.execution_barrier(%ref_12, %c28, %c13, %zero_22) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_12) : (!vm.ref<!hal.command_buffer>) -> ()
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_23 = vm.const.i32.zero
    %ref_24 = vm.call @hal.fence.create(%ref_2, %zero_23) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_24, [%ref_12]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_24]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_25 = vm.call.variadic @hal.buffer_view.create(%ref_10, %zero, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_25 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    %c2_26 = vm.const.i32 2
    vm.fail %c2_26, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
}

// -----// IR Dump Before mlir::iree_compiler::IREE::VM::DeduplicateRodataPass (iree-vm-deduplicate-rodata) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_0 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.initializer {
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %c1 = vm.const.i32 1
    %2 = vm.and.i32 %1, %c1 : i32
    %zero = vm.const.i32.zero
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %c1_0 = vm.const.i32 1
    %zero_1 = vm.const.i32.zero
    %zero_2 = vm.const.i32.zero
    %c7 = vm.const.i32 7
    %c1_3 = vm.const.i32 1
    %c1_4 = vm.const.i32 1
    %c7_5 = vm.const.i32 7
    %c1_6 = vm.const.i32 1
    %c2 = vm.const.i32 2
    %c7_7 = vm.const.i32 7
    %zero_8 = vm.const.i32.zero
    %ref_9 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero_1, [(%zero_2, %c7, %c1_3), (%c1_4, %c7_5, %c1_6), (%c2, %c7_7, %zero_8)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %zero_10 = vm.const.i32.zero
    %ref_11 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero_10, [%ref_9]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_11, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_0 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_0 : !vm.buffer
    %null = vm.const.ref.zero : !vm.buffer
    %ref_12 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_0, %main_dispatch_0_embedded_elf_x86_64, %null, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_12 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    %null_13 = vm.const.ref.zero : !vm.ref<!hal.executable>
    vm.br ^bb3(%null_13 : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
  vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC_1 {alignment = 1 : i64} "tensor"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c1_0 = vm.const.i64 1
    %c2 = vm.const.i64 2
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    %c16 = vm.const.i32 16
    %c3075 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %_utf8_tensor_3C6209B4FD120BDC_1 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC_1 : !vm.buffer
    %c16_5 = vm.const.i32 16
    %c3075_6 = vm.const.i32 3075
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC_1, %ref_3, %c40, %c16_5, %c3075_6) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %c50 = vm.const.i32 50
    %c150998019 = vm.const.i32 150998019
    %ref_7 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %c17 = vm.const.i32 17
    %c3 = vm.const.i32 3
    %zero_8 = vm.const.i32.zero
    %ref_9 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero_8) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %zero_10 = vm.const.i32.zero
    %zero_11 = vm.const.i32.zero
    %zero_12 = vm.const.i32.zero
    %c1_13 = vm.const.i32 1
    %c2_14 = vm.const.i32 2
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_9, %_pipeline_layout_0, %zero_10, [(%zero_11, %zero_12, %ref, %zero, %c40), (%c1_13, %zero_12, %ref_4, %zero, %c40), (%c2_14, %zero_12, %ref_7, %zero, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    %zero_15 = vm.const.i32.zero
    %c1_16 = vm.const.i32 1
    %c1_17 = vm.const.i32 1
    %c1_18 = vm.const.i32 1
    vm.call @hal.command_buffer.dispatch(%ref_9, %_executable_main_dispatch_0, %zero_15, %c1_16, %c1_17, %c1_18) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    %c28 = vm.const.i32 28
    %c13 = vm.const.i32 13
    %zero_19 = vm.const.i32.zero
    vm.call @hal.command_buffer.execution_barrier(%ref_9, %c28, %c13, %zero_19) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_9) : (!vm.ref<!hal.command_buffer>) -> ()
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %zero_20 = vm.const.i32.zero
    %ref_21 = vm.call @hal.fence.create(%ref_2, %zero_20) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_21, [%ref_9]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_21]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_fail %0, "failed to wait on timepoint"
    %ref_22 = vm.call.variadic @hal.buffer_view.create(%ref_7, %zero, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_22 : !vm.ref<!hal.buffer_view>
  ^bb2:  // pred: ^bb0
    %c2_23 = vm.const.i32 2
    vm.fail %c2_23, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %c1 = vm.const.i32 1
      %2 = vm.and.i32 %1, %c1 : i32
      %zero = vm.const.i32.zero
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %c1_0 = vm.const.i32 1
      %zero_1 = vm.const.i32.zero
      %zero_2 = vm.const.i32.zero
      %c7 = vm.const.i32 7
      %c1_3 = vm.const.i32 1
      %c1_4 = vm.const.i32 1
      %c7_5 = vm.const.i32 7
      %c1_6 = vm.const.i32 1
      %c2 = vm.const.i32 2
      %c7_7 = vm.const.i32 7
      %zero_8 = vm.const.i32.zero
      %ref_9 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero_1, [(%zero_2, %c7, %c1_3), (%c1_4, %c7_5, %c1_6), (%c2, %c7_7, %zero_8)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %zero_10 = vm.const.i32.zero
      %ref_11 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero_10, [%ref_9]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_11, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_12 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %null = vm.const.ref.zero : !vm.buffer
      %ref_13 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_12, %main_dispatch_0_embedded_elf_x86_64, %null, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_13 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      %null_14 = vm.const.ref.zero : !vm.ref<!hal.executable>
      vm.br ^bb3(%null_14 : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c1_0 = vm.const.i64 1
      %c2 = vm.const.i64 2
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      %c16 = vm.const.i32 16
      %c3075 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_3C6209B4FD120BDC_5 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      %c16_6 = vm.const.i32 16
      %c3075_7 = vm.const.i32 3075
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC_5, %ref_3, %c40, %c16_6, %c3075_7) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %c50 = vm.const.i32 50
      %c150998019 = vm.const.i32 150998019
      %ref_8 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %c17 = vm.const.i32 17
      %c3 = vm.const.i32 3
      %zero_9 = vm.const.i32.zero
      %ref_10 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero_9) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %zero_11 = vm.const.i32.zero
      %zero_12 = vm.const.i32.zero
      %zero_13 = vm.const.i32.zero
      %c1_14 = vm.const.i32 1
      %c2_15 = vm.const.i32 2
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_10, %_pipeline_layout_0, %zero_11, [(%zero_12, %zero_13, %ref, %zero, %c40), (%c1_14, %zero_13, %ref_4, %zero, %c40), (%c2_15, %zero_13, %ref_8, %zero, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      %zero_16 = vm.const.i32.zero
      %c1_17 = vm.const.i32 1
      %c1_18 = vm.const.i32 1
      %c1_19 = vm.const.i32 1
      vm.call @hal.command_buffer.dispatch(%ref_10, %_executable_main_dispatch_0, %zero_16, %c1_17, %c1_18, %c1_19) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      %c28 = vm.const.i32 28
      %c13 = vm.const.i32 13
      %zero_20 = vm.const.i32.zero
      vm.call @hal.command_buffer.execution_barrier(%ref_10, %c28, %c13, %zero_20) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_10) : (!vm.ref<!hal.command_buffer>) -> ()
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %zero_21 = vm.const.i32.zero
      %ref_22 = vm.call @hal.fence.create(%ref_2, %zero_21) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_22, [%ref_10]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_22]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_fail %0, "failed to wait on timepoint"
      %ref_23 = vm.call.variadic @hal.buffer_view.create(%ref_8, %zero, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_23 : !vm.ref<!hal.buffer_view>
    ^bb2:  // pred: ^bb0
      %c2_24 = vm.const.i32 2
      vm.fail %c2_24, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_3 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %ref_4 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228_3, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_4 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %_utf8_tensor_3C6209B4FD120BDC_5 = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC_5, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_6 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_7 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_7, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_6, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_7, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_7, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_7) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_8 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_8, [%ref_7]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_8]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3(%0 : i32), ^bb2
    ^bb2:  // pred: ^bb1
      %ref_9 = vm.call.variadic @hal.buffer_view.create(%ref_6, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_9 : !vm.ref<!hal.buffer_view>
    ^bb3(%1: i32):  // pred: ^bb1
      vm.fail %1, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3(%0 : i32), ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3(%1: i32):  // pred: ^bb1
      vm.fail %1, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::VM::ResolveRodataLoadsPass (iree-vm-resolve-rodata-loads) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.initializer {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
  vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
  vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
  vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
  vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
  vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
  vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
  vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
  vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
  vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
  vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
  vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
  vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
  vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
  vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
  vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
  vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
}

// -----// IR Dump Before Inliner (inline) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
vm.initializer {
  %null = vm.const.ref.zero : !vm.ref<!hal.executable>
  %null_0 = vm.const.ref.zero : !vm.buffer
  %c2 = vm.const.i32 2
  %c7 = vm.const.i32 7
  %zero = vm.const.i32.zero
  %c1 = vm.const.i32 1
  %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
  %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
  %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
  %2 = vm.and.i32 %1, %c1 : i32
  %3 = vm.select.i32 %0#0, %2, %zero : i32
  %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
  %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
  vm.global.store.i32 %3, @_device_query_0 : i32
  vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.cond_br %3, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
  %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
  vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
^bb2:  // pred: ^bb0
  vm.br ^bb3(%null : !vm.ref<!hal.executable>)
^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
  vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.return
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
  %null = vm.const.ref.zero : !vm.ref<!hal.fence>
  %c13 = vm.const.i32 13
  %c28 = vm.const.i32 28
  %c2 = vm.const.i32 2
  %zero = vm.const.i32.zero
  %c3 = vm.const.i32 3
  %c17 = vm.const.i32 17
  %c150998019 = vm.const.i32 150998019
  %c50 = vm.const.i32 50
  %c3075 = vm.const.i32 3075
  %c16 = vm.const.i32 16
  %c10 = vm.const.i64 10
  %c1 = vm.const.i32 1
  %c268435488 = vm.const.i32 268435488
  %zero_0 = vm.const.i64.zero
  %c40 = vm.const.i64 40
  %c-1 = vm.const.i64 -1
  %c-1_1 = vm.const.i32 -1
  %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
  %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
  vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
  %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
  vm.cond_br %_device_query_0, ^bb1, ^bb4
^bb1:  // pred: ^bb0
  vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
  %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
  vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
  %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
  vm.cond_br %0, ^bb3, ^bb2
^bb2:  // pred: ^bb1
  %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
  vm.return %ref_8 : !vm.ref<!hal.buffer_view>
^bb3:  // pred: ^bb1
  vm.fail %0, "failed to wait on timepoint"
^bb4:  // pred: ^bb0
  vm.fail %c2, "device not supported in the compiled configuration"
}

// -----// IR Dump Before SymbolDCE (symbol-dce) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.ex.file.from_memory(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %access : i32, %buffer : !vm.buffer, %offset : i64, %length : i64, %flags : i32) -> !vm.ref<!hal.file>
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.allocator.import(%allocator : !vm.ref<!hal.allocator>, %try : i32, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %source : !vm.buffer, %offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer.subspan(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i64) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer.length(%buffer : !vm.ref<!hal.buffer>) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer.load(%source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %length : i32) -> i32
    vm.import private @hal.buffer.store(%value : i32, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.buffer_view.element_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.encoding_type(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.rank(%buffer_view : !vm.ref<!hal.buffer_view>) -> i32 attributes {nosideeffects}
    vm.import private @hal.buffer_view.dim(%buffer_view : !vm.ref<!hal.buffer_view>, %index : i32) -> i64 attributes {nosideeffects}
    vm.import private @hal.buffer_view.trace(%key : !vm.buffer, %operands : !vm.ref<!hal.buffer_view> ...)
    vm.import private @hal.channel.create(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %flags : i32, %id : !vm.buffer, %group : !vm.buffer, %rank : i32, %count : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.split(%channel : !vm.ref<!hal.channel>, %color : i32, %key : i32, %flags : i32) -> !vm.ref<!hal.channel> attributes {nosideeffects}
    vm.import private @hal.channel.rank_and_count(%channel : !vm.ref<!hal.channel>) -> (i32, i32) attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.begin_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>, %label : !vm.buffer)
    vm.import private @hal.command_buffer.end_debug_group(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.fill_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %pattern : i32, %pattern_length : i32)
    vm.import private @hal.command_buffer.copy_buffer(%command_buffer : !vm.ref<!hal.command_buffer>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64)
    vm.import private @hal.command_buffer.collective(%command_buffer : !vm.ref<!hal.command_buffer>, %channel : !vm.ref<!hal.channel>, %op : i32, %param : i32, %send_buffer : !vm.ref<!hal.buffer>, %send_offset : i64, %send_length : i64, %recv_buffer : !vm.ref<!hal.buffer>, %recv_offset : i64, %recv_length : i64, %element_count : i64)
    vm.import private @hal.command_buffer.push_constants(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %offset : i32, %values : i32 ...)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.command_buffer.dispatch.indirect(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroups_buffer : !vm.ref<!hal.buffer>, %workgroups_offset : i64)
    vm.import private @hal.command_buffer.execute.commands(%command_buffer : !vm.ref<!hal.command_buffer>, %commands : !vm.ref<!hal.command_buffer>, %bindings : tuple<!vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.alloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %pool : i32, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer>
    vm.import private @hal.device.queue.dealloca(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %buffer : !vm.ref<!hal.buffer>)
    vm.import private @hal.device.queue.read(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_file : !vm.ref<!hal.file>, %source_offset : i64, %target_buffer : !vm.ref<!hal.buffer>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.write(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %source_buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %target_file : !vm.ref<!hal.file>, %target_offset : i64, %length : i64, %flags : i32)
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.device.queue.flush(%device : !vm.ref<!hal.device>, %queue_affinity : i64)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.join(%fences : !vm.ref<!hal.fence> ...) -> !vm.ref<!hal.fence> attributes {nosideeffects}
    vm.import private @hal.fence.query(%fence : !vm.ref<!hal.fence>) -> i32
    vm.import private @hal.fence.signal(%fence : !vm.ref<!hal.fence>)
    vm.import private @hal.fence.fail(%fence : !vm.ref<!hal.fence>, %status : i32)
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before ApplyPatterns (iree-util-apply-patterns) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before FoldGlobals (iree-util-fold-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before FuseGlobals (iree-util-fuse-globals) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private @_device_query_0 : i32
    vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.initializer {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::VM::GlobalInitializationPass (iree-vm-global-initialization) //----- //
vm.module public @module {
  vm.global.i32 private @_device_query_0 : i32
  vm.global.ref private @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.initializer {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.br ^bb4
    ^bb4:  // pred: ^bb3
      vm.return
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump Before CSE (cse) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
    vm.export @__deinit
    vm.func private @__deinit() {
      vm.return
    }
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::VM::DropEmptyModuleInitializersPass (iree-vm-drop-empty-module-initializers) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
  vm.export @__deinit
  vm.func private @__deinit() {
    vm.return
  }
}

// -----// IR Dump Before DropCompilerHints (iree-util-drop-compiler-hints) //----- //
#executable_target_embedded_elf_x86_64_ = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "generic", cpu_features = "", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128", native_vector_size = 16 : index, target_triple = "x86_64-unknown-unknown-eabi-elf", ukernels = false}>
#device_target_llvm_cpu = #hal.device.target<"llvm-cpu", {executable_targets = [#executable_target_embedded_elf_x86_64_]}>
module attributes {hal.device.targets = [#device_target_llvm_cpu], vm.toplevel} {
  vm.module public @module {
    vm.global.i32 private mutable @_device_query_0 : i32
    vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
    vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
    vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
    vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
    vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
    vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
    vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
    vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
    vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
    vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
    vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
    vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
    vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
    vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
    vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
    vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
    vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
    vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
    vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
    vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
    vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
    vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
    vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
    vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
    vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
      %null = vm.const.ref.zero : !vm.ref<!hal.fence>
      %c13 = vm.const.i32 13
      %c28 = vm.const.i32 28
      %c2 = vm.const.i32 2
      %zero = vm.const.i32.zero
      %c3 = vm.const.i32 3
      %c17 = vm.const.i32 17
      %c150998019 = vm.const.i32 150998019
      %c50 = vm.const.i32 50
      %c3075 = vm.const.i32 3075
      %c16 = vm.const.i32 16
      %c10 = vm.const.i64 10
      %c1 = vm.const.i32 1
      %c268435488 = vm.const.i32 268435488
      %zero_0 = vm.const.i64.zero
      %c40 = vm.const.i64 40
      %c-1 = vm.const.i64 -1
      %c-1_1 = vm.const.i32 -1
      %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
      %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
      vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
      vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
      %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
      vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
      %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
      %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
      vm.cond_br %_device_query_0, ^bb1, ^bb4
    ^bb1:  // pred: ^bb0
      vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
      vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
      vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
      %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
      vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
      %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
      vm.cond_br %0, ^bb3, ^bb2
    ^bb2:  // pred: ^bb1
      %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
      vm.return %ref_8 : !vm.ref<!hal.buffer_view>
    ^bb3:  // pred: ^bb1
      vm.fail %0, "failed to wait on timepoint"
    ^bb4:  // pred: ^bb0
      vm.fail %c2, "device not supported in the compiled configuration"
    }
    vm.export @main attributes {iree.abi.stub}
    vm.export @__init
    vm.func private @__init() {
      %null = vm.const.ref.zero : !vm.ref<!hal.executable>
      %null_0 = vm.const.ref.zero : !vm.buffer
      %c2 = vm.const.i32 2
      %c7 = vm.const.i32 7
      %zero = vm.const.i32.zero
      %c1 = vm.const.i32 1
      %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
      %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
      %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
      %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
      %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
      %2 = vm.and.i32 %1, %c1 : i32
      %3 = vm.select.i32 %0#0, %2, %zero : i32
      %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
      %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
      vm.global.store.i32 %3, @_device_query_0 : i32
      vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      vm.cond_br %3, ^bb1, ^bb2
    ^bb1:  // pred: ^bb0
      %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
      %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
      %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
      vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
    ^bb2:  // pred: ^bb0
      vm.br ^bb3(%null : !vm.ref<!hal.executable>)
    ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
      vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
      vm.return
    }
  }
}


// -----// IR Dump Before mlir::iree_compiler::IREE::VM::GlobalInitializationPass (iree-vm-global-initialization) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump Before mlir::iree_compiler::IREE::VM::DropEmptyModuleInitializersPass (iree-vm-drop-empty-module-initializers) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.br ^bb4
  ^bb4:  // pred: ^bb3
    vm.return
  }
  vm.export @__deinit
  vm.func private @__deinit() {
    vm.return
  }
}

// -----// IR Dump Before Inliner (inline) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.br ^bb4
  ^bb4:  // pred: ^bb3
    vm.return
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
  %null = vm.const.ref.zero : !vm.ref<!hal.fence>
  %c13 = vm.const.i32 13
  %c28 = vm.const.i32 28
  %c2 = vm.const.i32 2
  %zero = vm.const.i32.zero
  %c3 = vm.const.i32 3
  %c17 = vm.const.i32 17
  %c150998019 = vm.const.i32 150998019
  %c50 = vm.const.i32 50
  %c3075 = vm.const.i32 3075
  %c16 = vm.const.i32 16
  %c10 = vm.const.i64 10
  %c1 = vm.const.i32 1
  %c268435488 = vm.const.i32 268435488
  %zero_0 = vm.const.i64.zero
  %c40 = vm.const.i64 40
  %c-1 = vm.const.i64 -1
  %c-1_1 = vm.const.i32 -1
  %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
  %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
  vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
  vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
  %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
  vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
  %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
  %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
  vm.cond_br %_device_query_0, ^bb1, ^bb4
^bb1:  // pred: ^bb0
  vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
  vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
  %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
  vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
  %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
  vm.cond_br %0, ^bb3, ^bb2
^bb2:  // pred: ^bb1
  %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
  vm.return %ref_8 : !vm.ref<!hal.buffer_view>
^bb3:  // pred: ^bb1
  vm.fail %0, "failed to wait on timepoint"
^bb4:  // pred: ^bb0
  vm.fail %c2, "device not supported in the compiled configuration"
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
vm.func private @__init() {
  %null = vm.const.ref.zero : !vm.ref<!hal.executable>
  %null_0 = vm.const.ref.zero : !vm.buffer
  %c2 = vm.const.i32 2
  %c7 = vm.const.i32 7
  %zero = vm.const.i32.zero
  %c1 = vm.const.i32 1
  %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
  %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
  %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
  %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
  %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
  %2 = vm.and.i32 %1, %c1 : i32
  %3 = vm.select.i32 %0#0, %2, %zero : i32
  %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
  %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
  vm.global.store.i32 %3, @_device_query_0 : i32
  vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.cond_br %3, ^bb1, ^bb2
^bb1:  // pred: ^bb0
  %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
  %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
  vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
^bb2:  // pred: ^bb0
  vm.br ^bb3(%null : !vm.ref<!hal.executable>)
^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
  vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.br ^bb4
^bb4:  // pred: ^bb3
  vm.return
}

// -----// IR Dump Before CSE (cse) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump Before Canonicalizer (canonicalize) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump Before DropCompilerHints (iree-util-drop-compiler-hints) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

// -----// IR Dump Before mlir::iree_compiler::IREE::VM::OrdinalAllocationPass (iree-vm-ordinal-allocation) //----- //
vm.module public @module {
  vm.global.i32 private mutable @_device_query_0 : i32
  vm.global.ref private mutable @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
  vm.global.ref private mutable @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
  vm.rodata private @main_dispatch_0_embedded_elf_x86_64 {alignment = 16 : i64, mime_type = "application/x-elf"} dense<"0x7F454C4602010100000000000000000003003E000100000000000000000000004000000000000000D00A000000000000000000004000380007004000150013000600000004000000400000000000000040000000000000004000000000000000880100000000000088010000000000000800000000000000010000000400000000000000000000000000000000000000000000000000000028040000000000002804000000000000001000000000000001000000050000003004000000000000301400000000000030140000000000008102000000000000810200000000000000100000000000000100000006000000C006000000000000C026000000000000C0260000000000005001000000000000400900000000000000100000000000000200000006000000500700000000000050270000000000005027000000000000C000000000000000C000000000000000080000000000000052E5746404000000C006000000000000C026000000000000C02600000000000050010000000000004009000000000000010000000000000051E57464060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000012000700A016000000000000110000000000000002000000020000000000000001000000000000000000000000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279000000000000C82600000000000008000000000000007003000000000000D82600000000000008000000000000003014000000000000E02600000000000008000000000000008403000000000000E8260000000000000800000000000000A303000000000000F8260000000000000800000000000000A40300000000000000270000000000000800000000000000C02600000000000020270000000000000800000000000000D82600000000000028270000000000000800000000000000800300000000000030270000000000000800000000000000E02600000000000038270000000000000800000000000000E82600000000000040270000000000000800000000000000F0260000000000000000008000000000010000800000000002000080000000000300008000000000000000800000000000000080000000006D61696E5F64697370617463685F3000000000006D61696E5F64697370617463685F305F67656E657269635F31305F69333200002F686F6D652F762D79696E756F6C69752F636F64652F697265652F6D79746573742F6D61746D756C2E6D6C6972000000000000001400000000000000017A5200017810011B0C0708900100001C0000001C000000381000006602000000410E108602430D060361020C070800100000003C000000881200001100000000000000000000000000000000000000554889E5488B5620488B02488B4A08488B521048C7C6FCFFFFFFBF0A000000660F6F0509EFFFFF660F6F0DF1EEFFFF660F6F15D9EEFFFFEB190F1F80000000004883C6044883C7FC4883FE060F83100200004883FF0441B8040000004C0F4CC766490F6ED8660F70DB44660FEFD84C8D0CB04983C110660F6FE3660F66E1660F6FEB660F66EA660F6FF50FC6F488660F6FFB660F76F9660F76DA0FC6DFDD0F54DE0FC6ECDD0F56EB440F50C50F57DB41F6C0010F859700000041F6C0020F859C00000041F6C0040F85AC00000041F6C0080F85BA0000004C8D0CB14983C1100F57E441F6C0010F85C800000041F6C0020F85CD00000041F6C0040F85DD00000041F6C0080F85EB000000660FFEE34C8D0CB24983C11041F6C0010F85F900000041F6C0020F85FE00000041F6C0040F850901000041F6C0080F8402FFFFFFE90F010000666666662E0F1F840000000000F3410F101941F6C0020F8464FFFFFFF3410F1061040F16E30FC6E3E20F28DC41F6C0040F8454FFFFFFF3410F1061080FC6E3300FC6DC8441F6C0080F8446FFFFFFF3410F10610C0FC6E3E40FC6DC244C8D0CB14983C1100F57E441F6C0010F8438FFFFFFF3410F102141F6C0020F8433FFFFFFF3410F1069040F16EC0FC6ECE20F28E541F6C0040F8423FFFFFFF3410F1069080FC6EC300FC6E58441F6C0080F8415FFFFFFF3410F10690C0FC6ECE40FC6E524660FFEE34C8D0CB24983C11041F6C0010F8407FFFFFF66410F7E2141F6C0020F8402FFFFFF660F70DC5566410F7E590441F6C0040F84F7FEFFFF660F70DCEE66410F7E590841F6C0080F84EEFDFFFF660F70DCFF66410F7E590CE9DEFDFFFF31C05DC3CCCCCCCCCCCCCCCCCCCC31C083FF03488D0D54100000480F44C1C3000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000002D000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000800000000000000FBFFFF6F000000000100000000000000070000000000000038020000000000000800000000000000080100000000000009000000000000001800000000000000F9FFFF6F000000000B000000000000000600000000000000C8010000000000000B000000000000001800000000000000050000000000000010020000000000000A0000000000000023000000000000000400000000000000F80100000000000000000000000000000000000000000000011101250E1305030E1017B44219110112060000022E006E0E030E3A0B3B0B49133F19200B0000032400030E3E0B0B0B0000042E0111011206401831130000051D00311311011206580B590B570B000000620000000400000000000801250000002C00040000000000000030140000000000006602000002060000000600000001013600000001030000000005040430140000000000006602000001562600000005260000003F14000000000000570200000102040000696E74002D006D61696E5F64697370617463685F305F67656E657269635F31305F6933320049524545003100000002000000000066000000260000006D61696E5F64697370617463685F305F67656E657269635F31305F6933320000000000160000000200000000006600000036000000696E7400000000003D000000040019000000010101FB0E0D000101010100000001000001002D000000000000090230140000000000000105040A4B050BAD060B02D504120202000101495245450000000000000000000000000000000000000000000000000000002300000000020900502700000000000000000000000000000100000012000700A0160000000000001100000000000000002E64796E73796D002E68617368002E64796E737472002E72656C612E64796E002E726F64617461002E65685F6672616D65002E74657874002E646174612E72656C2E726F002E64796E616D6963002E72656C726F5F70616464696E67002E64656275675F616262726576002E64656275675F696E666F002E64656275675F737472002E64656275675F7075626E616D6573002E64656275675F7075627479706573002E64656275675F6C696E65002E636F6D6D656E74002E73796D746162002E7368737472746162002E7374727461620000697265655F68616C5F65786563757461626C655F6C6962726172795F7175657279005F44594E414D494300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000B0000000200000000000000C801000000000000C801000000000000300000000000000003000000010000000800000000000000180000000000000009000000050000000200000000000000F801000000000000F80100000000000018000000000000000100000000000000040000000000000004000000000000000F000000030000000200000000000000100200000000000010020000000000002300000000000000000000000000000001000000000000000000000000000000170000000400000002000000000000003802000000000000380200000000000008010000000000000100000000000000080000000000000018000000000000002100000001000000120000000000000040030000000000004003000000000000920000000000000000000000000000001000000000000000000000000000000029000000010000000200000000000000D803000000000000D80300000000000050000000000000000000000000000000080000000000000000000000000000003300000001000000060000000000000030140000000000003004000000000000810200000000000000000000000000001000000000000000000000000000000039000000010000000300000000000000C026000000000000C00600000000000090000000000000000000000000000000100000000000000000000000000000004600000006000000030000000000000050270000000000005007000000000000C0000000000000000300000000000000080000000000000010000000000000004F00000008000000030000000000000010280000000000001008000000000000F0070000000000000000000000000000010000000000000000000000000000005E0000000100000000000000000000000000000000000000100800000000000051000000000000000000000000000000010000000000000000000000000000006C000000010000000000000000000000000000000000000061080000000000006600000000000000000000000000000001000000000000000000000000000000780000000100000030000000000000000000000000000000C7080000000000002A00000000000000000000000000000001000000000000000100000000000000830000000100000000000000000000000000000000000000F108000000000000350000000000000000000000000000000100000000000000000000000000000093000000010000000000000000000000000000000000000026090000000000001A00000000000000000000000000000001000000000000000000000000000000A3000000010000000000000000000000000000000000000040090000000000004100000000000000000000000000000001000000000000000000000000000000AF000000010000003000000000000000000000000000000081090000000000000500000000000000000000000000000001000000000000000100000000000000B8000000020000000000000000000000000000000000000088090000000000004800000000000000140000000200000008000000000000001800000000000000C00000000300000000000000000000000000000000000000D009000000000000D200000000000000000000000000000001000000000000000000000000000000CA0000000300000000000000000000000000000000000000A20A0000000000002C00000000000000000000000000000001000000000000000000000000000000"> : vector<4112xi8>
  vm.rodata private @_utf8_hal_executable_format_EAB228F999C2D3A1 {alignment = 1 : i64} "hal.executable.format"
  vm.rodata private @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 {alignment = 1 : i64} "embedded-elf-x86_64"
  vm.import private @hal.ex.shared_device() -> !vm.ref<!hal.device> attributes {nosideeffects}
  vm.import private @hal.allocator.allocate(%allocator : !vm.ref<!hal.allocator>, %queue_affinity : i64, %memory_types : i32, %buffer_usage : i32, %allocation_size : i64) -> !vm.ref<!hal.buffer> attributes {minimum_version = 1 : i32}
  vm.import private @hal.buffer.assert(%buffer : !vm.ref<!hal.buffer>, %message : !vm.buffer, %allocator : !vm.ref<!hal.allocator>, %minimum_length : i64, %memory_types : i32, %buffer_usage : i32)
  vm.import private @hal.buffer_view.create(%buffer : !vm.ref<!hal.buffer>, %source_offset : i64, %source_length : i64, %element_type : i32, %encoding_type : i32, %shape : i64 ...) -> !vm.ref<!hal.buffer_view> attributes {nosideeffects}
  vm.import private @hal.buffer_view.assert(%buffer_view : !vm.ref<!hal.buffer_view>, %message : !vm.buffer, %element_type : i32, %encoding_type : i32, %shape : i64 ...)
  vm.import private @hal.buffer_view.buffer(%buffer_view : !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer> attributes {nosideeffects}
  vm.import private @hal.command_buffer.create(%device : !vm.ref<!hal.device>, %modes : i32, %command_categories : i32, %binding_capacity : i32) -> !vm.ref<!hal.command_buffer>
  vm.import private @hal.command_buffer.finalize(%command_buffer : !vm.ref<!hal.command_buffer>)
  vm.import private @hal.command_buffer.execution_barrier(%command_buffer : !vm.ref<!hal.command_buffer>, %source_stage_mask : i32, %target_stage_mask : i32, %flags : i32)
  vm.import private @hal.command_buffer.push_descriptor_set(%command_buffer : !vm.ref<!hal.command_buffer>, %pipeline_layout : !vm.ref<!hal.pipeline_layout>, %set : i32, %bindings : tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
  vm.import private @hal.command_buffer.dispatch(%command_buffer : !vm.ref<!hal.command_buffer>, %executable : !vm.ref<!hal.executable>, %entry_point : i32, %workgroup_x : i32, %workgroup_y : i32, %workgroup_z : i32)
  vm.import private @hal.descriptor_set_layout.create(%device : !vm.ref<!hal.device>, %flags : i32, %bindings : tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout> attributes {nosideeffects}
  vm.import private @hal.device.allocator(%device : !vm.ref<!hal.device>) -> !vm.ref<!hal.allocator> attributes {nosideeffects}
  vm.import private @hal.device.query.i64(%device : !vm.ref<!hal.device>, %category : !vm.buffer, %key : !vm.buffer) -> (i32, i64) attributes {nosideeffects}
  vm.import private @hal.device.queue.execute(%device : !vm.ref<!hal.device>, %queue_affinity : i64, %wait_fence : !vm.ref<!hal.fence>, %signal_fence : !vm.ref<!hal.fence>, %command_buffers : !vm.ref<!hal.command_buffer> ...)
  vm.import private @hal.executable.create(%device : !vm.ref<!hal.device>, %executable_format : !vm.buffer, %executable_data : !vm.buffer, %constants : !vm.buffer, %pipeline_layouts : !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable> attributes {nosideeffects}
  vm.import private @hal.fence.create(%device : !vm.ref<!hal.device>, %flags : i32) -> !vm.ref<!hal.fence>
  vm.import private @hal.fence.await(%timeout_millis : i32, %fences : !vm.ref<!hal.fence> ...) -> i32 attributes {vm.yield}
  vm.import private @hal.pipeline_layout.create(%device : !vm.ref<!hal.device>, %push_constants : i32, %set_layouts : !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout> attributes {nosideeffects}
  vm.rodata private @_utf8_input_0_5FD512E67BEFDEEC {alignment = 1 : i64} "input 0"
  vm.rodata private @_utf8_tensor_3C6209B4FD120BDC {alignment = 1 : i64} "tensor"
  vm.rodata private @_utf8_input_1_1DAF04E823826B1B {alignment = 1 : i64} "input 1"
  vm.func private @main(%arg0: !vm.ref<!hal.buffer_view>, %arg1: !vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer_view> {
    %null = vm.const.ref.zero : !vm.ref<!hal.fence>
    %c13 = vm.const.i32 13
    %c28 = vm.const.i32 28
    %c2 = vm.const.i32 2
    %zero = vm.const.i32.zero
    %c3 = vm.const.i32 3
    %c17 = vm.const.i32 17
    %c150998019 = vm.const.i32 150998019
    %c50 = vm.const.i32 50
    %c3075 = vm.const.i32 3075
    %c16 = vm.const.i32 16
    %c10 = vm.const.i64 10
    %c1 = vm.const.i32 1
    %c268435488 = vm.const.i32 268435488
    %zero_0 = vm.const.i64.zero
    %c40 = vm.const.i64 40
    %c-1 = vm.const.i64 -1
    %c-1_1 = vm.const.i32 -1
    %_device_query_0 = vm.global.load.i32 @_device_query_0 : i32
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %_executable_main_dispatch_0 = vm.global.load.ref @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    %_utf8_input_0_5FD512E67BEFDEEC = vm.const.ref.rodata @_utf8_input_0_5FD512E67BEFDEEC : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg0, %_utf8_input_0_5FD512E67BEFDEEC, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref = vm.call @hal.buffer_view.buffer(%arg0) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    %ref_2 = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %ref_3 = vm.call @hal.device.allocator(%ref_2) {nosideeffects} : (!vm.ref<!hal.device>) -> !vm.ref<!hal.allocator>
    %_utf8_tensor_3C6209B4FD120BDC = vm.const.ref.rodata @_utf8_tensor_3C6209B4FD120BDC : !vm.buffer
    vm.call @hal.buffer.assert(%ref, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %_utf8_input_1_1DAF04E823826B1B = vm.const.ref.rodata @_utf8_input_1_1DAF04E823826B1B : !vm.buffer
    vm.call.variadic @hal.buffer_view.assert(%arg1, %_utf8_input_1_1DAF04E823826B1B, %c268435488, %c1, [%c10]) : (!vm.ref<!hal.buffer_view>, !vm.buffer, i32, i32, i64 ...)
    %ref_4 = vm.call @hal.buffer_view.buffer(%arg1) {nosideeffects} : (!vm.ref<!hal.buffer_view>) -> !vm.ref<!hal.buffer>
    vm.call @hal.buffer.assert(%ref_4, %_utf8_tensor_3C6209B4FD120BDC, %ref_3, %c40, %c16, %c3075) : (!vm.ref<!hal.buffer>, !vm.buffer, !vm.ref<!hal.allocator>, i64, i32, i32) -> ()
    %ref_5 = vm.call @hal.allocator.allocate(%ref_3, %c-1, %c50, %c150998019, %c40) : (!vm.ref<!hal.allocator>, i64, i32, i32, i64) -> !vm.ref<!hal.buffer>
    %ref_6 = vm.call @hal.command_buffer.create(%ref_2, %c17, %c3, %zero) : (!vm.ref<!hal.device>, i32, i32, i32) -> !vm.ref<!hal.command_buffer>
    vm.cond_br %_device_query_0, ^bb1, ^bb4
  ^bb1:  // pred: ^bb0
    vm.call.variadic @hal.command_buffer.push_descriptor_set(%ref_6, %_pipeline_layout_0, %zero, [(%zero, %zero, %ref, %zero_0, %c40), (%c1, %zero, %ref_4, %zero_0, %c40), (%c2, %zero, %ref_5, %zero_0, %c40)]) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.pipeline_layout>, i32, tuple<i32, i32, !vm.ref<!hal.buffer>, i64, i64> ...)
    vm.call @hal.command_buffer.dispatch(%ref_6, %_executable_main_dispatch_0, %zero, %c1, %c1, %c1) : (!vm.ref<!hal.command_buffer>, !vm.ref<!hal.executable>, i32, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.execution_barrier(%ref_6, %c28, %c13, %zero) : (!vm.ref<!hal.command_buffer>, i32, i32, i32) -> ()
    vm.call @hal.command_buffer.finalize(%ref_6) : (!vm.ref<!hal.command_buffer>) -> ()
    %ref_7 = vm.call @hal.fence.create(%ref_2, %zero) : (!vm.ref<!hal.device>, i32) -> !vm.ref<!hal.fence>
    vm.call.variadic @hal.device.queue.execute(%ref_2, %c-1, %null, %ref_7, [%ref_6]) : (!vm.ref<!hal.device>, i64, !vm.ref<!hal.fence>, !vm.ref<!hal.fence>, !vm.ref<!hal.command_buffer> ...)
    %0 = vm.call.variadic @hal.fence.await(%c-1_1, [%ref_7]) : (i32, !vm.ref<!hal.fence> ...) -> i32
    vm.cond_br %0, ^bb3, ^bb2
  ^bb2:  // pred: ^bb1
    %ref_8 = vm.call.variadic @hal.buffer_view.create(%ref_5, %zero_0, %c40, %c268435488, %c1, [%c10]) {nosideeffects} : (!vm.ref<!hal.buffer>, i64, i64, i32, i32, i64 ...) -> !vm.ref<!hal.buffer_view>
    vm.return %ref_8 : !vm.ref<!hal.buffer_view>
  ^bb3:  // pred: ^bb1
    vm.fail %0, "failed to wait on timepoint"
  ^bb4:  // pred: ^bb0
    vm.fail %c2, "device not supported in the compiled configuration"
  }
  vm.export @main attributes {iree.abi.stub}
  vm.export @__init
  vm.func private @__init() {
    %null = vm.const.ref.zero : !vm.ref<!hal.executable>
    %null_0 = vm.const.ref.zero : !vm.buffer
    %c2 = vm.const.i32 2
    %c7 = vm.const.i32 7
    %zero = vm.const.i32.zero
    %c1 = vm.const.i32 1
    %ref = vm.call @hal.ex.shared_device() {nosideeffects} : () -> !vm.ref<!hal.device>
    %_utf8_hal_executable_format_EAB228F999C2D3A1 = vm.const.ref.rodata @_utf8_hal_executable_format_EAB228F999C2D3A1 : !vm.buffer
    %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 = vm.const.ref.rodata @_utf8_embedded_elf_x86_64_9FD8733DA4A6F228 : !vm.buffer
    %0:2 = vm.call @hal.device.query.i64(%ref, %_utf8_hal_executable_format_EAB228F999C2D3A1, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer) -> (i32, i64)
    %1 = vm.trunc.i64.i32 %0#1 : i64 -> i32
    %2 = vm.and.i32 %1, %c1 : i32
    %3 = vm.select.i32 %0#0, %2, %zero : i32
    %ref_1 = vm.call.variadic @hal.descriptor_set_layout.create(%ref, %zero, [(%zero, %c7, %c1), (%c1, %c7, %c1), (%c2, %c7, %zero)]) {nosideeffects} : (!vm.ref<!hal.device>, i32, tuple<i32, i32, i32> ...) -> !vm.ref<!hal.descriptor_set_layout>
    %ref_2 = vm.call.variadic @hal.pipeline_layout.create(%ref, %zero, [%ref_1]) {nosideeffects} : (!vm.ref<!hal.device>, i32, !vm.ref<!hal.descriptor_set_layout> ...) -> !vm.ref<!hal.pipeline_layout>
    vm.global.store.i32 %3, @_device_query_0 : i32
    vm.global.store.ref %ref_2, @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    vm.cond_br %3, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    %_pipeline_layout_0 = vm.global.load.ref @_pipeline_layout_0 : !vm.ref<!hal.pipeline_layout>
    %main_dispatch_0_embedded_elf_x86_64 = vm.const.ref.rodata @main_dispatch_0_embedded_elf_x86_64 : !vm.buffer
    %ref_3 = vm.call.variadic @hal.executable.create(%ref, %_utf8_embedded_elf_x86_64_9FD8733DA4A6F228, %main_dispatch_0_embedded_elf_x86_64, %null_0, [%_pipeline_layout_0]) {nosideeffects} : (!vm.ref<!hal.device>, !vm.buffer, !vm.buffer, !vm.buffer, !vm.ref<!hal.pipeline_layout> ...) -> !vm.ref<!hal.executable>
    vm.br ^bb3(%ref_3 : !vm.ref<!hal.executable>)
  ^bb2:  // pred: ^bb0
    vm.br ^bb3(%null : !vm.ref<!hal.executable>)
  ^bb3(%4: !vm.ref<!hal.executable>):  // 2 preds: ^bb1, ^bb2
    vm.global.store.ref %4, @_executable_main_dispatch_0 : !vm.ref<!hal.executable>
    vm.return
  }
}

