INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2 opened at Sat Nov 12 19:45:56 +0800 2022
Execute     ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.347 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.529 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.576 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.193 sec.
Execute   create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.0 
Execute   source ./serialization.prj/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution2/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_stream dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut src_buff 
Execute     set_directive_stream dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut dst_buff 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -I./. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.cpp.clang.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.cpp.clang.err.log 
Command       ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top dut -name=dut 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/clang.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.716 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/.systemc_flag -fix-errors C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.661 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/all.directive.json -fix-errors C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.115 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.335 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.382 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.643 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp -I./. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.clang.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.818 sec.
WARNING: [HLS 207-5538] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/directives.tcl:7:38)
WARNING: [HLS 207-5538] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/directives.tcl:8:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.439 seconds; current allocated memory: 1.380 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc -args  "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top.g.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc -args C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.2.m1.bc -args C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.2.m1.bc > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.575 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.576 sec.
Execute       run_link_or_opt -opt -out C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.993 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.997 sec.
Execute       run_link_or_opt -out C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.4.m2.bc -args C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.4.m2.bc > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.5.gdce.bc > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.378 sec.
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'rrr_1'. (top.cpp:43:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:113:23)
WARNING: [HLS 214-327] Dependence pragma in loop 'VITIS_LOOP_113_2' (top.cpp:113:23) is removed because the loop is unrolled completely (top.cpp:114:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_2' (top.cpp:113:23) in function 'dut' completely with a factor of 7 (top.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'string_2' due to pipeline pragma (top.cpp:38:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tmp' due to pipeline pragma (top.cpp:38:9)
INFO: [HLS 214-248] Applying array_partition to 'string_2': Cyclic partitioning with factor 4 on dimension 1. (top.cpp:25:7)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Complete partitioning on dimension 1. (top.cpp:30:7)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/../../../kernel.xml -> C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.325 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.380 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.0.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.172 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.1.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.016 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.2.prechk.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 1.380 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.g.1.bc to C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.1.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'dut' automatically.
Command         transform done; 1.229 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.1.tmp.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:131:9) to (top.cpp:155:3) in function 'dut'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:30:7) to (top.cpp:37:19) in function 'dut'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 1.380 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.2.bc -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'int_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'int_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'double_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'double_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_pos_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_pos_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_2.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_2.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'string_2.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'int_1' (top.cpp:55:39)
INFO: [HLS 200-472] Inferring partial write operation for 'int_2' (top.cpp:58:39)
INFO: [HLS 200-472] Inferring partial write operation for 'double_1' (top.cpp:64:42)
INFO: [HLS 200-472] Inferring partial write operation for 'double_2' (top.cpp:67:42)
INFO: [HLS 200-472] Inferring partial write operation for 'string_pos_1' (top.cpp:80:29)
INFO: [HLS 200-472] Inferring partial write operation for 'string_pos_1' (top.cpp:81:29)
INFO: [HLS 200-472] Inferring partial write operation for 'string_pos_2' (top.cpp:97:26)
INFO: [HLS 200-472] Inferring partial write operation for 'string_pos_2' (top.cpp:98:26)
INFO: [HLS 200-472] Inferring partial write operation for 'string_1' (top.cpp:109:28)
INFO: [HLS 200-472] Inferring partial write operation for 'string_2' (top.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'string_2' (top.cpp:117:28)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.10' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.9' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.8' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.7' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.6' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.5' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.4' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.3' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.2' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp.1' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'tmp' (top.cpp:30).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.3' (top.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.2' (top.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2.1' (top.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'string_2' (top.cpp:25).
Command         transform done; 2.665 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.669 seconds; current allocated memory: 1.380 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.238 sec.
Command     elaborate done; 17.089 sec.
Execute     ap_eval exec zip -j C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute       ap_set_top_model dut 
Execute       get_model_list dut -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dut 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_125_3 
Execute       preproc_iomode -model dut_Pipeline_VITIS_LOOP_37_1 
Execute       preproc_iomode -model dut_Pipeline_8 
Execute       preproc_iomode -model dut_Pipeline_7 
Execute       preproc_iomode -model dut_Pipeline_6 
Execute       preproc_iomode -model dut_Pipeline_5 
Execute       preproc_iomode -model dut_Pipeline_4 
Execute       preproc_iomode -model dut_Pipeline_3 
Execute       preproc_iomode -model dut_Pipeline_2 
Execute       preproc_iomode -model dut_Pipeline_1 
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: dut_Pipeline_1 dut_Pipeline_2 dut_Pipeline_3 dut_Pipeline_4 dut_Pipeline_5 dut_Pipeline_6 dut_Pipeline_7 dut_Pipeline_8 dut_Pipeline_VITIS_LOOP_37_1 dut_Pipeline_VITIS_LOOP_125_3 dut
INFO-FLOW: Configuring Module : dut_Pipeline_1 ...
Execute       set_default_model dut_Pipeline_1 
Execute       apply_spec_resource_limit dut_Pipeline_1 
INFO-FLOW: Configuring Module : dut_Pipeline_2 ...
Execute       set_default_model dut_Pipeline_2 
Execute       apply_spec_resource_limit dut_Pipeline_2 
INFO-FLOW: Configuring Module : dut_Pipeline_3 ...
Execute       set_default_model dut_Pipeline_3 
Execute       apply_spec_resource_limit dut_Pipeline_3 
INFO-FLOW: Configuring Module : dut_Pipeline_4 ...
Execute       set_default_model dut_Pipeline_4 
Execute       apply_spec_resource_limit dut_Pipeline_4 
INFO-FLOW: Configuring Module : dut_Pipeline_5 ...
Execute       set_default_model dut_Pipeline_5 
Execute       apply_spec_resource_limit dut_Pipeline_5 
INFO-FLOW: Configuring Module : dut_Pipeline_6 ...
Execute       set_default_model dut_Pipeline_6 
Execute       apply_spec_resource_limit dut_Pipeline_6 
INFO-FLOW: Configuring Module : dut_Pipeline_7 ...
Execute       set_default_model dut_Pipeline_7 
Execute       apply_spec_resource_limit dut_Pipeline_7 
INFO-FLOW: Configuring Module : dut_Pipeline_8 ...
Execute       set_default_model dut_Pipeline_8 
Execute       apply_spec_resource_limit dut_Pipeline_8 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_37_1 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : dut_Pipeline_VITIS_LOOP_125_3 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_125_3 
Execute       apply_spec_resource_limit dut_Pipeline_VITIS_LOOP_125_3 
INFO-FLOW: Configuring Module : dut ...
Execute       set_default_model dut 
Execute       apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: dut_Pipeline_1 dut_Pipeline_2 dut_Pipeline_3 dut_Pipeline_4 dut_Pipeline_5 dut_Pipeline_6 dut_Pipeline_7 dut_Pipeline_8 dut_Pipeline_VITIS_LOOP_37_1 dut_Pipeline_VITIS_LOOP_125_3 dut
INFO-FLOW: Preprocessing Module: dut_Pipeline_1 ...
Execute       set_default_model dut_Pipeline_1 
Execute       cdfg_preprocess -model dut_Pipeline_1 
Execute       rtl_gen_preprocess dut_Pipeline_1 
INFO-FLOW: Preprocessing Module: dut_Pipeline_2 ...
Execute       set_default_model dut_Pipeline_2 
Execute       cdfg_preprocess -model dut_Pipeline_2 
Execute       rtl_gen_preprocess dut_Pipeline_2 
INFO-FLOW: Preprocessing Module: dut_Pipeline_3 ...
Execute       set_default_model dut_Pipeline_3 
Execute       cdfg_preprocess -model dut_Pipeline_3 
Execute       rtl_gen_preprocess dut_Pipeline_3 
INFO-FLOW: Preprocessing Module: dut_Pipeline_4 ...
Execute       set_default_model dut_Pipeline_4 
Execute       cdfg_preprocess -model dut_Pipeline_4 
Execute       rtl_gen_preprocess dut_Pipeline_4 
INFO-FLOW: Preprocessing Module: dut_Pipeline_5 ...
Execute       set_default_model dut_Pipeline_5 
Execute       cdfg_preprocess -model dut_Pipeline_5 
Execute       rtl_gen_preprocess dut_Pipeline_5 
INFO-FLOW: Preprocessing Module: dut_Pipeline_6 ...
Execute       set_default_model dut_Pipeline_6 
Execute       cdfg_preprocess -model dut_Pipeline_6 
Execute       rtl_gen_preprocess dut_Pipeline_6 
INFO-FLOW: Preprocessing Module: dut_Pipeline_7 ...
Execute       set_default_model dut_Pipeline_7 
Execute       cdfg_preprocess -model dut_Pipeline_7 
Execute       rtl_gen_preprocess dut_Pipeline_7 
INFO-FLOW: Preprocessing Module: dut_Pipeline_8 ...
Execute       set_default_model dut_Pipeline_8 
Execute       cdfg_preprocess -model dut_Pipeline_8 
Execute       rtl_gen_preprocess dut_Pipeline_8 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_37_1 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: dut_Pipeline_VITIS_LOOP_125_3 ...
Execute       set_default_model dut_Pipeline_VITIS_LOOP_125_3 
Execute       cdfg_preprocess -model dut_Pipeline_VITIS_LOOP_125_3 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_125_3 
INFO-FLOW: Preprocessing Module: dut ...
Execute       set_default_model dut 
Execute       cdfg_preprocess -model dut 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: dut_Pipeline_1 dut_Pipeline_2 dut_Pipeline_3 dut_Pipeline_4 dut_Pipeline_5 dut_Pipeline_6 dut_Pipeline_7 dut_Pipeline_8 dut_Pipeline_VITIS_LOOP_37_1 dut_Pipeline_VITIS_LOOP_125_3 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_1 
Execute       schedule -model dut_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_1.
Execute       set_default_model dut_Pipeline_1 
Execute       bind -model dut_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_2 
Execute       schedule -model dut_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_2.
Execute       set_default_model dut_Pipeline_2 
Execute       bind -model dut_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_3 
Execute       schedule -model dut_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_3.
Execute       set_default_model dut_Pipeline_3 
Execute       bind -model dut_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_4 
Execute       schedule -model dut_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_4.
Execute       set_default_model dut_Pipeline_4 
Execute       bind -model dut_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_5 
Execute       schedule -model dut_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_5.
Execute       set_default_model dut_Pipeline_5 
Execute       bind -model dut_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_6 
Execute       schedule -model dut_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_6.
Execute       set_default_model dut_Pipeline_6 
Execute       bind -model dut_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_7 
Execute       schedule -model dut_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_7.
Execute       set_default_model dut_Pipeline_7 
Execute       bind -model dut_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_8 
Execute       schedule -model dut_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_8.
Execute       set_default_model dut_Pipeline_8 
Execute       bind -model dut_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_37_1 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'VITIS_LOOP_37_1'
WARNING: [HLS 200-871] Estimated clock period (6.90719ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0ns, effective delay budget: 3.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_37_1' consists of the following:	'load' operation ('byte_idx_load_1', top.cpp:37) on local variable 'byte_idx' [474]  (0 ns)
	'add' operation ('add_ln37_1', top.cpp:37) [475]  (2.11 ns)
	'icmp' operation ('icmp_ln37_1', top.cpp:37) [476]  (2.43 ns)
	'select' operation ('select_ln37', top.cpp:37) [477]  (0.781 ns)
	'store' operation ('byte_idx_write_ln37', top.cpp:37) of variable 'select_ln37', top.cpp:37 on local variable 'byte_idx' [479]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.461 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.456 sec.
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_37_1.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_37_1 
Execute       bind -model dut_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.164 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.832 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
Command       db_write done; 0.225 sec.
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_125_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_VITIS_LOOP_125_3 
Execute       schedule -model dut_Pipeline_VITIS_LOOP_125_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_125_3'
WARNING: [HLS 200-871] Estimated clock period (4.99775ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0ns, effective delay budget: 3.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_125_3' consists of the following:	'alloca' operation ('i') [16]  (0 ns)
	'load' operation ('i', top.cpp:125) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln125', top.cpp:125) [28]  (2.11 ns)
	'store' operation ('i_1_write_ln125', top.cpp:125) of variable 'add_ln125', top.cpp:125 on local variable 'i' [189]  (1.59 ns)
	blocking operation 1.3 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.239 sec.
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.sched.adb -f 
INFO-FLOW: Finish scheduling dut_Pipeline_VITIS_LOOP_125_3.
Execute       set_default_model dut_Pipeline_VITIS_LOOP_125_3 
Execute       bind -model dut_Pipeline_VITIS_LOOP_125_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.257 sec.
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.bind.adb -f 
INFO-FLOW: Finish binding dut_Pipeline_VITIS_LOOP_125_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut 
Execute       schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.061ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0ns, effective delay budget: 3.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dut' consists of the following:	'call' operation ('_ln0') to 'dut_Pipeline_VITIS_LOOP_37_1' [47]  (4.06 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.sched.adb -f 
INFO-FLOW: Finish scheduling dut.
Execute       set_default_model dut 
Execute       bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.380 GB.
Execute       syn_report -verbosereport -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.334 sec.
Execute       db_write -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.bind.adb -f 
INFO-FLOW: Finish binding dut.
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dut_Pipeline_1 
Execute       rtl_gen_preprocess dut_Pipeline_2 
Execute       rtl_gen_preprocess dut_Pipeline_3 
Execute       rtl_gen_preprocess dut_Pipeline_4 
Execute       rtl_gen_preprocess dut_Pipeline_5 
Execute       rtl_gen_preprocess dut_Pipeline_6 
Execute       rtl_gen_preprocess dut_Pipeline_7 
Execute       rtl_gen_preprocess dut_Pipeline_8 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess dut_Pipeline_VITIS_LOOP_125_3 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: dut_Pipeline_1 dut_Pipeline_2 dut_Pipeline_3 dut_Pipeline_4 dut_Pipeline_5 dut_Pipeline_6 dut_Pipeline_7 dut_Pipeline_8 dut_Pipeline_VITIS_LOOP_37_1 dut_Pipeline_VITIS_LOOP_125_3 dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_1 
Execute       gen_rtl dut_Pipeline_1 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_1 
Execute       syn_report -csynth -model dut_Pipeline_1 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_1 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_1 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_1 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.adb 
Execute       db_write -model dut_Pipeline_1 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_1 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_2 
Execute       gen_rtl dut_Pipeline_2 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_2 
Execute       syn_report -csynth -model dut_Pipeline_2 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_2 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_2 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_2 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.adb 
Execute       db_write -model dut_Pipeline_2 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_2 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_3 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_3 
Execute       gen_rtl dut_Pipeline_3 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_3 
Execute       syn_report -csynth -model dut_Pipeline_3 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_3 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_3 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_3 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.adb 
Execute       db_write -model dut_Pipeline_3 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_3 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_4 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_4 
Execute       gen_rtl dut_Pipeline_4 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_4 
Execute       syn_report -csynth -model dut_Pipeline_4 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_4 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_4 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_4 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.adb 
Execute       db_write -model dut_Pipeline_4 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_4 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_5 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_5 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_5 
Execute       gen_rtl dut_Pipeline_5 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_5 
Execute       syn_report -csynth -model dut_Pipeline_5 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_5 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_5 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_5 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.adb 
Execute       db_write -model dut_Pipeline_5 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_5 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_6 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_6 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_6 
Execute       gen_rtl dut_Pipeline_6 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_6 
Execute       syn_report -csynth -model dut_Pipeline_6 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_6 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_6 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_6 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.adb 
Execute       db_write -model dut_Pipeline_6 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_6 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_7 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_7 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_7 
Execute       gen_rtl dut_Pipeline_7 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_7 
Execute       syn_report -csynth -model dut_Pipeline_7 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_7 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_7 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_7 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.adb 
Execute       db_write -model dut_Pipeline_7 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_7 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_8 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_8 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_8 
Execute       gen_rtl dut_Pipeline_8 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_8 
Execute       syn_report -csynth -model dut_Pipeline_8 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut_Pipeline_8 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_8 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dut_Pipeline_8 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.adb 
Execute       db_write -model dut_Pipeline_8 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_8 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_37_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_37_1'.
Command       create_rtl_model done; 0.491 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_37_1 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_37_1 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_37_1 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.163 sec.
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_37_1 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_37_1 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -model dut_Pipeline_VITIS_LOOP_37_1 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.adb 
Command       db_write done; 0.381 sec.
Execute       db_write -model dut_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_37_1 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_125_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_VITIS_LOOP_125_3 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_125_3' pipeline 'VITIS_LOOP_125_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_125_3'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.779 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_125_3 -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut_dut_Pipeline_VITIS_LOOP_125_3 
Execute       gen_rtl dut_Pipeline_VITIS_LOOP_125_3 -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut_dut_Pipeline_VITIS_LOOP_125_3 
Execute       syn_report -csynth -model dut_Pipeline_VITIS_LOOP_125_3 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_VITIS_LOOP_125_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       syn_report -rtlxml -model dut_Pipeline_VITIS_LOOP_125_3 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_Pipeline_VITIS_LOOP_125_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_VITIS_LOOP_125_3 -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.314 sec.
Execute       db_write -model dut_Pipeline_VITIS_LOOP_125_3 -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.adb 
Command       db_write done; 0.146 sec.
Execute       db_write -model dut_Pipeline_VITIS_LOOP_125_3 -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_VITIS_LOOP_125_3 -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz', 'dst_buff' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.380 GB.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut -istop -style xilinx -f -lang vhdl -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/vhdl/dut 
Execute       gen_rtl dut -istop -style xilinx -f -lang vlog -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/verilog/dut 
Execute       syn_report -csynth -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/dut_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.425 sec.
Execute       db_write -model dut -f -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.adb 
Execute       db_write -model dut -bindview -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut -p C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut 
Execute       export_constraint_db -f -tool general -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.constraint.tcl 
Execute       syn_report -designview -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.design.xml 
Command       syn_report done; 0.43 sec.
Execute       syn_report -csynthDesign -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dut -o C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dut 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: dut_Pipeline_1 dut_Pipeline_2 dut_Pipeline_3 dut_Pipeline_4 dut_Pipeline_5 dut_Pipeline_6 dut_Pipeline_7 dut_Pipeline_8 dut_Pipeline_VITIS_LOOP_37_1 dut_Pipeline_VITIS_LOOP_125_3 dut
INFO-FLOW: Handling components in module [dut_Pipeline_1] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_2] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_3] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_4] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_5] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_6] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_7] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_8] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_37_1] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component dut_add_64ns_64ns_64_2_1.
INFO-FLOW: Append model dut_add_64ns_64ns_64_2_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut_Pipeline_VITIS_LOOP_125_3] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.compgen.tcl 
INFO-FLOW: Found component dut_mux_42_8_1_1.
INFO-FLOW: Append model dut_mux_42_8_1_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dut] ... 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_int_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_int_1_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_string_pos_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_string_pos_1_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_string_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_string_1_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_string_2_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_string_2_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_gmem_m_axi.
INFO-FLOW: Append model dut_gmem_m_axi
INFO-FLOW: Found component dut_control_s_axi.
INFO-FLOW: Append model dut_control_s_axi
INFO-FLOW: Append model dut_Pipeline_1
INFO-FLOW: Append model dut_Pipeline_2
INFO-FLOW: Append model dut_Pipeline_3
INFO-FLOW: Append model dut_Pipeline_4
INFO-FLOW: Append model dut_Pipeline_5
INFO-FLOW: Append model dut_Pipeline_6
INFO-FLOW: Append model dut_Pipeline_7
INFO-FLOW: Append model dut_Pipeline_8
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model dut_Pipeline_VITIS_LOOP_125_3
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_add_64ns_64ns_64_2_1 dut_flow_control_loop_pipe_sequential_init dut_mux_42_8_1_1 dut_flow_control_loop_pipe_sequential_init dut_int_1_RAM_AUTO_1R1W dut_string_pos_1_RAM_AUTO_1R1W dut_string_1_RAM_AUTO_1R1W dut_string_2_RAM_AUTO_1R1W dut_gmem_m_axi dut_control_s_axi dut_Pipeline_1 dut_Pipeline_2 dut_Pipeline_3 dut_Pipeline_4 dut_Pipeline_5 dut_Pipeline_6 dut_Pipeline_7 dut_Pipeline_8 dut_Pipeline_VITIS_LOOP_37_1 dut_Pipeline_VITIS_LOOP_125_3 dut
INFO-FLOW: Generating C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_add_64ns_64ns_64_2_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mux_42_8_1_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_int_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_string_pos_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_string_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_string_2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_gmem_m_axi
INFO-FLOW: To file: write model dut_control_s_axi
INFO-FLOW: To file: write model dut_Pipeline_1
INFO-FLOW: To file: write model dut_Pipeline_2
INFO-FLOW: To file: write model dut_Pipeline_3
INFO-FLOW: To file: write model dut_Pipeline_4
INFO-FLOW: To file: write model dut_Pipeline_5
INFO-FLOW: To file: write model dut_Pipeline_6
INFO-FLOW: To file: write model dut_Pipeline_7
INFO-FLOW: To file: write model dut_Pipeline_8
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model dut_Pipeline_VITIS_LOOP_125_3
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/vhdl' dstVlogDir='C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/vlog' tclDir='C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_add_64ns_64ns_64_2_1
dut_flow_control_loop_pipe_sequential_init
dut_mux_42_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_int_1_RAM_AUTO_1R1W
dut_string_pos_1_RAM_AUTO_1R1W
dut_string_1_RAM_AUTO_1R1W
dut_string_2_RAM_AUTO_1R1W
dut_gmem_m_axi
dut_control_s_axi
dut_Pipeline_1
dut_Pipeline_2
dut_Pipeline_3
dut_Pipeline_4
dut_Pipeline_5
dut_Pipeline_6
dut_Pipeline_7
dut_Pipeline_8
dut_Pipeline_VITIS_LOOP_37_1
dut_Pipeline_VITIS_LOOP_125_3
dut
' expOnly='0'
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.compgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'dut_add_64ns_64ns_64_2_1_Adder_0'
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_int_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_string_pos_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_string_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_string_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.301 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.057 seconds; current allocated memory: 1.380 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_add_64ns_64ns_64_2_1
dut_flow_control_loop_pipe_sequential_init
dut_mux_42_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_int_1_RAM_AUTO_1R1W
dut_string_pos_1_RAM_AUTO_1R1W
dut_string_1_RAM_AUTO_1R1W
dut_string_2_RAM_AUTO_1R1W
dut_gmem_m_axi
dut_control_s_axi
dut_Pipeline_1
dut_Pipeline_2
dut_Pipeline_3
dut_Pipeline_4
dut_Pipeline_5
dut_Pipeline_6
dut_Pipeline_7
dut_Pipeline_8
dut_Pipeline_VITIS_LOOP_37_1
dut_Pipeline_VITIS_LOOP_125_3
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/top-io-be.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_1.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_2.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_3.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_4.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_5.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_6.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_7.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_8.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut_Pipeline_VITIS_LOOP_125_3.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/dut.constraint.tcl 
Execute       sc_get_clocks dut 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dut LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE dut LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST dut MODULE2INSTS {dut dut dut_Pipeline_1 grp_dut_Pipeline_1_fu_150 dut_Pipeline_2 grp_dut_Pipeline_2_fu_156 dut_Pipeline_3 grp_dut_Pipeline_3_fu_162 dut_Pipeline_4 grp_dut_Pipeline_4_fu_168 dut_Pipeline_5 grp_dut_Pipeline_5_fu_174 dut_Pipeline_6 grp_dut_Pipeline_6_fu_180 dut_Pipeline_7 grp_dut_Pipeline_7_fu_186 dut_Pipeline_8 grp_dut_Pipeline_8_fu_192 dut_Pipeline_VITIS_LOOP_37_1 grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204 dut_Pipeline_VITIS_LOOP_125_3 grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225} INST2MODULE {dut dut grp_dut_Pipeline_1_fu_150 dut_Pipeline_1 grp_dut_Pipeline_2_fu_156 dut_Pipeline_2 grp_dut_Pipeline_3_fu_162 dut_Pipeline_3 grp_dut_Pipeline_4_fu_168 dut_Pipeline_4 grp_dut_Pipeline_5_fu_174 dut_Pipeline_5 grp_dut_Pipeline_6_fu_180 dut_Pipeline_6 grp_dut_Pipeline_7_fu_186 dut_Pipeline_7 grp_dut_Pipeline_8_fu_192 dut_Pipeline_8 grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204 dut_Pipeline_VITIS_LOOP_37_1 grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225 dut_Pipeline_VITIS_LOOP_125_3} INSTDATA {dut {DEPTH 1 CHILDREN {grp_dut_Pipeline_1_fu_150 grp_dut_Pipeline_2_fu_156 grp_dut_Pipeline_3_fu_162 grp_dut_Pipeline_4_fu_168 grp_dut_Pipeline_5_fu_174 grp_dut_Pipeline_6_fu_180 grp_dut_Pipeline_7_fu_186 grp_dut_Pipeline_8_fu_192 grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204 grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225}} grp_dut_Pipeline_1_fu_150 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_2_fu_156 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_3_fu_162 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_4_fu_168 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_5_fu_174 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_6_fu_180 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_7_fu_186 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_8_fu_192 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_37_1_fu_204 {DEPTH 2 CHILDREN {}} grp_dut_Pipeline_VITIS_LOOP_125_3_fu_225 {DEPTH 2 CHILDREN {}}} MODULEDATA {dut_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_58_p2 SOURCE {} VARIABLE empty_42 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_58_p2 SOURCE {} VARIABLE empty_40 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_58_p2 SOURCE {} VARIABLE empty_38 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_58_p2 SOURCE {} VARIABLE empty_36 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_58_p2 SOURCE {} VARIABLE empty_34 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_58_p2 SOURCE {} VARIABLE empty_32 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_58_p2 SOURCE {} VARIABLE empty_30 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_118_p2 SOURCE {} VARIABLE empty_27 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_834_p2 SOURCE top.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U12 SOURCE top.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_987_p2 SOURCE top.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln67_fu_993_p2 SOURCE top.cpp:67 VARIABLE sub_ln67 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_1016_p2 SOURCE top.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln64_fu_1022_p2 SOURCE top.cpp:64 VARIABLE sub_ln64 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1045_p2 SOURCE top.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1051_p2 SOURCE top.cpp:58 VARIABLE sub_ln58 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1074_p2 SOURCE top.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln55_fu_1080_p2 SOURCE top.cpp:55 VARIABLE sub_ln55 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME string_1_idx_1_fu_1317_p2 SOURCE top.cpp:110 VARIABLE string_1_idx_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_1331_p2 SOURCE top.cpp:115 VARIABLE add_ln115 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_1359_p2 SOURCE top.cpp:115 VARIABLE add_ln115_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_2_fu_1383_p2 SOURCE top.cpp:115 VARIABLE add_ln115_2 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_3_fu_1407_p2 SOURCE top.cpp:115 VARIABLE add_ln115_3 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_4_fu_1431_p2 SOURCE top.cpp:115 VARIABLE add_ln115_4 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_5_fu_1447_p2 SOURCE top.cpp:115 VARIABLE add_ln115_5 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_6_fu_1463_p2 SOURCE top.cpp:115 VARIABLE add_ln115_6 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME string_2_idx_1_fu_1495_p2 SOURCE top.cpp:118 VARIABLE string_2_idx_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_fu_1135_p2 SOURCE top.cpp:98 VARIABLE sub_ln98 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_1_fu_1542_p2 SOURCE top.cpp:98 VARIABLE sub_ln98_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME string_pos_2_idx_1_fu_1577_p2 SOURCE top.cpp:102 VARIABLE string_pos_2_idx_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_id_1_fu_1151_p2 SOURCE top.cpp:103 VARIABLE row_id_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accu_length_fu_1201_p2 SOURCE top.cpp:76 VARIABLE accu_length LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_1207_p2 SOURCE top.cpp:76 VARIABLE add_ln76_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1213_p2 SOURCE top.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_fu_1227_p2 SOURCE top.cpp:81 VARIABLE sub_ln81 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln81_1_fu_1596_p2 SOURCE top.cpp:81 VARIABLE sub_ln81_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME string_pos_1_idx_1_fu_1619_p2 SOURCE top.cpp:85 VARIABLE string_pos_1_idx_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME accu_length_2_fu_1261_p2 SOURCE top.cpp:88 VARIABLE accu_length_2 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_881_p2 SOURCE top.cpp:37 VARIABLE add_ln37_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut_Pipeline_VITIS_LOOP_125_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_505_p2 SOURCE top.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U30 SOURCE top.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_591_p2 SOURCE top.cpp:135 VARIABLE add_ln135 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_597_p2 SOURCE top.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_603_p2 SOURCE top.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_609_p2 SOURCE top.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_615_p2 SOURCE top.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_621_p2 SOURCE top.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_521_p2 SOURCE top.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_561_p2 SOURCE top.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U30 SOURCE top.cpp:168 VARIABLE add_ln168_1 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_708_p2 SOURCE top.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U30 SOURCE top.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_713_p2 SOURCE top.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U30 SOURCE top.cpp:162 VARIABLE add_ln162_1 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE add PRAGMA {} RTLNAME add_64ns_64ns_64_2_1_U30 SOURCE top.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_125_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME int_1_U SOURCE top.cpp:9 VARIABLE int_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME int_2_U SOURCE top.cpp:10 VARIABLE int_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME double_1_U SOURCE top.cpp:12 VARIABLE double_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME double_2_U SOURCE top.cpp:13 VARIABLE double_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME string_pos_1_U SOURCE top.cpp:15 VARIABLE string_pos_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME string_pos_2_U SOURCE top.cpp:16 VARIABLE string_pos_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME string_1_U SOURCE top.cpp:24 VARIABLE string_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME string_2_U SOURCE top.cpp:25 VARIABLE string_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME string_2_1_U SOURCE top.cpp:25 VARIABLE string_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME string_2_2_U SOURCE top.cpp:25 VARIABLE string_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME string_2_3_U SOURCE top.cpp:25 VARIABLE string_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_255_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 37 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 1.380 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute       syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.78 MHz
Command     autosyn done; 12.262 sec.
Command   csynth_design done; 29.447 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 29.447 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 33.351 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2 opened at Sat Nov 12 19:47:19 +0800 2022
Execute     ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.077 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.247 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.287 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.0 
Execute   source ./serialization.prj/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution2/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_stream dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut src_buff 
Execute     set_directive_stream dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut dst_buff 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2 opened at Sat Nov 12 19:47:52 +0800 2022
Execute     ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.07 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.238 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.27 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.0 
Execute   source ./serialization.prj/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution2/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_stream dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut src_buff 
Execute     set_directive_stream dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut dst_buff 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.668 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.668 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.227 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2 opened at Sat Nov 12 19:48:35 +0800 2022
Execute     ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.071 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.123 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.239 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.27 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.185 sec.
Execute   create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.0 
Execute   source ./serialization.prj/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution2/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_stream dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut src_buff 
Execute     set_directive_stream dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut dst_buff 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.692 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.243 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2 opened at Sat Nov 12 19:49:58 +0800 2022
Execute     ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.165 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.335 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.368 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.0 
Execute   source ./serialization.prj/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution2/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_stream dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut src_buff 
Execute     set_directive_stream dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut dst_buff 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 1.731 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.731 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.391 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2 opened at Sat Nov 12 19:50:27 +0800 2022
Execute     ap_set_clock -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.06 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.123 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.226 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.259 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.185 sec.
Execute   create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.0 
Execute   source ./serialization.prj/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution2/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute     set_directive_stream dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut src_buff 
Execute     set_directive_stream dut dst_buff 
INFO: [HLS 200-1510] Running: set_directive_stream dut dst_buff 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.358 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.358 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 5.901 sec.
Execute cleanup_all 
