Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/jose/tfg/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_aStar_top -prj aStar.prj --lib ieee_proposed=./ieee_proposed -s aStar 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_openNodes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_openNodes_ram
INFO: [VRFC 10-311] analyzing module aStar_openNodes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_adjacentPosition_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_adjacentPosition_2_ram
INFO: [VRFC 10-311] analyzing module aStar_adjacentPosition_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_calculateCost.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_calculateCost
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_aStar_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar.autotb.v:130]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar.autotb.v:131]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar.autotb.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_node_heuristic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_node_heuristic_ram
INFO: [VRFC 10-311] analyzing module aStar_node_heuristic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_node_coordinates_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_node_coordinates_0_ram
INFO: [VRFC 10-311] analyzing module aStar_node_coordinates_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_node_coordinates_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_node_coordinates_1_ram
INFO: [VRFC 10-311] analyzing module aStar_node_coordinates_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/AESL_automem_map_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_map_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_urem_11ns_7ns_11_15_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_urem_11ns_7ns_11_15_seq_div_u
INFO: [VRFC 10-311] analyzing module aStar_urem_11ns_7ns_11_15_seq_div
INFO: [VRFC 10-311] analyzing module aStar_urem_11ns_7ns_11_15_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jose/tfg.jose.jimenez/VivadoHLS/AStarStatic/AStarStaticHLS/solution1/sim/verilog/aStar_adjacentNodes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aStar_adjacentNodes
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aStar_openNodes_ram
Compiling module xil_defaultlib.aStar_openNodes(DataWidth=1,Addr...
Compiling module xil_defaultlib.aStar_node_coordinates_0_ram
Compiling module xil_defaultlib.aStar_node_coordinates_0(DataWid...
Compiling module xil_defaultlib.aStar_node_coordinates_1_ram
Compiling module xil_defaultlib.aStar_node_coordinates_1(DataWid...
Compiling module xil_defaultlib.aStar_node_heuristic_ram
Compiling module xil_defaultlib.aStar_node_heuristic(DataWidth=3...
Compiling module xil_defaultlib.aStar_adjacentPosition_2_ram
Compiling module xil_defaultlib.aStar_adjacentPosition_2(DataWid...
Compiling module xil_defaultlib.aStar_adjacentNodes
Compiling module xil_defaultlib.aStar_calculateCost
Compiling module xil_defaultlib.aStar_urem_11ns_7ns_11_15_seq_di...
Compiling module xil_defaultlib.aStar_urem_11ns_7ns_11_15_seq_di...
Compiling module xil_defaultlib.aStar_urem_11ns_7ns_11_15_seq(ID...
Compiling module xil_defaultlib.aStar
Compiling module xil_defaultlib.AESL_automem_map_r
Compiling module xil_defaultlib.apatb_aStar_top
Built simulation snapshot aStar
