INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sim_1/imports/new/Processor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor_TB'
