INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_2021_07_10/mini-rv-1_-design/ex2/lab2/lab2.srcs/sources_1/new/param.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_2021_07_10/mini-rv-1_-design/ex2/lab2/lab2.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/tjx_riscv_2021_07_10/mini-rv-1_-design/ex2/lab2/lab2.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
