<stg><name>subconv_1x1_4_p</name>


<trans_list>

<trans id="5117" from="1" to="2">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="2" to="14">
<condition id="529">
<or_exp><and_exp><literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="2" to="3">
<condition id="541">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="3" to="4">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="4" to="5">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="5" to="6">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="6" to="7">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="7" to="8">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="8" to="9">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="9" to="10">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="10" to="11">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="11" to="12">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5201" from="12" to="13">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="13" to="2">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="14" to="15">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5134" from="15" to="16">
<condition id="459">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="15" to="32">
<condition id="484">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5135" from="16" to="17">
<condition id="461">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="16" to="15">
<condition id="482">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5136" from="17" to="18">
<condition id="462">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5152" from="17" to="16">
<condition id="480">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="18" to="19">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5139" from="19" to="20">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5140" from="20" to="21">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="21" to="22">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5142" from="22" to="23">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5143" from="23" to="24">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5144" from="24" to="25">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5145" from="25" to="26">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5146" from="26" to="27">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5147" from="27" to="28">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5148" from="28" to="29">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5149" from="29" to="30">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5150" from="30" to="31">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5151" from="31" to="17">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5155" from="32" to="33">
<condition id="486">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="32" to="49">
<condition id="511">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="33" to="34">
<condition id="488">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="33" to="32">
<condition id="509">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5157" from="34" to="35">
<condition id="489">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5173" from="34" to="33">
<condition id="507">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5159" from="35" to="36">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5160" from="36" to="37">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5161" from="37" to="38">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5162" from="38" to="39">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="39" to="40">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="40" to="41">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5165" from="41" to="42">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5166" from="42" to="43">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5167" from="43" to="44">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5168" from="44" to="45">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5169" from="45" to="46">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5170" from="46" to="47">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5171" from="47" to="48">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5172" from="48" to="34">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="49" to="61">
<condition id="542">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="49" to="50">
<condition id="554">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="50" to="51">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="51" to="52">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="52" to="53">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="53" to="54">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="54" to="55">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="55" to="56">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="56" to="57">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5213" from="57" to="58">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="58" to="59">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="59" to="60">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="60" to="49">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader96:0  %indvar_flatten7 = phi i11 [ 0, %0 ], [ %indvar_flatten_next7, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader96:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader96:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader96:3  %h = phi i3 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader96:4  %w = phi i3 [ 1, %0 ], [ %w_18, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader96:5  %exitcond_flatten7 = icmp eq i11 %indvar_flatten7, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader96:6  %indvar_flatten_next7 = add i11 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader96:7  br i1 %exitcond_flatten7, label %.preheader95.preheader, label %.preheader97.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader97.preheader:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:0  %co_13 = add i7 1, %co

]]></Node>
<StgValue><ssdm name="co_13"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader97.preheader:3  %h_mid = select i1 %exitcond_flatten, i3 1, i3 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader97.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_13, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader97.preheader:19  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader97.preheader:20  %exitcond = icmp eq i3 %w, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader97.preheader:21  %exitcond31_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond31_mid"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader97.preheader:22  %h_17 = add i3 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_17"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader97.preheader:23  %tmp_338 = or i1 %exitcond31_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader97.preheader:24  %w_mid2 = select i1 %tmp_338, i3 1, i3 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader97.preheader:25  %h_cast_mid2 = select i1 %exitcond31_mid, i3 %h_17, i3 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader97.preheader:60  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %w_18 = add i3 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="7">
<![CDATA[
.preheader97.preheader:8  %zext_cast = zext i7 %co_cast_mid2_v to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader97.preheader:9  %mul = mul i16 171, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader97.preheader:10  %tmp_1032 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
.preheader97.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader97.preheader:11  %tmp_1033 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1032, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="7">
<![CDATA[
.preheader97.preheader:12  %tmp_335 = sext i7 %tmp_1033 to i10

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="10">
<![CDATA[
.preheader97.preheader:13  %p_shl2_cast = zext i10 %tmp_335 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader97.preheader:14  %tmp_1034 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_1032, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
.preheader97.preheader:15  %tmp_336 = sext i5 %tmp_1034 to i8

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="8">
<![CDATA[
.preheader97.preheader:16  %p_shl3_cast = zext i8 %tmp_336 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader97.preheader:17  %tmp_337 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="11">
<![CDATA[
.preheader97.preheader:18  %tmp_349_cast = sext i11 %tmp_337 to i12

]]></Node>
<StgValue><ssdm name="tmp_349_cast"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="3">
<![CDATA[
.preheader97.preheader:26  %h_cast_mid2_cast = zext i3 %h_cast_mid2 to i12

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader97.preheader:27  %tmp_339 = add i12 %h_cast_mid2_cast, %tmp_349_cast

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="12">
<![CDATA[
.preheader97.preheader:28  %tmp_1035 = trunc i12 %tmp_339 to i6

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader97.preheader:29  %p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_1035, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="12">
<![CDATA[
.preheader97.preheader:30  %tmp_1036 = trunc i12 %tmp_339 to i8

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader97.preheader:31  %p_shl1_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1036, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader97.preheader:32  %tmp_340 = sub i9 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="3">
<![CDATA[
.preheader97.preheader:33  %w_cast_cast = zext i3 %w_mid2 to i9

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader97.preheader:34  %tmp_341 = add i9 %w_cast_cast, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:62  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
.preheader97.preheader:63  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader97.preheader:1  %empty_241 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader97.preheader:6  %arrayNo3_cast_mid2_v = urem i7 %co_cast_mid2_v, 24

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_mid2_v"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6">
<![CDATA[
.preheader97.preheader:7  %tmp_1031 = trunc i7 %arrayNo3_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="9">
<![CDATA[
.preheader97.preheader:35  %tmp_355_cast = zext i9 %tmp_341 to i32

]]></Node>
<StgValue><ssdm name="tmp_355_cast"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:36  %buffer1_1_96_4x4_p_V = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:37  %buffer1_1_96_4x4_p_V_48 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_48"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:38  %buffer1_1_96_4x4_p_V_49 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_49"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:39  %buffer1_1_96_4x4_p_V_50 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_50"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:40  %buffer1_1_96_4x4_p_V_51 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_51"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:41  %buffer1_1_96_4x4_p_V_52 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_52"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:42  %buffer1_1_96_4x4_p_V_53 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_53"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:43  %buffer1_1_96_4x4_p_V_54 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_54"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:44  %buffer1_1_96_4x4_p_V_55 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_55"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:45  %buffer1_1_96_4x4_p_V_56 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_56"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:46  %buffer1_1_96_4x4_p_V_57 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_57"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:47  %buffer1_1_96_4x4_p_V_58 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_58"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:48  %buffer1_1_96_4x4_p_V_59 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_59"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:49  %buffer1_1_96_4x4_p_V_60 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_60"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:50  %buffer1_1_96_4x4_p_V_61 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_61"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:51  %buffer1_1_96_4x4_p_V_62 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_62"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:52  %buffer1_1_96_4x4_p_V_63 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_63"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:53  %buffer1_1_96_4x4_p_V_64 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_64"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:54  %buffer1_1_96_4x4_p_V_65 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_65"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:55  %buffer1_1_96_4x4_p_V_66 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_66"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:56  %buffer1_1_96_4x4_p_V_67 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_67"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:57  %buffer1_1_96_4x4_p_V_68 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_68"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:58  %buffer1_1_96_4x4_p_V_69 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_69"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader97.preheader:59  %buffer1_1_96_4x4_p_V_70 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_355_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_70"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader97.preheader:61  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
.preheader97.preheader:63  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
.preheader97.preheader:64  switch i6 %tmp_1031, label %branch47 [
    i6 0, label %branch24
    i6 1, label %branch25
    i6 2, label %branch26
    i6 3, label %branch27
    i6 4, label %branch28
    i6 5, label %branch29
    i6 6, label %branch30
    i6 7, label %branch31
    i6 8, label %branch32
    i6 9, label %branch33
    i6 10, label %branch34
    i6 11, label %branch35
    i6 12, label %branch36
    i6 13, label %branch37
    i6 14, label %branch38
    i6 15, label %branch39
    i6 16, label %branch40
    i6 17, label %branch41
    i6 18, label %branch42
    i6 19, label %branch43
    i6 20, label %branch44
    i6 21, label %branch45
    i6 22, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_1031" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_1031" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_1031" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_1031" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_1031" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_1031" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_1031" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_1031" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_1031" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_58, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_1031" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_1031" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_1031" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_1031" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_1031" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_1031" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_1031" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_1031" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_1031" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_1031" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_1031" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_1031" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_70, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_1031" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_1031" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_1031" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_1031" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_50, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_1031" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_1031" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_1031" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_1031" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_62, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_1031" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_1031" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_1031" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_1031" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_66, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_1031" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_1031" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_1031" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_1031" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_1031" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_1031" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_1031" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_1031" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_1031" val="!0"/>
<literal name="tmp_1031" val="!1"/>
<literal name="tmp_1031" val="!2"/>
<literal name="tmp_1031" val="!3"/>
<literal name="tmp_1031" val="!4"/>
<literal name="tmp_1031" val="!5"/>
<literal name="tmp_1031" val="!6"/>
<literal name="tmp_1031" val="!7"/>
<literal name="tmp_1031" val="!8"/>
<literal name="tmp_1031" val="!9"/>
<literal name="tmp_1031" val="!10"/>
<literal name="tmp_1031" val="!11"/>
<literal name="tmp_1031" val="!12"/>
<literal name="tmp_1031" val="!13"/>
<literal name="tmp_1031" val="!14"/>
<literal name="tmp_1031" val="!15"/>
<literal name="tmp_1031" val="!16"/>
<literal name="tmp_1031" val="!17"/>
<literal name="tmp_1031" val="!18"/>
<literal name="tmp_1031" val="!19"/>
<literal name="tmp_1031" val="!20"/>
<literal name="tmp_1031" val="!21"/>
<literal name="tmp_1031" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_1031" val="!0"/>
<literal name="tmp_1031" val="!1"/>
<literal name="tmp_1031" val="!2"/>
<literal name="tmp_1031" val="!3"/>
<literal name="tmp_1031" val="!4"/>
<literal name="tmp_1031" val="!5"/>
<literal name="tmp_1031" val="!6"/>
<literal name="tmp_1031" val="!7"/>
<literal name="tmp_1031" val="!8"/>
<literal name="tmp_1031" val="!9"/>
<literal name="tmp_1031" val="!10"/>
<literal name="tmp_1031" val="!11"/>
<literal name="tmp_1031" val="!12"/>
<literal name="tmp_1031" val="!13"/>
<literal name="tmp_1031" val="!14"/>
<literal name="tmp_1031" val="!15"/>
<literal name="tmp_1031" val="!16"/>
<literal name="tmp_1031" val="!17"/>
<literal name="tmp_1031" val="!18"/>
<literal name="tmp_1031" val="!19"/>
<literal name="tmp_1031" val="!20"/>
<literal name="tmp_1031" val="!21"/>
<literal name="tmp_1031" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader95.preheader:0  br label %.preheader95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader95:0  %h1 = phi i3 [ %h_4, %3 ], [ 1, %.preheader95.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="3">
<![CDATA[
.preheader95:1  %h1_cast_cast2 = zext i3 %h1 to i7

]]></Node>
<StgValue><ssdm name="h1_cast_cast2"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="3">
<![CDATA[
.preheader95:2  %h1_cast_cast = zext i3 %h1 to i12

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader95:3  %tmp_342 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="6">
<![CDATA[
.preheader95:4  %p_shl4_cast = zext i6 %tmp_342 to i7

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader95:5  %tmp_343 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="4">
<![CDATA[
.preheader95:6  %p_shl5_cast = zext i4 %tmp_343 to i7

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader95:7  %tmp_344 = sub i7 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="7">
<![CDATA[
.preheader95:8  %tmp_358_cast = sext i7 %tmp_344 to i8

]]></Node>
<StgValue><ssdm name="tmp_358_cast"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader95:9  %tmp_345 = add i8 %tmp_358_cast, 72

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader95:10  %exitcond18 = icmp eq i3 %h1, -3

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader95:11  %empty_242 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader95:12  br i1 %exitcond18, label %.preheader91.preheader, label %.preheader94.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader94.preheader:0  br label %.preheader94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0">
<![CDATA[
.preheader91.preheader:0  br label %.preheader91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader94:0  %w2 = phi i3 [ %w_19, %2 ], [ 1, %.preheader94.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="3">
<![CDATA[
.preheader94:1  %w2_cast_cast6 = zext i3 %w2 to i7

]]></Node>
<StgValue><ssdm name="w2_cast_cast6"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="3">
<![CDATA[
.preheader94:2  %w2_cast_cast7 = zext i3 %w2 to i13

]]></Node>
<StgValue><ssdm name="w2_cast_cast7"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="3">
<![CDATA[
.preheader94:3  %w2_cast_cast = zext i3 %w2 to i8

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader94:4  %tmp_351 = add i8 %tmp_358_cast, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader94:5  %tmp_365_cast = sext i8 %tmp_351 to i32

]]></Node>
<StgValue><ssdm name="tmp_365_cast"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:6  %buffer1_1_96_4x4_p_V_71 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_71"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader94:7  %tmp_352 = add i8 %tmp_345, %w2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="8">
<![CDATA[
.preheader94:8  %tmp_366_cast = zext i8 %tmp_352 to i32

]]></Node>
<StgValue><ssdm name="tmp_366_cast"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:9  %buffer1_1_96_4x4_p_V_72 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_72"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:10  %buffer1_1_96_4x4_p_V_73 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_73"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:11  %buffer1_1_96_4x4_p_V_74 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_74"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:12  %buffer1_1_96_4x4_p_V_75 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_75"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:13  %buffer1_1_96_4x4_p_V_76 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_76"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:14  %buffer1_1_96_4x4_p_V_77 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_77"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:15  %buffer1_1_96_4x4_p_V_78 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_78"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:16  %buffer1_1_96_4x4_p_V_79 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_79"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:17  %buffer1_1_96_4x4_p_V_80 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_80"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:18  %buffer1_1_96_4x4_p_V_81 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_81"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:19  %buffer1_1_96_4x4_p_V_82 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_82"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:20  %buffer1_1_96_4x4_p_V_83 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_83"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:21  %buffer1_1_96_4x4_p_V_84 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_84"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:22  %buffer1_1_96_4x4_p_V_85 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_85"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:23  %buffer1_1_96_4x4_p_V_86 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_86"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:24  %buffer1_1_96_4x4_p_V_87 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_87"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:25  %buffer1_1_96_4x4_p_V_88 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_88"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:26  %buffer1_1_96_4x4_p_V_89 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_89"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:27  %buffer1_1_96_4x4_p_V_90 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_90"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:28  %buffer1_1_96_4x4_p_V_91 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_91"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:29  %buffer1_1_96_4x4_p_V_92 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_92"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:30  %buffer1_1_96_4x4_p_V_93 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_93"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:31  %buffer1_1_96_4x4_p_V_94 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_94"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:32  %buffer1_1_96_4x4_p_V_95 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_95"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:33  %buffer1_1_96_4x4_p_V_96 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_96"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:34  %buffer1_1_96_4x4_p_V_97 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_97"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:35  %buffer1_1_96_4x4_p_V_98 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_98"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:36  %buffer1_1_96_4x4_p_V_99 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_99"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:37  %buffer1_1_96_4x4_p_V_100 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_100"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:38  %buffer1_1_96_4x4_p_V_101 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_101"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:39  %buffer1_1_96_4x4_p_V_102 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_102"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:40  %buffer1_1_96_4x4_p_V_103 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_103"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:41  %buffer1_1_96_4x4_p_V_104 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_104"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:42  %buffer1_1_96_4x4_p_V_105 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_105"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:43  %buffer1_1_96_4x4_p_V_106 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_106"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:44  %buffer1_1_96_4x4_p_V_107 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_107"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:45  %buffer1_1_96_4x4_p_V_108 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_108"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:46  %buffer1_1_96_4x4_p_V_109 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_109"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:47  %buffer1_1_96_4x4_p_V_110 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_110"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:48  %buffer1_1_96_4x4_p_V_111 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_111"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:49  %buffer1_1_96_4x4_p_V_112 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_112"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:50  %buffer1_1_96_4x4_p_V_113 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_113"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:51  %buffer1_1_96_4x4_p_V_114 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_114"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:52  %buffer1_1_96_4x4_p_V_115 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_115"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:53  %buffer1_1_96_4x4_p_V_116 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_116"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:54  %buffer1_1_96_4x4_p_V_117 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_117"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader94:55  %buffer1_1_96_4x4_p_V_118 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_118"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader94:56  %exitcond20 = icmp eq i3 %w2, -3

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader94:57  %empty_243 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader94:58  br i1 %exitcond20, label %3, label %.preheader93.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.preheader93.preheader:0  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_4 = add i3 %h1, 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader93:0  %ci = phi i7 [ %ci_6, %.preheader92.preheader_ifconv ], [ 0, %.preheader93.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="7">
<![CDATA[
.preheader93:1  %ci_cast_cast = zext i7 %ci to i9

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader93:2  %tmp_355 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="10">
<![CDATA[
.preheader93:3  %p_shl8_cast = zext i10 %tmp_355 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader93:4  %tmp_356 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="8">
<![CDATA[
.preheader93:5  %p_shl9_cast = zext i8 %tmp_356 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader93:6  %tmp_357 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="11">
<![CDATA[
.preheader93:7  %tmp_371_cast = sext i11 %tmp_357 to i12

]]></Node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader93:8  %tmp_358 = add i12 %h1_cast_cast, %tmp_371_cast

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="12">
<![CDATA[
.preheader93:9  %tmp_1037 = trunc i12 %tmp_358 to i10

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader93:10  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1037, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader93:11  %p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_358, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader93:12  %tmp_359 = sub i13 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader93:13  %tmp_360 = add i13 %w2_cast_cast7, %tmp_359

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="13">
<![CDATA[
.preheader93:14  %tmp_376_cast = zext i13 %tmp_360 to i32

]]></Node>
<StgValue><ssdm name="tmp_376_cast"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:15  %input_V_addr = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:16  %tmp_361 = add i7 %h1_cast_cast2, %ci

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:17  %tmp_362 = add i7 %w2_cast_cast6, %tmp_361

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="7">
<![CDATA[
.preheader93:18  %tmp_378_cast = zext i7 %tmp_362 to i32

]]></Node>
<StgValue><ssdm name="tmp_378_cast"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:19  %weight_0_V_addr = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader93:20  %tmp_363 = add i9 192, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="9">
<![CDATA[
.preheader93:21  %tmp_379_cast = zext i9 %tmp_363 to i32

]]></Node>
<StgValue><ssdm name="tmp_379_cast"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:22  %weight_0_V_addr_5 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_5"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:23  %weight_1_V_addr = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:24  %weight_1_V_addr_5 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:25  %weight_2_V_addr = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:26  %weight_2_V_addr_5 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:27  %weight_3_V_addr = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:28  %weight_3_V_addr_5 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:29  %weight_4_V_addr = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:30  %weight_4_V_addr_5 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:31  %weight_5_V_addr = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:32  %weight_5_V_addr_5 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:33  %weight_6_V_addr = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:34  %weight_6_V_addr_5 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_5"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:35  %weight_7_V_addr = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:36  %weight_7_V_addr_5 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:37  %weight_8_V_addr = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:38  %weight_8_V_addr_5 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:39  %weight_9_V_addr = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:40  %weight_9_V_addr_5 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_5"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:41  %weight_10_V_addr = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:42  %weight_10_V_addr_5 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:43  %weight_11_V_addr = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:44  %weight_11_V_addr_5 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_5"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:45  %weight_12_V_addr = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:46  %weight_12_V_addr_5 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_5"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:47  %weight_13_V_addr = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:48  %weight_13_V_addr_5 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_5"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:49  %weight_14_V_addr = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:50  %weight_14_V_addr_5 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:51  %weight_15_V_addr = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:52  %weight_15_V_addr_5 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:53  %weight_16_V_addr = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:54  %weight_16_V_addr_5 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_5"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:55  %weight_17_V_addr = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:56  %weight_17_V_addr_5 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:57  %weight_18_V_addr = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:58  %weight_18_V_addr_5 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_5"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:59  %weight_19_V_addr = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:60  %weight_19_V_addr_5 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:61  %weight_20_V_addr = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:62  %weight_20_V_addr_5 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_5"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:63  %weight_21_V_addr = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:64  %weight_21_V_addr_5 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_5"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:65  %weight_22_V_addr = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:66  %weight_22_V_addr_5 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_5"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:67  %weight_23_V_addr = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader93:68  %weight_23_V_addr_5 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_5"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:69  %exitcond22 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond22"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader93:70  %empty_244 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:71  %ci_6 = add i7 1, %ci

]]></Node>
<StgValue><ssdm name="ci_6"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader93:72  br i1 %exitcond22, label %2, label %.preheader92.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:87  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:172  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:257  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:342  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:427  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:512  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:597  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:682  %weight_8_V_load_5 = load i8* %weight_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_5"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:767  %weight_9_V_load_5 = load i8* %weight_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_5"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:852  %weight_10_V_load_5 = load i8* %weight_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_5"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:937  %weight_11_V_load_5 = load i8* %weight_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_5"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1021  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1022  %weight_12_V_load_5 = load i8* %weight_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_5"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1106  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1107  %weight_13_V_load_5 = load i8* %weight_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_5"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1191  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1192  %weight_14_V_load_5 = load i8* %weight_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_5"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1276  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1277  %weight_15_V_load_5 = load i8* %weight_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_5"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1361  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1362  %weight_16_V_load_5 = load i8* %weight_16_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_5"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1446  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1447  %weight_17_V_load_5 = load i8* %weight_17_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_5"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1531  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1532  %weight_18_V_load_5 = load i8* %weight_18_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_5"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1616  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1617  %weight_19_V_load_5 = load i8* %weight_19_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_5"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1701  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1702  %weight_20_V_load_5 = load i8* %weight_20_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_5"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1786  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1787  %weight_21_V_load_5 = load i8* %weight_21_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_5"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1871  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1872  %weight_22_V_load_5 = load i8* %weight_22_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_5"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1956  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1957  %weight_23_V_load_5 = load i8* %weight_23_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_5"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_19 = add i3 %w2, 1

]]></Node>
<StgValue><ssdm name="w_19"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="401" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="12">
<![CDATA[
.preheader92.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:87  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:172  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:257  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:342  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:427  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:512  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:597  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:682  %weight_8_V_load_5 = load i8* %weight_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_5"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:767  %weight_9_V_load_5 = load i8* %weight_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_5"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:852  %weight_10_V_load_5 = load i8* %weight_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_5"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:937  %weight_11_V_load_5 = load i8* %weight_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_5"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1021  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1022  %weight_12_V_load_5 = load i8* %weight_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_5"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1106  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1107  %weight_13_V_load_5 = load i8* %weight_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_5"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1191  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1192  %weight_14_V_load_5 = load i8* %weight_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_5"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1276  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1277  %weight_15_V_load_5 = load i8* %weight_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_5"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1361  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1362  %weight_16_V_load_5 = load i8* %weight_16_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_5"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1446  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1447  %weight_17_V_load_5 = load i8* %weight_17_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_5"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1531  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1532  %weight_18_V_load_5 = load i8* %weight_18_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_5"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1616  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1617  %weight_19_V_load_5 = load i8* %weight_19_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_5"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1701  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1702  %weight_20_V_load_5 = load i8* %weight_20_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_5"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1786  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1787  %weight_21_V_load_5 = load i8* %weight_21_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_5"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1871  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1872  %weight_22_V_load_5 = load i8* %weight_22_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_5"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1956  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="8" op_0_bw="9">
<![CDATA[
.preheader92.preheader_ifconv:1957  %weight_23_V_load_5 = load i8* %weight_23_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="450" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="12">
<![CDATA[
.preheader92.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="451" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:88  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:173  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:343  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:428  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:513  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:598  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:683  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:768  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:938  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1023  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1108  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1193  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1278  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1363  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1448  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1533  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1618  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1703  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1788  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1873  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1958  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="475" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:88  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:173  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:343  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:428  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:513  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:598  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:683  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:768  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:938  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1023  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1108  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1193  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1278  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1363  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1448  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1533  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1618  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1703  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1788  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1873  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1958  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="499" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:6  %buffer1_1_96_4x4_p_V_119 = load i8* %buffer1_1_96_4x4_p_V_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:88  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:91  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:173  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:176  %buffer1_1_96_4x4_p_V_123 = load i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:261  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:343  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:346  %buffer1_1_96_4x4_p_V_127 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:428  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:431  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:513  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:516  %buffer1_1_96_4x4_p_V_131 = load i8* %buffer1_1_96_4x4_p_V_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:598  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:601  %buffer1_1_96_4x4_p_V_133 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:683  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:686  %buffer1_1_96_4x4_p_V_135 = load i8* %buffer1_1_96_4x4_p_V_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:768  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:771  %buffer1_1_96_4x4_p_V_137 = load i8* %buffer1_1_96_4x4_p_V_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:856  %buffer1_1_96_4x4_p_V_139 = load i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:938  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:941  %buffer1_1_96_4x4_p_V_141 = load i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1023  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1026  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1108  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1111  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1193  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1196  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1278  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1281  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1363  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1366  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1448  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1451  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1533  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1536  %buffer1_1_96_4x4_p_V_155 = load i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_155"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1618  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1621  %buffer1_1_96_4x4_p_V_157 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_157"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1703  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1706  %buffer1_1_96_4x4_p_V_159 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_159"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1788  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1791  %buffer1_1_96_4x4_p_V_161 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_161"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1873  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1876  %buffer1_1_96_4x4_p_V_163 = load i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_163"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1958  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1961  %buffer1_1_96_4x4_p_V_165 = load i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_165"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="547" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:3  %MUL_DP_ret71 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret71"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret71, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret71, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:6  %buffer1_1_96_4x4_p_V_119 = load i8* %buffer1_1_96_4x4_p_V_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_119"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:13  %tmp_1046 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:53  %tmp_1051 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:88  %MUL_DP_ret73 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret73"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:89  %rr_0_V_71 = extractvalue { i16, i16 } %MUL_DP_ret73, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_71"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:90  %rr_1_V_71 = extractvalue { i16, i16 } %MUL_DP_ret73, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_71"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:91  %buffer1_1_96_4x4_p_V_121 = load i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_121"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:98  %tmp_1056 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_71, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1056"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:138  %tmp_1061 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_71, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:173  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:174  %rr_0_V_72 = extractvalue { i16, i16 } %MUL_DP_ret75, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_72"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:175  %rr_1_V_72 = extractvalue { i16, i16 } %MUL_DP_ret75, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_72"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:176  %buffer1_1_96_4x4_p_V_123 = load i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_123"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:183  %tmp_1066 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_72, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:223  %tmp_1071 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_72, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:259  %rr_0_V_73 = extractvalue { i16, i16 } %MUL_DP_ret77, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_73"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:260  %rr_1_V_73 = extractvalue { i16, i16 } %MUL_DP_ret77, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_73"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:261  %buffer1_1_96_4x4_p_V_125 = load i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_125"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:268  %tmp_1076 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_73, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:308  %tmp_1081 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_73, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:343  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:344  %rr_0_V_74 = extractvalue { i16, i16 } %MUL_DP_ret79, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_74"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:345  %rr_1_V_74 = extractvalue { i16, i16 } %MUL_DP_ret79, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_74"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:346  %buffer1_1_96_4x4_p_V_127 = load i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_127"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:353  %tmp_1086 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_74, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:393  %tmp_1091 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_74, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:428  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:429  %rr_0_V_75 = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_75"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:430  %rr_1_V_75 = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_75"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:431  %buffer1_1_96_4x4_p_V_129 = load i8* %buffer1_1_96_4x4_p_V_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_129"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:438  %tmp_1096 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_75, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:478  %tmp_1101 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_75, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:513  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:514  %rr_0_V_76 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_76"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:515  %rr_1_V_76 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_76"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:516  %buffer1_1_96_4x4_p_V_131 = load i8* %buffer1_1_96_4x4_p_V_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_131"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:523  %tmp_1106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_76, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:563  %tmp_1111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_76, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:598  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:599  %rr_0_V_77 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_77"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:600  %rr_1_V_77 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_77"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:601  %buffer1_1_96_4x4_p_V_133 = load i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_133"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:608  %tmp_1116 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_77, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:648  %tmp_1121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_77, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:683  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret87"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:684  %rr_0_V_78 = extractvalue { i16, i16 } %MUL_DP_ret87, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_78"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:685  %rr_1_V_78 = extractvalue { i16, i16 } %MUL_DP_ret87, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_78"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:686  %buffer1_1_96_4x4_p_V_135 = load i8* %buffer1_1_96_4x4_p_V_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_135"/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:693  %tmp_1126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_78, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:733  %tmp_1131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_78, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:768  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret89"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:769  %rr_0_V_79 = extractvalue { i16, i16 } %MUL_DP_ret89, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_79"/></StgValue>
</operation>

<operation id="603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:770  %rr_1_V_79 = extractvalue { i16, i16 } %MUL_DP_ret89, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_79"/></StgValue>
</operation>

<operation id="604" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:771  %buffer1_1_96_4x4_p_V_137 = load i8* %buffer1_1_96_4x4_p_V_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_137"/></StgValue>
</operation>

<operation id="605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:778  %tmp_1136 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_79, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:818  %tmp_1141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_79, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1141"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret91"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:854  %rr_0_V_80 = extractvalue { i16, i16 } %MUL_DP_ret91, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_80"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:855  %rr_1_V_80 = extractvalue { i16, i16 } %MUL_DP_ret91, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_80"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:856  %buffer1_1_96_4x4_p_V_139 = load i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_139"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:863  %tmp_1146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_80, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1146"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:903  %tmp_1151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_80, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1151"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:938  %MUL_DP_ret93 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret93"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:939  %rr_0_V_81 = extractvalue { i16, i16 } %MUL_DP_ret93, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_81"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:940  %rr_1_V_81 = extractvalue { i16, i16 } %MUL_DP_ret93, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_81"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:941  %buffer1_1_96_4x4_p_V_141 = load i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_141"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:948  %tmp_1156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_81, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1156"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:988  %tmp_1161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_81, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1161"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1023  %MUL_DP_ret95 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret95"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1024  %rr_0_V_82 = extractvalue { i16, i16 } %MUL_DP_ret95, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_82"/></StgValue>
</operation>

<operation id="621" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1025  %rr_1_V_82 = extractvalue { i16, i16 } %MUL_DP_ret95, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_82"/></StgValue>
</operation>

<operation id="622" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1026  %buffer1_1_96_4x4_p_V_143 = load i8* %buffer1_1_96_4x4_p_V_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_143"/></StgValue>
</operation>

<operation id="623" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1033  %tmp_1166 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_82, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1166"/></StgValue>
</operation>

<operation id="624" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1073  %tmp_1171 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_82, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1171"/></StgValue>
</operation>

<operation id="625" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1108  %MUL_DP_ret97 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret97"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1109  %rr_0_V_83 = extractvalue { i16, i16 } %MUL_DP_ret97, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_83"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1110  %rr_1_V_83 = extractvalue { i16, i16 } %MUL_DP_ret97, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_83"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1111  %buffer1_1_96_4x4_p_V_145 = load i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_145"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1118  %tmp_1176 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_83, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1176"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1158  %tmp_1181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_83, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1181"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1193  %MUL_DP_ret99 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret99"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1194  %rr_0_V_84 = extractvalue { i16, i16 } %MUL_DP_ret99, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_84"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1195  %rr_1_V_84 = extractvalue { i16, i16 } %MUL_DP_ret99, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_84"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1196  %buffer1_1_96_4x4_p_V_147 = load i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_147"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1203  %tmp_1186 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_84, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1186"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1243  %tmp_1191 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_84, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1191"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1278  %MUL_DP_ret101 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret101"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1279  %rr_0_V_85 = extractvalue { i16, i16 } %MUL_DP_ret101, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_85"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1280  %rr_1_V_85 = extractvalue { i16, i16 } %MUL_DP_ret101, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_85"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1281  %buffer1_1_96_4x4_p_V_149 = load i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_149"/></StgValue>
</operation>

<operation id="641" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1288  %tmp_1196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_85, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1196"/></StgValue>
</operation>

<operation id="642" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1328  %tmp_1201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_85, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1201"/></StgValue>
</operation>

<operation id="643" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1363  %MUL_DP_ret103 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret103"/></StgValue>
</operation>

<operation id="644" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1364  %rr_0_V_86 = extractvalue { i16, i16 } %MUL_DP_ret103, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_86"/></StgValue>
</operation>

<operation id="645" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1365  %rr_1_V_86 = extractvalue { i16, i16 } %MUL_DP_ret103, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_86"/></StgValue>
</operation>

<operation id="646" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1366  %buffer1_1_96_4x4_p_V_151 = load i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_151"/></StgValue>
</operation>

<operation id="647" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1373  %tmp_1206 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_86, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1206"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1413  %tmp_1211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_86, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1211"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1448  %MUL_DP_ret105 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret105"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1449  %rr_0_V_87 = extractvalue { i16, i16 } %MUL_DP_ret105, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_87"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1450  %rr_1_V_87 = extractvalue { i16, i16 } %MUL_DP_ret105, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_87"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1451  %buffer1_1_96_4x4_p_V_153 = load i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_153"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1458  %tmp_1216 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_87, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1498  %tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_87, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1533  %MUL_DP_ret107 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret107"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1534  %rr_0_V_88 = extractvalue { i16, i16 } %MUL_DP_ret107, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_88"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1535  %rr_1_V_88 = extractvalue { i16, i16 } %MUL_DP_ret107, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_88"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1536  %buffer1_1_96_4x4_p_V_155 = load i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_155"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1543  %tmp_1226 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_88, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1583  %tmp_1231 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_88, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1618  %MUL_DP_ret109 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret109"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1619  %rr_0_V_89 = extractvalue { i16, i16 } %MUL_DP_ret109, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_89"/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1620  %rr_1_V_89 = extractvalue { i16, i16 } %MUL_DP_ret109, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_89"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1621  %buffer1_1_96_4x4_p_V_157 = load i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_157"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1628  %tmp_1236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_89, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1668  %tmp_1241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_89, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1703  %MUL_DP_ret111 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret111"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1704  %rr_0_V_90 = extractvalue { i16, i16 } %MUL_DP_ret111, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_90"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1705  %rr_1_V_90 = extractvalue { i16, i16 } %MUL_DP_ret111, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_90"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1706  %buffer1_1_96_4x4_p_V_159 = load i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_159"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1713  %tmp_1246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_90, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1753  %tmp_1251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_90, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1788  %MUL_DP_ret113 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret113"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1789  %rr_0_V_91 = extractvalue { i16, i16 } %MUL_DP_ret113, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_91"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1790  %rr_1_V_91 = extractvalue { i16, i16 } %MUL_DP_ret113, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_91"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1791  %buffer1_1_96_4x4_p_V_161 = load i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_161"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1798  %tmp_1256 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_91, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1838  %tmp_1261 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_91, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1873  %MUL_DP_ret115 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret115"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1874  %rr_0_V_92 = extractvalue { i16, i16 } %MUL_DP_ret115, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_92"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1875  %rr_1_V_92 = extractvalue { i16, i16 } %MUL_DP_ret115, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_92"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1876  %buffer1_1_96_4x4_p_V_163 = load i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_163"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1883  %tmp_1266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_92, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1923  %tmp_1271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_92, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1958  %MUL_DP_ret117 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_5, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret117"/></StgValue>
</operation>

<operation id="686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1959  %rr_0_V_93 = extractvalue { i16, i16 } %MUL_DP_ret117, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_93"/></StgValue>
</operation>

<operation id="687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1960  %rr_1_V_93 = extractvalue { i16, i16 } %MUL_DP_ret117, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_93"/></StgValue>
</operation>

<operation id="688" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1961  %buffer1_1_96_4x4_p_V_165 = load i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_165"/></StgValue>
</operation>

<operation id="689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1968  %tmp_1276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_93, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="690" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2008  %tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_93, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:7  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_119, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:8  %tmp_220_cast = sext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:9  %tmp_145 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_145, %tmp_220_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:11  %tmp_1045 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:12  %p_Val2_29 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:14  %tmp_146 = zext i1 %tmp_1046 to i8

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:15  %tmp_1047 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:16  %p_Val2_30 = add i8 %tmp_146, %p_Val2_29

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:17  %tmp_1048 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_30, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:18  %tmp_147 = xor i1 %tmp_1048, true

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:19  %carry_s = and i1 %tmp_1047, %tmp_147

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:23  %p_Result_19 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_19, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_19, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:92  %tmp_298_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_121, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_1"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:93  %tmp_298_1_cast = sext i14 %tmp_298_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_1_cast"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:94  %tmp_299_1 = sext i16 %rr_0_V_71 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_1"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:95  %p_Val2_98_1 = add i17 %tmp_299_1, %tmp_298_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_1"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:96  %tmp_1055 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:97  %p_Val2_99_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_1"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:99  %tmp_302_1 = zext i1 %tmp_1056 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_1"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:100  %tmp_1057 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:101  %p_Val2_100_1 = add i8 %tmp_302_1, %p_Val2_99_1

]]></Node>
<StgValue><ssdm name="p_Val2_100_1"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:102  %tmp_1058 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:103  %tmp_306_1 = xor i1 %tmp_1058, true

]]></Node>
<StgValue><ssdm name="tmp_306_1"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:104  %carry_26_1 = and i1 %tmp_1057, %tmp_306_1

]]></Node>
<StgValue><ssdm name="carry_26_1"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:106  %p_Result_196_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_1"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:107  %Range2_all_ones_1 = icmp eq i2 %p_Result_196_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:108  %p_Result_197_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_1"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:109  %Range1_all_ones_1 = icmp eq i3 %p_Result_197_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:110  %Range1_all_zeros_1 = icmp eq i3 %p_Result_197_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:177  %tmp_298_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_123, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_2"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:178  %tmp_298_2_cast = sext i14 %tmp_298_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_2_cast"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:179  %tmp_299_2 = sext i16 %rr_0_V_72 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_2"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:180  %p_Val2_98_2 = add i17 %tmp_299_2, %tmp_298_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_2"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:181  %tmp_1065 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:182  %p_Val2_99_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_2"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:184  %tmp_302_2 = zext i1 %tmp_1066 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_2"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:185  %tmp_1067 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:186  %p_Val2_100_2 = add i8 %tmp_302_2, %p_Val2_99_2

]]></Node>
<StgValue><ssdm name="p_Val2_100_2"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:187  %tmp_1068 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:188  %tmp_306_2 = xor i1 %tmp_1068, true

]]></Node>
<StgValue><ssdm name="tmp_306_2"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:189  %carry_26_2 = and i1 %tmp_1067, %tmp_306_2

]]></Node>
<StgValue><ssdm name="carry_26_2"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:191  %p_Result_196_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_2"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:192  %Range2_all_ones_2 = icmp eq i2 %p_Result_196_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:193  %p_Result_197_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_2"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:194  %Range1_all_ones_2 = icmp eq i3 %p_Result_197_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:195  %Range1_all_zeros_2 = icmp eq i3 %p_Result_197_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:262  %tmp_298_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_125, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_3"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:263  %tmp_298_3_cast = sext i14 %tmp_298_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_3_cast"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:264  %tmp_299_3 = sext i16 %rr_0_V_73 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_3"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:265  %p_Val2_98_3 = add i17 %tmp_299_3, %tmp_298_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_3"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:266  %tmp_1075 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:267  %p_Val2_99_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_3"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:269  %tmp_302_3 = zext i1 %tmp_1076 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_3"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:270  %tmp_1077 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:271  %p_Val2_100_3 = add i8 %tmp_302_3, %p_Val2_99_3

]]></Node>
<StgValue><ssdm name="p_Val2_100_3"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:272  %tmp_1078 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:273  %tmp_306_3 = xor i1 %tmp_1078, true

]]></Node>
<StgValue><ssdm name="tmp_306_3"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:274  %carry_26_3 = and i1 %tmp_1077, %tmp_306_3

]]></Node>
<StgValue><ssdm name="carry_26_3"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:276  %p_Result_196_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_3"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:277  %Range2_all_ones_3 = icmp eq i2 %p_Result_196_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:278  %p_Result_197_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_3"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:279  %Range1_all_ones_3 = icmp eq i3 %p_Result_197_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:280  %Range1_all_zeros_3 = icmp eq i3 %p_Result_197_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:347  %tmp_298_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_127, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_4"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:348  %tmp_298_4_cast = sext i14 %tmp_298_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_4_cast"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:349  %tmp_299_4 = sext i16 %rr_0_V_74 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_4"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:350  %p_Val2_98_4 = add i17 %tmp_299_4, %tmp_298_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_4"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:351  %tmp_1085 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:352  %p_Val2_99_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_4"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:354  %tmp_302_4 = zext i1 %tmp_1086 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_4"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:355  %tmp_1087 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:356  %p_Val2_100_4 = add i8 %tmp_302_4, %p_Val2_99_4

]]></Node>
<StgValue><ssdm name="p_Val2_100_4"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:357  %tmp_1088 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:358  %tmp_306_4 = xor i1 %tmp_1088, true

]]></Node>
<StgValue><ssdm name="tmp_306_4"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:359  %carry_26_4 = and i1 %tmp_1087, %tmp_306_4

]]></Node>
<StgValue><ssdm name="carry_26_4"/></StgValue>
</operation>

<operation id="771" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:361  %p_Result_196_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_4"/></StgValue>
</operation>

<operation id="772" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:362  %Range2_all_ones_4 = icmp eq i2 %p_Result_196_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="773" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:363  %p_Result_197_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_4"/></StgValue>
</operation>

<operation id="774" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:364  %Range1_all_ones_4 = icmp eq i3 %p_Result_197_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="775" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:365  %Range1_all_zeros_4 = icmp eq i3 %p_Result_197_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:432  %tmp_298_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_129, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_5"/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:433  %tmp_298_5_cast = sext i14 %tmp_298_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_5_cast"/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:434  %tmp_299_5 = sext i16 %rr_0_V_75 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_5"/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:435  %p_Val2_98_5 = add i17 %tmp_299_5, %tmp_298_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_5"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:436  %tmp_1095 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:437  %p_Val2_99_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_5"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:439  %tmp_302_5 = zext i1 %tmp_1096 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_5"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:440  %tmp_1097 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:441  %p_Val2_100_5 = add i8 %tmp_302_5, %p_Val2_99_5

]]></Node>
<StgValue><ssdm name="p_Val2_100_5"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:442  %tmp_1098 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:443  %tmp_306_5 = xor i1 %tmp_1098, true

]]></Node>
<StgValue><ssdm name="tmp_306_5"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:444  %carry_26_5 = and i1 %tmp_1097, %tmp_306_5

]]></Node>
<StgValue><ssdm name="carry_26_5"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:446  %p_Result_196_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_5"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:447  %Range2_all_ones_5 = icmp eq i2 %p_Result_196_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:448  %p_Result_197_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_5"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:449  %Range1_all_ones_5 = icmp eq i3 %p_Result_197_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:450  %Range1_all_zeros_5 = icmp eq i3 %p_Result_197_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="793" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:517  %tmp_298_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_131, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_6"/></StgValue>
</operation>

<operation id="794" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:518  %tmp_298_6_cast = sext i14 %tmp_298_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_6_cast"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:519  %tmp_299_6 = sext i16 %rr_0_V_76 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_6"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:520  %p_Val2_98_6 = add i17 %tmp_299_6, %tmp_298_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_6"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:521  %tmp_1105 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="798" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:522  %p_Val2_99_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_6"/></StgValue>
</operation>

<operation id="799" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:524  %tmp_302_6 = zext i1 %tmp_1106 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_6"/></StgValue>
</operation>

<operation id="800" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:525  %tmp_1107 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="801" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:526  %p_Val2_100_6 = add i8 %tmp_302_6, %p_Val2_99_6

]]></Node>
<StgValue><ssdm name="p_Val2_100_6"/></StgValue>
</operation>

<operation id="802" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:527  %tmp_1108 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="803" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:528  %tmp_306_6 = xor i1 %tmp_1108, true

]]></Node>
<StgValue><ssdm name="tmp_306_6"/></StgValue>
</operation>

<operation id="804" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:529  %carry_26_6 = and i1 %tmp_1107, %tmp_306_6

]]></Node>
<StgValue><ssdm name="carry_26_6"/></StgValue>
</operation>

<operation id="805" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:531  %p_Result_196_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_6"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:532  %Range2_all_ones_6 = icmp eq i2 %p_Result_196_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:533  %p_Result_197_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_6"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:534  %Range1_all_ones_6 = icmp eq i3 %p_Result_197_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:535  %Range1_all_zeros_6 = icmp eq i3 %p_Result_197_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:602  %tmp_298_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_133, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_7"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:603  %tmp_298_7_cast = sext i14 %tmp_298_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_7_cast"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:604  %tmp_299_7 = sext i16 %rr_0_V_77 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_7"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:605  %p_Val2_98_7 = add i17 %tmp_299_7, %tmp_298_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_7"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:606  %tmp_1115 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:607  %p_Val2_99_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_7"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:609  %tmp_302_7 = zext i1 %tmp_1116 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_7"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:610  %tmp_1117 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:611  %p_Val2_100_7 = add i8 %tmp_302_7, %p_Val2_99_7

]]></Node>
<StgValue><ssdm name="p_Val2_100_7"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:612  %tmp_1118 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:613  %tmp_306_7 = xor i1 %tmp_1118, true

]]></Node>
<StgValue><ssdm name="tmp_306_7"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:614  %carry_26_7 = and i1 %tmp_1117, %tmp_306_7

]]></Node>
<StgValue><ssdm name="carry_26_7"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:616  %p_Result_196_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_7"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:617  %Range2_all_ones_7 = icmp eq i2 %p_Result_196_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:618  %p_Result_197_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_7"/></StgValue>
</operation>

<operation id="825" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:619  %Range1_all_ones_7 = icmp eq i3 %p_Result_197_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="826" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:620  %Range1_all_zeros_7 = icmp eq i3 %p_Result_197_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="827" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:687  %tmp_298_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_135, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_8"/></StgValue>
</operation>

<operation id="828" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:688  %tmp_298_8_cast = sext i14 %tmp_298_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_8_cast"/></StgValue>
</operation>

<operation id="829" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:689  %tmp_299_8 = sext i16 %rr_0_V_78 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_8"/></StgValue>
</operation>

<operation id="830" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:690  %p_Val2_98_8 = add i17 %tmp_299_8, %tmp_298_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_8"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:691  %tmp_1125 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:692  %p_Val2_99_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_8"/></StgValue>
</operation>

<operation id="833" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:694  %tmp_302_8 = zext i1 %tmp_1126 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_8"/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:695  %tmp_1127 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:696  %p_Val2_100_8 = add i8 %tmp_302_8, %p_Val2_99_8

]]></Node>
<StgValue><ssdm name="p_Val2_100_8"/></StgValue>
</operation>

<operation id="836" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:697  %tmp_1128 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="837" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:698  %tmp_306_8 = xor i1 %tmp_1128, true

]]></Node>
<StgValue><ssdm name="tmp_306_8"/></StgValue>
</operation>

<operation id="838" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:699  %carry_26_8 = and i1 %tmp_1127, %tmp_306_8

]]></Node>
<StgValue><ssdm name="carry_26_8"/></StgValue>
</operation>

<operation id="839" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:701  %p_Result_196_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_8"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:702  %Range2_all_ones_8 = icmp eq i2 %p_Result_196_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:703  %p_Result_197_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_8"/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:704  %Range1_all_ones_8 = icmp eq i3 %p_Result_197_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:705  %Range1_all_zeros_8 = icmp eq i3 %p_Result_197_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:772  %tmp_298_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_137, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_9"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:773  %tmp_298_9_cast = sext i14 %tmp_298_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_9_cast"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:774  %tmp_299_9 = sext i16 %rr_0_V_79 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_9"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:775  %p_Val2_98_9 = add i17 %tmp_299_9, %tmp_298_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_9"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:776  %tmp_1135 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:777  %p_Val2_99_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_9"/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:779  %tmp_302_9 = zext i1 %tmp_1136 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_9"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:780  %tmp_1137 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1137"/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:781  %p_Val2_100_9 = add i8 %tmp_302_9, %p_Val2_99_9

]]></Node>
<StgValue><ssdm name="p_Val2_100_9"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:782  %tmp_1138 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1138"/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:783  %tmp_306_9 = xor i1 %tmp_1138, true

]]></Node>
<StgValue><ssdm name="tmp_306_9"/></StgValue>
</operation>

<operation id="855" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:784  %carry_26_9 = and i1 %tmp_1137, %tmp_306_9

]]></Node>
<StgValue><ssdm name="carry_26_9"/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:786  %p_Result_196_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_9"/></StgValue>
</operation>

<operation id="857" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:787  %Range2_all_ones_s = icmp eq i2 %p_Result_196_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_s"/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:788  %p_Result_197_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_9"/></StgValue>
</operation>

<operation id="859" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:789  %Range1_all_ones_s = icmp eq i3 %p_Result_197_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_s"/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:790  %Range1_all_zeros_s = icmp eq i3 %p_Result_197_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_s"/></StgValue>
</operation>

<operation id="861" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:857  %tmp_298_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_139, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_s"/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:858  %tmp_298_cast = sext i14 %tmp_298_s to i17

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="863" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:859  %tmp_299_s = sext i16 %rr_0_V_80 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_s"/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:860  %p_Val2_98_s = add i17 %tmp_299_s, %tmp_298_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_s"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:861  %tmp_1145 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1145"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:862  %p_Val2_99_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_s"/></StgValue>
</operation>

<operation id="867" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:864  %tmp_302_s = zext i1 %tmp_1146 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_s"/></StgValue>
</operation>

<operation id="868" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:865  %tmp_1147 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1147"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:866  %p_Val2_100_s = add i8 %tmp_302_s, %p_Val2_99_s

]]></Node>
<StgValue><ssdm name="p_Val2_100_s"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:867  %tmp_1148 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1148"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:868  %tmp_306_s = xor i1 %tmp_1148, true

]]></Node>
<StgValue><ssdm name="tmp_306_s"/></StgValue>
</operation>

<operation id="872" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:869  %carry_26_s = and i1 %tmp_1147, %tmp_306_s

]]></Node>
<StgValue><ssdm name="carry_26_s"/></StgValue>
</operation>

<operation id="873" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:871  %p_Result_196_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_s"/></StgValue>
</operation>

<operation id="874" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:872  %Range2_all_ones_24 = icmp eq i2 %p_Result_196_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="875" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:873  %p_Result_197_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_s"/></StgValue>
</operation>

<operation id="876" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:874  %Range1_all_ones_24 = icmp eq i3 %p_Result_197_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_24"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:875  %Range1_all_zeros_24 = icmp eq i3 %p_Result_197_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_24"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:942  %tmp_298_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_141, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_10"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:943  %tmp_298_10_cast = sext i14 %tmp_298_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_10_cast"/></StgValue>
</operation>

<operation id="880" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:944  %tmp_299_10 = sext i16 %rr_0_V_81 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_10"/></StgValue>
</operation>

<operation id="881" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:945  %p_Val2_98_10 = add i17 %tmp_299_10, %tmp_298_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_10"/></StgValue>
</operation>

<operation id="882" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:946  %tmp_1155 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1155"/></StgValue>
</operation>

<operation id="883" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:947  %p_Val2_99_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_10"/></StgValue>
</operation>

<operation id="884" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:949  %tmp_302_10 = zext i1 %tmp_1156 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_10"/></StgValue>
</operation>

<operation id="885" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:950  %tmp_1157 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1157"/></StgValue>
</operation>

<operation id="886" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:951  %p_Val2_100_10 = add i8 %tmp_302_10, %p_Val2_99_10

]]></Node>
<StgValue><ssdm name="p_Val2_100_10"/></StgValue>
</operation>

<operation id="887" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:952  %tmp_1158 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1158"/></StgValue>
</operation>

<operation id="888" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:953  %tmp_306_10 = xor i1 %tmp_1158, true

]]></Node>
<StgValue><ssdm name="tmp_306_10"/></StgValue>
</operation>

<operation id="889" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:954  %carry_26_10 = and i1 %tmp_1157, %tmp_306_10

]]></Node>
<StgValue><ssdm name="carry_26_10"/></StgValue>
</operation>

<operation id="890" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:956  %p_Result_196_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_10"/></StgValue>
</operation>

<operation id="891" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:957  %Range2_all_ones_25 = icmp eq i2 %p_Result_196_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_25"/></StgValue>
</operation>

<operation id="892" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:958  %p_Result_197_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_10"/></StgValue>
</operation>

<operation id="893" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:959  %Range1_all_ones_25 = icmp eq i3 %p_Result_197_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_25"/></StgValue>
</operation>

<operation id="894" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:960  %Range1_all_zeros_25 = icmp eq i3 %p_Result_197_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_25"/></StgValue>
</operation>

<operation id="895" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1027  %tmp_298_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_143, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_11"/></StgValue>
</operation>

<operation id="896" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1028  %tmp_298_11_cast = sext i14 %tmp_298_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_11_cast"/></StgValue>
</operation>

<operation id="897" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1029  %tmp_299_11 = sext i16 %rr_0_V_82 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_11"/></StgValue>
</operation>

<operation id="898" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1030  %p_Val2_98_11 = add i17 %tmp_299_11, %tmp_298_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_11"/></StgValue>
</operation>

<operation id="899" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1031  %tmp_1165 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_11, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1165"/></StgValue>
</operation>

<operation id="900" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1032  %p_Val2_99_11 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_11, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_11"/></StgValue>
</operation>

<operation id="901" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1034  %tmp_302_11 = zext i1 %tmp_1166 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_11"/></StgValue>
</operation>

<operation id="902" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1035  %tmp_1167 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1167"/></StgValue>
</operation>

<operation id="903" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1036  %p_Val2_100_11 = add i8 %tmp_302_11, %p_Val2_99_11

]]></Node>
<StgValue><ssdm name="p_Val2_100_11"/></StgValue>
</operation>

<operation id="904" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1037  %tmp_1168 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1168"/></StgValue>
</operation>

<operation id="905" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1038  %tmp_306_11 = xor i1 %tmp_1168, true

]]></Node>
<StgValue><ssdm name="tmp_306_11"/></StgValue>
</operation>

<operation id="906" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1039  %carry_26_11 = and i1 %tmp_1167, %tmp_306_11

]]></Node>
<StgValue><ssdm name="carry_26_11"/></StgValue>
</operation>

<operation id="907" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1041  %p_Result_196_11 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_11, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_11"/></StgValue>
</operation>

<operation id="908" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1042  %Range2_all_ones_12 = icmp eq i2 %p_Result_196_11, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="909" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1043  %p_Result_197_11 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_11, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_11"/></StgValue>
</operation>

<operation id="910" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1044  %Range1_all_ones_12 = icmp eq i3 %p_Result_197_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="911" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1045  %Range1_all_zeros_12 = icmp eq i3 %p_Result_197_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="912" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1112  %tmp_298_12 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_145, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_12"/></StgValue>
</operation>

<operation id="913" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1113  %tmp_298_12_cast = sext i14 %tmp_298_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_12_cast"/></StgValue>
</operation>

<operation id="914" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1114  %tmp_299_12 = sext i16 %rr_0_V_83 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_12"/></StgValue>
</operation>

<operation id="915" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1115  %p_Val2_98_12 = add i17 %tmp_299_12, %tmp_298_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_12"/></StgValue>
</operation>

<operation id="916" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1116  %tmp_1175 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_12, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1175"/></StgValue>
</operation>

<operation id="917" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1117  %p_Val2_99_12 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_12, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_12"/></StgValue>
</operation>

<operation id="918" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1119  %tmp_302_12 = zext i1 %tmp_1176 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_12"/></StgValue>
</operation>

<operation id="919" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1120  %tmp_1177 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1177"/></StgValue>
</operation>

<operation id="920" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1121  %p_Val2_100_12 = add i8 %tmp_302_12, %p_Val2_99_12

]]></Node>
<StgValue><ssdm name="p_Val2_100_12"/></StgValue>
</operation>

<operation id="921" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1122  %tmp_1178 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1178"/></StgValue>
</operation>

<operation id="922" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1123  %tmp_306_12 = xor i1 %tmp_1178, true

]]></Node>
<StgValue><ssdm name="tmp_306_12"/></StgValue>
</operation>

<operation id="923" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1124  %carry_26_12 = and i1 %tmp_1177, %tmp_306_12

]]></Node>
<StgValue><ssdm name="carry_26_12"/></StgValue>
</operation>

<operation id="924" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1126  %p_Result_196_12 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_12, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_12"/></StgValue>
</operation>

<operation id="925" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1127  %Range2_all_ones_13 = icmp eq i2 %p_Result_196_12, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="926" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1128  %p_Result_197_12 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_12, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_12"/></StgValue>
</operation>

<operation id="927" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1129  %Range1_all_ones_13 = icmp eq i3 %p_Result_197_12, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13"/></StgValue>
</operation>

<operation id="928" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1130  %Range1_all_zeros_13 = icmp eq i3 %p_Result_197_12, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1197  %tmp_298_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_147, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_13"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1198  %tmp_298_13_cast = sext i14 %tmp_298_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_13_cast"/></StgValue>
</operation>

<operation id="931" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1199  %tmp_299_13 = sext i16 %rr_0_V_84 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_13"/></StgValue>
</operation>

<operation id="932" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1200  %p_Val2_98_13 = add i17 %tmp_299_13, %tmp_298_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_13"/></StgValue>
</operation>

<operation id="933" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1201  %tmp_1185 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_13, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1185"/></StgValue>
</operation>

<operation id="934" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1202  %p_Val2_99_13 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_13, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_13"/></StgValue>
</operation>

<operation id="935" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1204  %tmp_302_13 = zext i1 %tmp_1186 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_13"/></StgValue>
</operation>

<operation id="936" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1205  %tmp_1187 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1187"/></StgValue>
</operation>

<operation id="937" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1206  %p_Val2_100_13 = add i8 %tmp_302_13, %p_Val2_99_13

]]></Node>
<StgValue><ssdm name="p_Val2_100_13"/></StgValue>
</operation>

<operation id="938" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1207  %tmp_1188 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1188"/></StgValue>
</operation>

<operation id="939" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1208  %tmp_306_13 = xor i1 %tmp_1188, true

]]></Node>
<StgValue><ssdm name="tmp_306_13"/></StgValue>
</operation>

<operation id="940" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1209  %carry_26_13 = and i1 %tmp_1187, %tmp_306_13

]]></Node>
<StgValue><ssdm name="carry_26_13"/></StgValue>
</operation>

<operation id="941" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1211  %p_Result_196_13 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_13, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_13"/></StgValue>
</operation>

<operation id="942" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1212  %Range2_all_ones_14 = icmp eq i2 %p_Result_196_13, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_14"/></StgValue>
</operation>

<operation id="943" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1213  %p_Result_197_13 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_13, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_13"/></StgValue>
</operation>

<operation id="944" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1214  %Range1_all_ones_14 = icmp eq i3 %p_Result_197_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="945" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1215  %Range1_all_zeros_14 = icmp eq i3 %p_Result_197_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="946" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1282  %tmp_298_14 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_149, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_14"/></StgValue>
</operation>

<operation id="947" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1283  %tmp_298_14_cast = sext i14 %tmp_298_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_14_cast"/></StgValue>
</operation>

<operation id="948" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1284  %tmp_299_14 = sext i16 %rr_0_V_85 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_14"/></StgValue>
</operation>

<operation id="949" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1285  %p_Val2_98_14 = add i17 %tmp_299_14, %tmp_298_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_14"/></StgValue>
</operation>

<operation id="950" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1286  %tmp_1195 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_14, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1195"/></StgValue>
</operation>

<operation id="951" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1287  %p_Val2_99_14 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_14, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_14"/></StgValue>
</operation>

<operation id="952" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1289  %tmp_302_14 = zext i1 %tmp_1196 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_14"/></StgValue>
</operation>

<operation id="953" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1290  %tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_14, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1197"/></StgValue>
</operation>

<operation id="954" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1291  %p_Val2_100_14 = add i8 %tmp_302_14, %p_Val2_99_14

]]></Node>
<StgValue><ssdm name="p_Val2_100_14"/></StgValue>
</operation>

<operation id="955" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1292  %tmp_1198 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1198"/></StgValue>
</operation>

<operation id="956" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1293  %tmp_306_14 = xor i1 %tmp_1198, true

]]></Node>
<StgValue><ssdm name="tmp_306_14"/></StgValue>
</operation>

<operation id="957" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1294  %carry_26_14 = and i1 %tmp_1197, %tmp_306_14

]]></Node>
<StgValue><ssdm name="carry_26_14"/></StgValue>
</operation>

<operation id="958" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1296  %p_Result_196_14 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_14, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_14"/></StgValue>
</operation>

<operation id="959" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1297  %Range2_all_ones_15 = icmp eq i2 %p_Result_196_14, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_15"/></StgValue>
</operation>

<operation id="960" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1298  %p_Result_197_14 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_14, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_14"/></StgValue>
</operation>

<operation id="961" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1299  %Range1_all_ones_15 = icmp eq i3 %p_Result_197_14, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15"/></StgValue>
</operation>

<operation id="962" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1300  %Range1_all_zeros_15 = icmp eq i3 %p_Result_197_14, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="963" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1367  %tmp_298_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_151, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_15"/></StgValue>
</operation>

<operation id="964" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1368  %tmp_298_15_cast = sext i14 %tmp_298_15 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_15_cast"/></StgValue>
</operation>

<operation id="965" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1369  %tmp_299_15 = sext i16 %rr_0_V_86 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_15"/></StgValue>
</operation>

<operation id="966" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1370  %p_Val2_98_15 = add i17 %tmp_299_15, %tmp_298_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_15"/></StgValue>
</operation>

<operation id="967" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1371  %tmp_1205 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1205"/></StgValue>
</operation>

<operation id="968" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1372  %p_Val2_99_15 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_15, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_15"/></StgValue>
</operation>

<operation id="969" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1374  %tmp_302_15 = zext i1 %tmp_1206 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_15"/></StgValue>
</operation>

<operation id="970" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1375  %tmp_1207 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1207"/></StgValue>
</operation>

<operation id="971" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1376  %p_Val2_100_15 = add i8 %tmp_302_15, %p_Val2_99_15

]]></Node>
<StgValue><ssdm name="p_Val2_100_15"/></StgValue>
</operation>

<operation id="972" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1377  %tmp_1208 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1208"/></StgValue>
</operation>

<operation id="973" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1378  %tmp_306_15 = xor i1 %tmp_1208, true

]]></Node>
<StgValue><ssdm name="tmp_306_15"/></StgValue>
</operation>

<operation id="974" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1379  %carry_26_15 = and i1 %tmp_1207, %tmp_306_15

]]></Node>
<StgValue><ssdm name="carry_26_15"/></StgValue>
</operation>

<operation id="975" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1381  %p_Result_196_15 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_15, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_15"/></StgValue>
</operation>

<operation id="976" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1382  %Range2_all_ones_16 = icmp eq i2 %p_Result_196_15, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_16"/></StgValue>
</operation>

<operation id="977" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1383  %p_Result_197_15 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_15, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_15"/></StgValue>
</operation>

<operation id="978" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1384  %Range1_all_ones_16 = icmp eq i3 %p_Result_197_15, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="979" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1385  %Range1_all_zeros_16 = icmp eq i3 %p_Result_197_15, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="980" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1452  %tmp_298_16 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_153, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_16"/></StgValue>
</operation>

<operation id="981" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1453  %tmp_298_16_cast = sext i14 %tmp_298_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_16_cast"/></StgValue>
</operation>

<operation id="982" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1454  %tmp_299_16 = sext i16 %rr_0_V_87 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_16"/></StgValue>
</operation>

<operation id="983" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1455  %p_Val2_98_16 = add i17 %tmp_299_16, %tmp_298_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_16"/></StgValue>
</operation>

<operation id="984" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1456  %tmp_1215 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_16, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="985" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1457  %p_Val2_99_16 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_16, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_16"/></StgValue>
</operation>

<operation id="986" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1459  %tmp_302_16 = zext i1 %tmp_1216 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_16"/></StgValue>
</operation>

<operation id="987" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1460  %tmp_1217 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_16, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="988" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1461  %p_Val2_100_16 = add i8 %tmp_302_16, %p_Val2_99_16

]]></Node>
<StgValue><ssdm name="p_Val2_100_16"/></StgValue>
</operation>

<operation id="989" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1462  %tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="990" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1463  %tmp_306_16 = xor i1 %tmp_1218, true

]]></Node>
<StgValue><ssdm name="tmp_306_16"/></StgValue>
</operation>

<operation id="991" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1464  %carry_26_16 = and i1 %tmp_1217, %tmp_306_16

]]></Node>
<StgValue><ssdm name="carry_26_16"/></StgValue>
</operation>

<operation id="992" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1466  %p_Result_196_16 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_16, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_16"/></StgValue>
</operation>

<operation id="993" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1467  %Range2_all_ones_17 = icmp eq i2 %p_Result_196_16, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_17"/></StgValue>
</operation>

<operation id="994" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1468  %p_Result_197_16 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_16, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_16"/></StgValue>
</operation>

<operation id="995" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1469  %Range1_all_ones_17 = icmp eq i3 %p_Result_197_16, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17"/></StgValue>
</operation>

<operation id="996" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1470  %Range1_all_zeros_17 = icmp eq i3 %p_Result_197_16, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="997" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1537  %tmp_298_17 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_155, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_17"/></StgValue>
</operation>

<operation id="998" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1538  %tmp_298_17_cast = sext i14 %tmp_298_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_17_cast"/></StgValue>
</operation>

<operation id="999" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1539  %tmp_299_17 = sext i16 %rr_0_V_88 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_17"/></StgValue>
</operation>

<operation id="1000" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1540  %p_Val2_98_17 = add i17 %tmp_299_17, %tmp_298_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_17"/></StgValue>
</operation>

<operation id="1001" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1541  %tmp_1225 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="1002" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1542  %p_Val2_99_17 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_17, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_17"/></StgValue>
</operation>

<operation id="1003" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1544  %tmp_302_17 = zext i1 %tmp_1226 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_17"/></StgValue>
</operation>

<operation id="1004" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1545  %tmp_1227 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="1005" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1546  %p_Val2_100_17 = add i8 %tmp_302_17, %p_Val2_99_17

]]></Node>
<StgValue><ssdm name="p_Val2_100_17"/></StgValue>
</operation>

<operation id="1006" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1547  %tmp_1228 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="1007" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1548  %tmp_306_17 = xor i1 %tmp_1228, true

]]></Node>
<StgValue><ssdm name="tmp_306_17"/></StgValue>
</operation>

<operation id="1008" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1549  %carry_26_17 = and i1 %tmp_1227, %tmp_306_17

]]></Node>
<StgValue><ssdm name="carry_26_17"/></StgValue>
</operation>

<operation id="1009" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1551  %p_Result_196_17 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_17, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_17"/></StgValue>
</operation>

<operation id="1010" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1552  %Range2_all_ones_18 = icmp eq i2 %p_Result_196_17, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_18"/></StgValue>
</operation>

<operation id="1011" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1553  %p_Result_197_17 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_17, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_17"/></StgValue>
</operation>

<operation id="1012" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1554  %Range1_all_ones_18 = icmp eq i3 %p_Result_197_17, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="1013" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1555  %Range1_all_zeros_18 = icmp eq i3 %p_Result_197_17, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1622  %tmp_298_18 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_157, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_18"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1623  %tmp_298_18_cast = sext i14 %tmp_298_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_18_cast"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1624  %tmp_299_18 = sext i16 %rr_0_V_89 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_18"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1625  %p_Val2_98_18 = add i17 %tmp_299_18, %tmp_298_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_18"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1626  %tmp_1235 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_18, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1627  %p_Val2_99_18 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_18, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_18"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1629  %tmp_302_18 = zext i1 %tmp_1236 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_18"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1630  %tmp_1237 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1631  %p_Val2_100_18 = add i8 %tmp_302_18, %p_Val2_99_18

]]></Node>
<StgValue><ssdm name="p_Val2_100_18"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1632  %tmp_1238 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1633  %tmp_306_18 = xor i1 %tmp_1238, true

]]></Node>
<StgValue><ssdm name="tmp_306_18"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1634  %carry_26_18 = and i1 %tmp_1237, %tmp_306_18

]]></Node>
<StgValue><ssdm name="carry_26_18"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1636  %p_Result_196_18 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_18, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_18"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1637  %Range2_all_ones_19 = icmp eq i2 %p_Result_196_18, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_19"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1638  %p_Result_197_18 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_18, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_18"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1639  %Range1_all_ones_19 = icmp eq i3 %p_Result_197_18, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1640  %Range1_all_zeros_19 = icmp eq i3 %p_Result_197_18, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1707  %tmp_298_19 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_159, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_19"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1708  %tmp_298_19_cast = sext i14 %tmp_298_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_19_cast"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1709  %tmp_299_19 = sext i16 %rr_0_V_90 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_19"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1710  %p_Val2_98_19 = add i17 %tmp_299_19, %tmp_298_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_19"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1711  %tmp_1245 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1712  %p_Val2_99_19 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_19, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_19"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1714  %tmp_302_19 = zext i1 %tmp_1246 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_19"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1715  %tmp_1247 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1716  %p_Val2_100_19 = add i8 %tmp_302_19, %p_Val2_99_19

]]></Node>
<StgValue><ssdm name="p_Val2_100_19"/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1717  %tmp_1248 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1718  %tmp_306_19 = xor i1 %tmp_1248, true

]]></Node>
<StgValue><ssdm name="tmp_306_19"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1719  %carry_26_19 = and i1 %tmp_1247, %tmp_306_19

]]></Node>
<StgValue><ssdm name="carry_26_19"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1721  %p_Result_196_19 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_19, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_19"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1722  %Range2_all_ones_20 = icmp eq i2 %p_Result_196_19, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_20"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1723  %p_Result_197_19 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_19, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_19"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1724  %Range1_all_ones_20 = icmp eq i3 %p_Result_197_19, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_20"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1725  %Range1_all_zeros_20 = icmp eq i3 %p_Result_197_19, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_20"/></StgValue>
</operation>

<operation id="1048" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1792  %tmp_298_20 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_161, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_20"/></StgValue>
</operation>

<operation id="1049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1793  %tmp_298_20_cast = sext i14 %tmp_298_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_20_cast"/></StgValue>
</operation>

<operation id="1050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1794  %tmp_299_20 = sext i16 %rr_0_V_91 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_20"/></StgValue>
</operation>

<operation id="1051" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1795  %p_Val2_98_20 = add i17 %tmp_299_20, %tmp_298_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_20"/></StgValue>
</operation>

<operation id="1052" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1796  %tmp_1255 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_20, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1255"/></StgValue>
</operation>

<operation id="1053" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1797  %p_Val2_99_20 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_20, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_20"/></StgValue>
</operation>

<operation id="1054" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1799  %tmp_302_20 = zext i1 %tmp_1256 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_20"/></StgValue>
</operation>

<operation id="1055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1800  %tmp_1257 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_20, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="1056" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1801  %p_Val2_100_20 = add i8 %tmp_302_20, %p_Val2_99_20

]]></Node>
<StgValue><ssdm name="p_Val2_100_20"/></StgValue>
</operation>

<operation id="1057" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1802  %tmp_1258 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="1058" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1803  %tmp_306_20 = xor i1 %tmp_1258, true

]]></Node>
<StgValue><ssdm name="tmp_306_20"/></StgValue>
</operation>

<operation id="1059" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1804  %carry_26_20 = and i1 %tmp_1257, %tmp_306_20

]]></Node>
<StgValue><ssdm name="carry_26_20"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1806  %p_Result_196_20 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_20, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_20"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1807  %Range2_all_ones_21 = icmp eq i2 %p_Result_196_20, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1808  %p_Result_197_20 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_20, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_20"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1809  %Range1_all_ones_21 = icmp eq i3 %p_Result_197_20, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_21"/></StgValue>
</operation>

<operation id="1064" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1810  %Range1_all_zeros_21 = icmp eq i3 %p_Result_197_20, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="1065" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1877  %tmp_298_21 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_163, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_21"/></StgValue>
</operation>

<operation id="1066" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1878  %tmp_298_21_cast = sext i14 %tmp_298_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_21_cast"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1879  %tmp_299_21 = sext i16 %rr_0_V_92 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_21"/></StgValue>
</operation>

<operation id="1068" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1880  %p_Val2_98_21 = add i17 %tmp_299_21, %tmp_298_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_21"/></StgValue>
</operation>

<operation id="1069" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1881  %tmp_1265 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="1070" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1882  %p_Val2_99_21 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_21, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_21"/></StgValue>
</operation>

<operation id="1071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1884  %tmp_302_21 = zext i1 %tmp_1266 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_21"/></StgValue>
</operation>

<operation id="1072" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1885  %tmp_1267 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="1073" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1886  %p_Val2_100_21 = add i8 %tmp_302_21, %p_Val2_99_21

]]></Node>
<StgValue><ssdm name="p_Val2_100_21"/></StgValue>
</operation>

<operation id="1074" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1887  %tmp_1268 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="1075" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1888  %tmp_306_21 = xor i1 %tmp_1268, true

]]></Node>
<StgValue><ssdm name="tmp_306_21"/></StgValue>
</operation>

<operation id="1076" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1889  %carry_26_21 = and i1 %tmp_1267, %tmp_306_21

]]></Node>
<StgValue><ssdm name="carry_26_21"/></StgValue>
</operation>

<operation id="1077" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1891  %p_Result_196_21 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_21, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_21"/></StgValue>
</operation>

<operation id="1078" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1892  %Range2_all_ones_22 = icmp eq i2 %p_Result_196_21, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_22"/></StgValue>
</operation>

<operation id="1079" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1893  %p_Result_197_21 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_21, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_21"/></StgValue>
</operation>

<operation id="1080" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1894  %Range1_all_ones_22 = icmp eq i3 %p_Result_197_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="1081" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1895  %Range1_all_zeros_22 = icmp eq i3 %p_Result_197_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_22"/></StgValue>
</operation>

<operation id="1082" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1962  %tmp_298_22 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_165, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_298_22"/></StgValue>
</operation>

<operation id="1083" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1963  %tmp_298_22_cast = sext i14 %tmp_298_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_298_22_cast"/></StgValue>
</operation>

<operation id="1084" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1964  %tmp_299_22 = sext i16 %rr_0_V_93 to i17

]]></Node>
<StgValue><ssdm name="tmp_299_22"/></StgValue>
</operation>

<operation id="1085" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1965  %p_Val2_98_22 = add i17 %tmp_299_22, %tmp_298_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_98_22"/></StgValue>
</operation>

<operation id="1086" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1966  %tmp_1275 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_22, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="1087" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1967  %p_Val2_99_22 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_98_22, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_99_22"/></StgValue>
</operation>

<operation id="1088" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1969  %tmp_302_22 = zext i1 %tmp_1276 to i8

]]></Node>
<StgValue><ssdm name="tmp_302_22"/></StgValue>
</operation>

<operation id="1089" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1970  %tmp_1277 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_22, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="1090" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1971  %p_Val2_100_22 = add i8 %tmp_302_22, %p_Val2_99_22

]]></Node>
<StgValue><ssdm name="p_Val2_100_22"/></StgValue>
</operation>

<operation id="1091" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1972  %tmp_1278 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_100_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="1092" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1973  %tmp_306_22 = xor i1 %tmp_1278, true

]]></Node>
<StgValue><ssdm name="tmp_306_22"/></StgValue>
</operation>

<operation id="1093" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1974  %carry_26_22 = and i1 %tmp_1277, %tmp_306_22

]]></Node>
<StgValue><ssdm name="carry_26_22"/></StgValue>
</operation>

<operation id="1094" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1976  %p_Result_196_22 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_98_22, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_196_22"/></StgValue>
</operation>

<operation id="1095" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1977  %Range2_all_ones_23 = icmp eq i2 %p_Result_196_22, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_23"/></StgValue>
</operation>

<operation id="1096" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1978  %p_Result_197_22 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_98_22, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_197_22"/></StgValue>
</operation>

<operation id="1097" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1979  %Range1_all_ones_23 = icmp eq i3 %p_Result_197_22, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_23"/></StgValue>
</operation>

<operation id="1098" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1980  %Range1_all_zeros_23 = icmp eq i3 %p_Result_197_22, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1099" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:20  %tmp_1049 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:26  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:27  %tmp_148 = xor i1 %tmp_1049, true

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:28  %p_41_i_i9 = and i1 %Range2_all_ones, %tmp_148

]]></Node>
<StgValue><ssdm name="p_41_i_i9"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:29  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i9, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:30  %p_38_i_i9 = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i9"/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="1106" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_1048, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="1107" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:33  %tmp_149 = xor i1 %tmp_1045, true

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1108" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_149

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="1109" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_1048, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="1110" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:36  %tmp1_demorgan = or i1 %p_38_i_i9, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="1111" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:37  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1112" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:38  %underflow = and i1 %tmp_1045, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="1113" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="1114" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="carry_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:105  %tmp_1059 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="1115" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:111  %deleted_zeros_1 = select i1 %carry_26_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="1116" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="carry_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:112  %tmp_321_1 = xor i1 %tmp_1059, true

]]></Node>
<StgValue><ssdm name="tmp_321_1"/></StgValue>
</operation>

<operation id="1117" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="carry_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:113  %p_41_i_i9_1 = and i1 %Range2_all_ones_1, %tmp_321_1

]]></Node>
<StgValue><ssdm name="p_41_i_i9_1"/></StgValue>
</operation>

<operation id="1118" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:114  %deleted_ones_1 = select i1 %carry_26_1, i1 %p_41_i_i9_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="1119" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:115  %p_38_i_i9_1 = and i1 %carry_26_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i9_1"/></StgValue>
</operation>

<operation id="1120" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="1121" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_1058, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="1122" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:118  %tmp_325_1 = xor i1 %tmp_1055, true

]]></Node>
<StgValue><ssdm name="tmp_325_1"/></StgValue>
</operation>

<operation id="1123" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_325_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="1124" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:120  %brmerge40_demorgan_i_141 = and i1 %tmp_1058, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_141"/></StgValue>
</operation>

<operation id="1125" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:121  %tmp5_demorgan = or i1 %p_38_i_i9_1, %brmerge40_demorgan_i_141

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="1126" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:122  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1127" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:123  %underflow_1 = and i1 %tmp_1055, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="1128" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="1129" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="carry_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:190  %tmp_1069 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="1130" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:196  %deleted_zeros_2 = select i1 %carry_26_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="1131" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="carry_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:197  %tmp_321_2 = xor i1 %tmp_1069, true

]]></Node>
<StgValue><ssdm name="tmp_321_2"/></StgValue>
</operation>

<operation id="1132" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="carry_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:198  %p_41_i_i9_2 = and i1 %Range2_all_ones_2, %tmp_321_2

]]></Node>
<StgValue><ssdm name="p_41_i_i9_2"/></StgValue>
</operation>

<operation id="1133" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:199  %deleted_ones_2 = select i1 %carry_26_2, i1 %p_41_i_i9_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="1134" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:200  %p_38_i_i9_2 = and i1 %carry_26_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i9_2"/></StgValue>
</operation>

<operation id="1135" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="1136" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_1068, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="1137" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:203  %tmp_325_2 = xor i1 %tmp_1065, true

]]></Node>
<StgValue><ssdm name="tmp_325_2"/></StgValue>
</operation>

<operation id="1138" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_325_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="1139" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:205  %brmerge40_demorgan_i_143 = and i1 %tmp_1068, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_143"/></StgValue>
</operation>

<operation id="1140" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:206  %tmp9_demorgan = or i1 %p_38_i_i9_2, %brmerge40_demorgan_i_143

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="1141" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:207  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1142" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:208  %underflow_2 = and i1 %tmp_1065, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="1143" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="1144" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="carry_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:275  %tmp_1079 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="1145" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:281  %deleted_zeros_3 = select i1 %carry_26_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="1146" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="carry_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:282  %tmp_321_3 = xor i1 %tmp_1079, true

]]></Node>
<StgValue><ssdm name="tmp_321_3"/></StgValue>
</operation>

<operation id="1147" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="carry_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:283  %p_41_i_i9_3 = and i1 %Range2_all_ones_3, %tmp_321_3

]]></Node>
<StgValue><ssdm name="p_41_i_i9_3"/></StgValue>
</operation>

<operation id="1148" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:284  %deleted_ones_3 = select i1 %carry_26_3, i1 %p_41_i_i9_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="1149" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:285  %p_38_i_i9_3 = and i1 %carry_26_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i9_3"/></StgValue>
</operation>

<operation id="1150" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="1151" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_1078, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="1152" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:288  %tmp_325_3 = xor i1 %tmp_1075, true

]]></Node>
<StgValue><ssdm name="tmp_325_3"/></StgValue>
</operation>

<operation id="1153" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_325_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="1154" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:290  %brmerge40_demorgan_i_145 = and i1 %tmp_1078, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_145"/></StgValue>
</operation>

<operation id="1155" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:291  %tmp13_demorgan = or i1 %p_38_i_i9_3, %brmerge40_demorgan_i_145

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="1156" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:292  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1157" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:293  %underflow_3 = and i1 %tmp_1075, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="1158" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="1159" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="carry_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:360  %tmp_1089 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="1160" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:366  %deleted_zeros_4 = select i1 %carry_26_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1161" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="carry_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:367  %tmp_321_4 = xor i1 %tmp_1089, true

]]></Node>
<StgValue><ssdm name="tmp_321_4"/></StgValue>
</operation>

<operation id="1162" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="carry_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:368  %p_41_i_i9_4 = and i1 %Range2_all_ones_4, %tmp_321_4

]]></Node>
<StgValue><ssdm name="p_41_i_i9_4"/></StgValue>
</operation>

<operation id="1163" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:369  %deleted_ones_4 = select i1 %carry_26_4, i1 %p_41_i_i9_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="1164" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:370  %p_38_i_i9_4 = and i1 %carry_26_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i9_4"/></StgValue>
</operation>

<operation id="1165" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="1166" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_1088, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="1167" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:373  %tmp_325_4 = xor i1 %tmp_1085, true

]]></Node>
<StgValue><ssdm name="tmp_325_4"/></StgValue>
</operation>

<operation id="1168" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_325_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="1169" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:375  %brmerge40_demorgan_i_147 = and i1 %tmp_1088, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_147"/></StgValue>
</operation>

<operation id="1170" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:376  %tmp17_demorgan = or i1 %p_38_i_i9_4, %brmerge40_demorgan_i_147

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="1171" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:377  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1172" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:378  %underflow_4 = and i1 %tmp_1085, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="1173" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="1174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="carry_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:445  %tmp_1099 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="1175" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:451  %deleted_zeros_5 = select i1 %carry_26_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="1176" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="carry_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:452  %tmp_321_5 = xor i1 %tmp_1099, true

]]></Node>
<StgValue><ssdm name="tmp_321_5"/></StgValue>
</operation>

<operation id="1177" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="carry_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:453  %p_41_i_i9_5 = and i1 %Range2_all_ones_5, %tmp_321_5

]]></Node>
<StgValue><ssdm name="p_41_i_i9_5"/></StgValue>
</operation>

<operation id="1178" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:454  %deleted_ones_5 = select i1 %carry_26_5, i1 %p_41_i_i9_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="1179" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:455  %p_38_i_i9_5 = and i1 %carry_26_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i9_5"/></StgValue>
</operation>

<operation id="1180" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="1181" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_1098, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="1182" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:458  %tmp_325_5 = xor i1 %tmp_1095, true

]]></Node>
<StgValue><ssdm name="tmp_325_5"/></StgValue>
</operation>

<operation id="1183" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_325_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="1184" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:460  %brmerge40_demorgan_i_149 = and i1 %tmp_1098, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_149"/></StgValue>
</operation>

<operation id="1185" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:461  %tmp21_demorgan = or i1 %p_38_i_i9_5, %brmerge40_demorgan_i_149

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="1186" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:462  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1187" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:463  %underflow_5 = and i1 %tmp_1095, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="1188" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="1189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="carry_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:530  %tmp_1109 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="1190" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:536  %deleted_zeros_6 = select i1 %carry_26_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1191" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="carry_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:537  %tmp_321_6 = xor i1 %tmp_1109, true

]]></Node>
<StgValue><ssdm name="tmp_321_6"/></StgValue>
</operation>

<operation id="1192" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="carry_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:538  %p_41_i_i9_6 = and i1 %Range2_all_ones_6, %tmp_321_6

]]></Node>
<StgValue><ssdm name="p_41_i_i9_6"/></StgValue>
</operation>

<operation id="1193" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:539  %deleted_ones_6 = select i1 %carry_26_6, i1 %p_41_i_i9_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1194" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:540  %p_38_i_i9_6 = and i1 %carry_26_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i9_6"/></StgValue>
</operation>

<operation id="1195" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:541  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="1196" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:542  %brmerge_i_i_6 = or i1 %tmp_1108, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="1197" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:543  %tmp_325_6 = xor i1 %tmp_1105, true

]]></Node>
<StgValue><ssdm name="tmp_325_6"/></StgValue>
</operation>

<operation id="1198" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:544  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_325_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1199" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:545  %brmerge40_demorgan_i_151 = and i1 %tmp_1108, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_151"/></StgValue>
</operation>

<operation id="1200" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:546  %tmp25_demorgan = or i1 %p_38_i_i9_6, %brmerge40_demorgan_i_151

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1201" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:547  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1202" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:548  %underflow_6 = and i1 %tmp_1105, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1203" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:549  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="carry_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:615  %tmp_1119 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="1205" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:621  %deleted_zeros_7 = select i1 %carry_26_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1206" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="carry_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:622  %tmp_321_7 = xor i1 %tmp_1119, true

]]></Node>
<StgValue><ssdm name="tmp_321_7"/></StgValue>
</operation>

<operation id="1207" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="carry_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:623  %p_41_i_i9_7 = and i1 %Range2_all_ones_7, %tmp_321_7

]]></Node>
<StgValue><ssdm name="p_41_i_i9_7"/></StgValue>
</operation>

<operation id="1208" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:624  %deleted_ones_7 = select i1 %carry_26_7, i1 %p_41_i_i9_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1209" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:625  %p_38_i_i9_7 = and i1 %carry_26_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i9_7"/></StgValue>
</operation>

<operation id="1210" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:626  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1211" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:627  %brmerge_i_i_7 = or i1 %tmp_1118, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1212" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:628  %tmp_325_7 = xor i1 %tmp_1115, true

]]></Node>
<StgValue><ssdm name="tmp_325_7"/></StgValue>
</operation>

<operation id="1213" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:629  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_325_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1214" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:630  %brmerge40_demorgan_i_153 = and i1 %tmp_1118, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_153"/></StgValue>
</operation>

<operation id="1215" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:631  %tmp29_demorgan = or i1 %p_38_i_i9_7, %brmerge40_demorgan_i_153

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1216" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:632  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1217" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:633  %underflow_7 = and i1 %tmp_1115, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1218" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:634  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="1219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="carry_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:700  %tmp_1129 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="1220" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:706  %deleted_zeros_8 = select i1 %carry_26_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="1221" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="carry_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:707  %tmp_321_8 = xor i1 %tmp_1129, true

]]></Node>
<StgValue><ssdm name="tmp_321_8"/></StgValue>
</operation>

<operation id="1222" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="carry_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:708  %p_41_i_i9_8 = and i1 %Range2_all_ones_8, %tmp_321_8

]]></Node>
<StgValue><ssdm name="p_41_i_i9_8"/></StgValue>
</operation>

<operation id="1223" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:709  %deleted_ones_8 = select i1 %carry_26_8, i1 %p_41_i_i9_8, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1224" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:710  %p_38_i_i9_8 = and i1 %carry_26_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i9_8"/></StgValue>
</operation>

<operation id="1225" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:711  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="1226" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:712  %brmerge_i_i_8 = or i1 %tmp_1128, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="1227" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:713  %tmp_325_8 = xor i1 %tmp_1125, true

]]></Node>
<StgValue><ssdm name="tmp_325_8"/></StgValue>
</operation>

<operation id="1228" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:714  %overflow_8 = and i1 %brmerge_i_i_8, %tmp_325_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1229" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:715  %brmerge40_demorgan_i_155 = and i1 %tmp_1128, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_155"/></StgValue>
</operation>

<operation id="1230" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:716  %tmp33_demorgan = or i1 %p_38_i_i9_8, %brmerge40_demorgan_i_155

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="1231" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:717  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1232" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:718  %underflow_8 = and i1 %tmp_1125, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1233" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:719  %brmerge_i_i_i_8 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="1234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="carry_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:785  %tmp_1139 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1139"/></StgValue>
</operation>

<operation id="1235" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:791  %deleted_zeros_s = select i1 %carry_26_9, i1 %Range1_all_ones_s, i1 %Range1_all_zeros_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_s"/></StgValue>
</operation>

<operation id="1236" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="carry_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:792  %tmp_321_9 = xor i1 %tmp_1139, true

]]></Node>
<StgValue><ssdm name="tmp_321_9"/></StgValue>
</operation>

<operation id="1237" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="carry_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:793  %p_41_i_i9_9 = and i1 %Range2_all_ones_s, %tmp_321_9

]]></Node>
<StgValue><ssdm name="p_41_i_i9_9"/></StgValue>
</operation>

<operation id="1238" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:794  %deleted_ones_s = select i1 %carry_26_9, i1 %p_41_i_i9_9, i1 %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="deleted_ones_s"/></StgValue>
</operation>

<operation id="1239" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:795  %p_38_i_i9_9 = and i1 %carry_26_9, %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="p_38_i_i9_9"/></StgValue>
</operation>

<operation id="1240" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:796  %p_not_i_i_9 = xor i1 %deleted_zeros_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="1241" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:797  %brmerge_i_i_9 = or i1 %tmp_1138, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="1242" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:798  %tmp_325_9 = xor i1 %tmp_1135, true

]]></Node>
<StgValue><ssdm name="tmp_325_9"/></StgValue>
</operation>

<operation id="1243" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:799  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_325_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1244" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:800  %brmerge40_demorgan_i_157 = and i1 %tmp_1138, %deleted_ones_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_157"/></StgValue>
</operation>

<operation id="1245" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:801  %tmp37_demorgan = or i1 %p_38_i_i9_9, %brmerge40_demorgan_i_157

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="1246" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:802  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1247" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:803  %underflow_9 = and i1 %tmp_1135, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1248" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:804  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="1249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="carry_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:870  %tmp_1149 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1149"/></StgValue>
</operation>

<operation id="1250" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:876  %deleted_zeros_24 = select i1 %carry_26_s, i1 %Range1_all_ones_24, i1 %Range1_all_zeros_24

]]></Node>
<StgValue><ssdm name="deleted_zeros_24"/></StgValue>
</operation>

<operation id="1251" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="carry_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:877  %tmp_321_s = xor i1 %tmp_1149, true

]]></Node>
<StgValue><ssdm name="tmp_321_s"/></StgValue>
</operation>

<operation id="1252" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="carry_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:878  %p_41_i_i9_s = and i1 %Range2_all_ones_24, %tmp_321_s

]]></Node>
<StgValue><ssdm name="p_41_i_i9_s"/></StgValue>
</operation>

<operation id="1253" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:879  %deleted_ones_24 = select i1 %carry_26_s, i1 %p_41_i_i9_s, i1 %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="1254" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:880  %p_38_i_i9_s = and i1 %carry_26_s, %Range1_all_ones_24

]]></Node>
<StgValue><ssdm name="p_38_i_i9_s"/></StgValue>
</operation>

<operation id="1255" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:881  %p_not_i_i_10 = xor i1 %deleted_zeros_24, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="1256" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:882  %brmerge_i_i_10 = or i1 %tmp_1148, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="1257" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:883  %tmp_325_s = xor i1 %tmp_1145, true

]]></Node>
<StgValue><ssdm name="tmp_325_s"/></StgValue>
</operation>

<operation id="1258" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:884  %overflow_10 = and i1 %brmerge_i_i_10, %tmp_325_s

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="1259" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:885  %brmerge40_demorgan_i_159 = and i1 %tmp_1148, %deleted_ones_24

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_159"/></StgValue>
</operation>

<operation id="1260" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:886  %tmp41_demorgan = or i1 %p_38_i_i9_s, %brmerge40_demorgan_i_159

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="1261" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:887  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1262" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:888  %underflow_10 = and i1 %tmp_1145, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="1263" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:889  %brmerge_i_i_i_10 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>

<operation id="1264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="carry_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:955  %tmp_1159 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1159"/></StgValue>
</operation>

<operation id="1265" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:961  %deleted_zeros_25 = select i1 %carry_26_10, i1 %Range1_all_ones_25, i1 %Range1_all_zeros_25

]]></Node>
<StgValue><ssdm name="deleted_zeros_25"/></StgValue>
</operation>

<operation id="1266" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="carry_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:962  %tmp_321_10 = xor i1 %tmp_1159, true

]]></Node>
<StgValue><ssdm name="tmp_321_10"/></StgValue>
</operation>

<operation id="1267" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="carry_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:963  %p_41_i_i9_10 = and i1 %Range2_all_ones_25, %tmp_321_10

]]></Node>
<StgValue><ssdm name="p_41_i_i9_10"/></StgValue>
</operation>

<operation id="1268" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:964  %deleted_ones_25 = select i1 %carry_26_10, i1 %p_41_i_i9_10, i1 %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="deleted_ones_25"/></StgValue>
</operation>

<operation id="1269" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:965  %p_38_i_i9_10 = and i1 %carry_26_10, %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="p_38_i_i9_10"/></StgValue>
</operation>

<operation id="1270" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:966  %p_not_i_i_11 = xor i1 %deleted_zeros_25, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_11"/></StgValue>
</operation>

<operation id="1271" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:967  %brmerge_i_i_11 = or i1 %tmp_1158, %p_not_i_i_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_11"/></StgValue>
</operation>

<operation id="1272" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:968  %tmp_325_10 = xor i1 %tmp_1155, true

]]></Node>
<StgValue><ssdm name="tmp_325_10"/></StgValue>
</operation>

<operation id="1273" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:969  %overflow_11 = and i1 %brmerge_i_i_11, %tmp_325_10

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1274" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:970  %brmerge40_demorgan_i_161 = and i1 %tmp_1158, %deleted_ones_25

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_161"/></StgValue>
</operation>

<operation id="1275" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:971  %tmp45_demorgan = or i1 %p_38_i_i9_10, %brmerge40_demorgan_i_161

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="1276" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:972  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1277" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:973  %underflow_11 = and i1 %tmp_1155, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="1278" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:974  %brmerge_i_i_i_11 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_11"/></StgValue>
</operation>

<operation id="1279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="carry_26_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1040  %tmp_1169 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_11, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1169"/></StgValue>
</operation>

<operation id="1280" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1046  %deleted_zeros_12 = select i1 %carry_26_11, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="1281" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="carry_26_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1047  %tmp_321_11 = xor i1 %tmp_1169, true

]]></Node>
<StgValue><ssdm name="tmp_321_11"/></StgValue>
</operation>

<operation id="1282" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="carry_26_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1048  %p_41_i_i9_11 = and i1 %Range2_all_ones_12, %tmp_321_11

]]></Node>
<StgValue><ssdm name="p_41_i_i9_11"/></StgValue>
</operation>

<operation id="1283" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1049  %deleted_ones_12 = select i1 %carry_26_11, i1 %p_41_i_i9_11, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="1284" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1050  %p_38_i_i9_11 = and i1 %carry_26_11, %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="p_38_i_i9_11"/></StgValue>
</operation>

<operation id="1285" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1051  %p_not_i_i_12 = xor i1 %deleted_zeros_12, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_12"/></StgValue>
</operation>

<operation id="1286" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1052  %brmerge_i_i_12 = or i1 %tmp_1168, %p_not_i_i_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_12"/></StgValue>
</operation>

<operation id="1287" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1053  %tmp_325_11 = xor i1 %tmp_1165, true

]]></Node>
<StgValue><ssdm name="tmp_325_11"/></StgValue>
</operation>

<operation id="1288" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1054  %overflow_12 = and i1 %brmerge_i_i_12, %tmp_325_11

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="1289" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1055  %brmerge40_demorgan_i_163 = and i1 %tmp_1168, %deleted_ones_12

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_163"/></StgValue>
</operation>

<operation id="1290" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1056  %tmp49_demorgan = or i1 %p_38_i_i9_11, %brmerge40_demorgan_i_163

]]></Node>
<StgValue><ssdm name="tmp49_demorgan"/></StgValue>
</operation>

<operation id="1291" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1057  %tmp49 = xor i1 %tmp49_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1292" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1058  %underflow_12 = and i1 %tmp_1165, %tmp49

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="1293" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1059  %brmerge_i_i_i_12 = or i1 %underflow_12, %overflow_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_12"/></StgValue>
</operation>

<operation id="1294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="carry_26_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1125  %tmp_1179 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_12, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1179"/></StgValue>
</operation>

<operation id="1295" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1131  %deleted_zeros_13 = select i1 %carry_26_12, i1 %Range1_all_ones_13, i1 %Range1_all_zeros_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="1296" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="carry_26_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1132  %tmp_321_12 = xor i1 %tmp_1179, true

]]></Node>
<StgValue><ssdm name="tmp_321_12"/></StgValue>
</operation>

<operation id="1297" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="carry_26_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1133  %p_41_i_i9_12 = and i1 %Range2_all_ones_13, %tmp_321_12

]]></Node>
<StgValue><ssdm name="p_41_i_i9_12"/></StgValue>
</operation>

<operation id="1298" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1134  %deleted_ones_13 = select i1 %carry_26_12, i1 %p_41_i_i9_12, i1 %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="deleted_ones_13"/></StgValue>
</operation>

<operation id="1299" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1135  %p_38_i_i9_12 = and i1 %carry_26_12, %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="p_38_i_i9_12"/></StgValue>
</operation>

<operation id="1300" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1136  %p_not_i_i_13 = xor i1 %deleted_zeros_13, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_13"/></StgValue>
</operation>

<operation id="1301" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1137  %brmerge_i_i_13 = or i1 %tmp_1178, %p_not_i_i_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i_13"/></StgValue>
</operation>

<operation id="1302" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1138  %tmp_325_12 = xor i1 %tmp_1175, true

]]></Node>
<StgValue><ssdm name="tmp_325_12"/></StgValue>
</operation>

<operation id="1303" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1139  %overflow_13 = and i1 %brmerge_i_i_13, %tmp_325_12

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="1304" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1140  %brmerge40_demorgan_i_165 = and i1 %tmp_1178, %deleted_ones_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_165"/></StgValue>
</operation>

<operation id="1305" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1141  %tmp53_demorgan = or i1 %p_38_i_i9_12, %brmerge40_demorgan_i_165

]]></Node>
<StgValue><ssdm name="tmp53_demorgan"/></StgValue>
</operation>

<operation id="1306" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1142  %tmp53 = xor i1 %tmp53_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1307" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1143  %underflow_13 = and i1 %tmp_1175, %tmp53

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="1308" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1144  %brmerge_i_i_i_13 = or i1 %underflow_13, %overflow_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_13"/></StgValue>
</operation>

<operation id="1309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="carry_26_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1210  %tmp_1189 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1189"/></StgValue>
</operation>

<operation id="1310" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1216  %deleted_zeros_14 = select i1 %carry_26_13, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="1311" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp><literal name="carry_26_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1217  %tmp_321_13 = xor i1 %tmp_1189, true

]]></Node>
<StgValue><ssdm name="tmp_321_13"/></StgValue>
</operation>

<operation id="1312" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="carry_26_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1218  %p_41_i_i9_13 = and i1 %Range2_all_ones_14, %tmp_321_13

]]></Node>
<StgValue><ssdm name="p_41_i_i9_13"/></StgValue>
</operation>

<operation id="1313" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1219  %deleted_ones_14 = select i1 %carry_26_13, i1 %p_41_i_i9_13, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="deleted_ones_14"/></StgValue>
</operation>

<operation id="1314" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1220  %p_38_i_i9_13 = and i1 %carry_26_13, %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="p_38_i_i9_13"/></StgValue>
</operation>

<operation id="1315" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1221  %p_not_i_i_14 = xor i1 %deleted_zeros_14, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_14"/></StgValue>
</operation>

<operation id="1316" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1222  %brmerge_i_i_14 = or i1 %tmp_1188, %p_not_i_i_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i_14"/></StgValue>
</operation>

<operation id="1317" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1223  %tmp_325_13 = xor i1 %tmp_1185, true

]]></Node>
<StgValue><ssdm name="tmp_325_13"/></StgValue>
</operation>

<operation id="1318" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1224  %overflow_14 = and i1 %brmerge_i_i_14, %tmp_325_13

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="1319" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1225  %brmerge40_demorgan_i_167 = and i1 %tmp_1188, %deleted_ones_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_167"/></StgValue>
</operation>

<operation id="1320" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1226  %tmp57_demorgan = or i1 %p_38_i_i9_13, %brmerge40_demorgan_i_167

]]></Node>
<StgValue><ssdm name="tmp57_demorgan"/></StgValue>
</operation>

<operation id="1321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1227  %tmp57 = xor i1 %tmp57_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1322" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1228  %underflow_14 = and i1 %tmp_1185, %tmp57

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="1323" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1229  %brmerge_i_i_i_14 = or i1 %underflow_14, %overflow_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_14"/></StgValue>
</operation>

<operation id="1324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="carry_26_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1295  %tmp_1199 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_14, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1199"/></StgValue>
</operation>

<operation id="1325" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1301  %deleted_zeros_15 = select i1 %carry_26_14, i1 %Range1_all_ones_15, i1 %Range1_all_zeros_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="1326" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="carry_26_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1302  %tmp_321_14 = xor i1 %tmp_1199, true

]]></Node>
<StgValue><ssdm name="tmp_321_14"/></StgValue>
</operation>

<operation id="1327" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="carry_26_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1303  %p_41_i_i9_14 = and i1 %Range2_all_ones_15, %tmp_321_14

]]></Node>
<StgValue><ssdm name="p_41_i_i9_14"/></StgValue>
</operation>

<operation id="1328" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1304  %deleted_ones_15 = select i1 %carry_26_14, i1 %p_41_i_i9_14, i1 %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="deleted_ones_15"/></StgValue>
</operation>

<operation id="1329" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1305  %p_38_i_i9_14 = and i1 %carry_26_14, %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="p_38_i_i9_14"/></StgValue>
</operation>

<operation id="1330" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1306  %p_not_i_i_15 = xor i1 %deleted_zeros_15, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_15"/></StgValue>
</operation>

<operation id="1331" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1307  %brmerge_i_i_15 = or i1 %tmp_1198, %p_not_i_i_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_15"/></StgValue>
</operation>

<operation id="1332" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1308  %tmp_325_14 = xor i1 %tmp_1195, true

]]></Node>
<StgValue><ssdm name="tmp_325_14"/></StgValue>
</operation>

<operation id="1333" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1309  %overflow_15 = and i1 %brmerge_i_i_15, %tmp_325_14

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="1334" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1310  %brmerge40_demorgan_i_169 = and i1 %tmp_1198, %deleted_ones_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_169"/></StgValue>
</operation>

<operation id="1335" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1311  %tmp61_demorgan = or i1 %p_38_i_i9_14, %brmerge40_demorgan_i_169

]]></Node>
<StgValue><ssdm name="tmp61_demorgan"/></StgValue>
</operation>

<operation id="1336" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1312  %tmp61 = xor i1 %tmp61_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1337" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1313  %underflow_15 = and i1 %tmp_1195, %tmp61

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="1338" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1314  %brmerge_i_i_i_15 = or i1 %underflow_15, %overflow_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_15"/></StgValue>
</operation>

<operation id="1339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="carry_26_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1380  %tmp_1209 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_15, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1209"/></StgValue>
</operation>

<operation id="1340" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1386  %deleted_zeros_16 = select i1 %carry_26_15, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="1341" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp><literal name="carry_26_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1387  %tmp_321_15 = xor i1 %tmp_1209, true

]]></Node>
<StgValue><ssdm name="tmp_321_15"/></StgValue>
</operation>

<operation id="1342" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="carry_26_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1388  %p_41_i_i9_15 = and i1 %Range2_all_ones_16, %tmp_321_15

]]></Node>
<StgValue><ssdm name="p_41_i_i9_15"/></StgValue>
</operation>

<operation id="1343" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1389  %deleted_ones_16 = select i1 %carry_26_15, i1 %p_41_i_i9_15, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="1344" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1390  %p_38_i_i9_15 = and i1 %carry_26_15, %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="p_38_i_i9_15"/></StgValue>
</operation>

<operation id="1345" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1391  %p_not_i_i_16 = xor i1 %deleted_zeros_16, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_16"/></StgValue>
</operation>

<operation id="1346" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1392  %brmerge_i_i_16 = or i1 %tmp_1208, %p_not_i_i_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i_16"/></StgValue>
</operation>

<operation id="1347" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1393  %tmp_325_15 = xor i1 %tmp_1205, true

]]></Node>
<StgValue><ssdm name="tmp_325_15"/></StgValue>
</operation>

<operation id="1348" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1394  %overflow_s = and i1 %brmerge_i_i_16, %tmp_325_15

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="1349" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1395  %brmerge40_demorgan_i_171 = and i1 %tmp_1208, %deleted_ones_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_171"/></StgValue>
</operation>

<operation id="1350" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1396  %tmp65_demorgan = or i1 %p_38_i_i9_15, %brmerge40_demorgan_i_171

]]></Node>
<StgValue><ssdm name="tmp65_demorgan"/></StgValue>
</operation>

<operation id="1351" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1397  %tmp65 = xor i1 %tmp65_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1352" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1398  %underflow_s = and i1 %tmp_1205, %tmp65

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="1353" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1399  %brmerge_i_i_i_16 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_16"/></StgValue>
</operation>

<operation id="1354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="carry_26_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1465  %tmp_1219 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_16, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="1355" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1471  %deleted_zeros_17 = select i1 %carry_26_16, i1 %Range1_all_ones_17, i1 %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_17"/></StgValue>
</operation>

<operation id="1356" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="carry_26_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1472  %tmp_321_16 = xor i1 %tmp_1219, true

]]></Node>
<StgValue><ssdm name="tmp_321_16"/></StgValue>
</operation>

<operation id="1357" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="carry_26_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1473  %p_41_i_i9_16 = and i1 %Range2_all_ones_17, %tmp_321_16

]]></Node>
<StgValue><ssdm name="p_41_i_i9_16"/></StgValue>
</operation>

<operation id="1358" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1474  %deleted_ones_17 = select i1 %carry_26_16, i1 %p_41_i_i9_16, i1 %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="deleted_ones_17"/></StgValue>
</operation>

<operation id="1359" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1475  %p_38_i_i9_16 = and i1 %carry_26_16, %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="p_38_i_i9_16"/></StgValue>
</operation>

<operation id="1360" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1476  %p_not_i_i_17 = xor i1 %deleted_zeros_17, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_17"/></StgValue>
</operation>

<operation id="1361" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1477  %brmerge_i_i_17 = or i1 %tmp_1218, %p_not_i_i_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i_17"/></StgValue>
</operation>

<operation id="1362" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1478  %tmp_325_16 = xor i1 %tmp_1215, true

]]></Node>
<StgValue><ssdm name="tmp_325_16"/></StgValue>
</operation>

<operation id="1363" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1479  %overflow_24 = and i1 %brmerge_i_i_17, %tmp_325_16

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="1364" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1480  %brmerge40_demorgan_i_173 = and i1 %tmp_1218, %deleted_ones_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_173"/></StgValue>
</operation>

<operation id="1365" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1481  %tmp69_demorgan = or i1 %p_38_i_i9_16, %brmerge40_demorgan_i_173

]]></Node>
<StgValue><ssdm name="tmp69_demorgan"/></StgValue>
</operation>

<operation id="1366" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1482  %tmp69 = xor i1 %tmp69_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1367" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1483  %underflow_24 = and i1 %tmp_1215, %tmp69

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="1368" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1484  %brmerge_i_i_i_17 = or i1 %underflow_24, %overflow_24

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_17"/></StgValue>
</operation>

<operation id="1369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="carry_26_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1550  %tmp_1229 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="1370" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1556  %deleted_zeros_18 = select i1 %carry_26_17, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_18"/></StgValue>
</operation>

<operation id="1371" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="carry_26_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1557  %tmp_321_17 = xor i1 %tmp_1229, true

]]></Node>
<StgValue><ssdm name="tmp_321_17"/></StgValue>
</operation>

<operation id="1372" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="carry_26_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1558  %p_41_i_i9_17 = and i1 %Range2_all_ones_18, %tmp_321_17

]]></Node>
<StgValue><ssdm name="p_41_i_i9_17"/></StgValue>
</operation>

<operation id="1373" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1559  %deleted_ones_18 = select i1 %carry_26_17, i1 %p_41_i_i9_17, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="1374" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1560  %p_38_i_i9_17 = and i1 %carry_26_17, %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="p_38_i_i9_17"/></StgValue>
</operation>

<operation id="1375" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1561  %p_not_i_i_18 = xor i1 %deleted_zeros_18, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_18"/></StgValue>
</operation>

<operation id="1376" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1562  %brmerge_i_i_18 = or i1 %tmp_1228, %p_not_i_i_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i_18"/></StgValue>
</operation>

<operation id="1377" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1563  %tmp_325_17 = xor i1 %tmp_1225, true

]]></Node>
<StgValue><ssdm name="tmp_325_17"/></StgValue>
</operation>

<operation id="1378" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1564  %overflow_25 = and i1 %brmerge_i_i_18, %tmp_325_17

]]></Node>
<StgValue><ssdm name="overflow_25"/></StgValue>
</operation>

<operation id="1379" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1565  %brmerge40_demorgan_i_175 = and i1 %tmp_1228, %deleted_ones_18

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_175"/></StgValue>
</operation>

<operation id="1380" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1566  %tmp73_demorgan = or i1 %p_38_i_i9_17, %brmerge40_demorgan_i_175

]]></Node>
<StgValue><ssdm name="tmp73_demorgan"/></StgValue>
</operation>

<operation id="1381" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1567  %tmp73 = xor i1 %tmp73_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1382" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1568  %underflow_25 = and i1 %tmp_1225, %tmp73

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="1383" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1569  %brmerge_i_i_i_18 = or i1 %underflow_25, %overflow_25

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_18"/></StgValue>
</operation>

<operation id="1384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="carry_26_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1635  %tmp_1239 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_18, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="1385" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1641  %deleted_zeros_19 = select i1 %carry_26_18, i1 %Range1_all_ones_19, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_19"/></StgValue>
</operation>

<operation id="1386" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="carry_26_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1642  %tmp_321_18 = xor i1 %tmp_1239, true

]]></Node>
<StgValue><ssdm name="tmp_321_18"/></StgValue>
</operation>

<operation id="1387" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="carry_26_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1643  %p_41_i_i9_18 = and i1 %Range2_all_ones_19, %tmp_321_18

]]></Node>
<StgValue><ssdm name="p_41_i_i9_18"/></StgValue>
</operation>

<operation id="1388" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1644  %deleted_ones_19 = select i1 %carry_26_18, i1 %p_41_i_i9_18, i1 %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="deleted_ones_19"/></StgValue>
</operation>

<operation id="1389" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1645  %p_38_i_i9_18 = and i1 %carry_26_18, %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="p_38_i_i9_18"/></StgValue>
</operation>

<operation id="1390" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1646  %p_not_i_i_19 = xor i1 %deleted_zeros_19, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_19"/></StgValue>
</operation>

<operation id="1391" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1647  %brmerge_i_i_19 = or i1 %tmp_1238, %p_not_i_i_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i_19"/></StgValue>
</operation>

<operation id="1392" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1648  %tmp_325_18 = xor i1 %tmp_1235, true

]]></Node>
<StgValue><ssdm name="tmp_325_18"/></StgValue>
</operation>

<operation id="1393" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1649  %overflow_19 = and i1 %brmerge_i_i_19, %tmp_325_18

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="1394" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1650  %brmerge40_demorgan_i_177 = and i1 %tmp_1238, %deleted_ones_19

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_177"/></StgValue>
</operation>

<operation id="1395" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1651  %tmp77_demorgan = or i1 %p_38_i_i9_18, %brmerge40_demorgan_i_177

]]></Node>
<StgValue><ssdm name="tmp77_demorgan"/></StgValue>
</operation>

<operation id="1396" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1652  %tmp77 = xor i1 %tmp77_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1397" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1653  %underflow_19 = and i1 %tmp_1235, %tmp77

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="1398" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1654  %brmerge_i_i_i_19 = or i1 %underflow_19, %overflow_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_19"/></StgValue>
</operation>

<operation id="1399" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="carry_26_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1720  %tmp_1249 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_19, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="1400" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1726  %deleted_zeros_20 = select i1 %carry_26_19, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_20"/></StgValue>
</operation>

<operation id="1401" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="carry_26_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1727  %tmp_321_19 = xor i1 %tmp_1249, true

]]></Node>
<StgValue><ssdm name="tmp_321_19"/></StgValue>
</operation>

<operation id="1402" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="carry_26_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1728  %p_41_i_i9_19 = and i1 %Range2_all_ones_20, %tmp_321_19

]]></Node>
<StgValue><ssdm name="p_41_i_i9_19"/></StgValue>
</operation>

<operation id="1403" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1729  %deleted_ones_20 = select i1 %carry_26_19, i1 %p_41_i_i9_19, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="1404" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1730  %p_38_i_i9_19 = and i1 %carry_26_19, %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="p_38_i_i9_19"/></StgValue>
</operation>

<operation id="1405" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1731  %p_not_i_i_20 = xor i1 %deleted_zeros_20, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_20"/></StgValue>
</operation>

<operation id="1406" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1732  %brmerge_i_i_20 = or i1 %tmp_1248, %p_not_i_i_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i_20"/></StgValue>
</operation>

<operation id="1407" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1733  %tmp_325_19 = xor i1 %tmp_1245, true

]]></Node>
<StgValue><ssdm name="tmp_325_19"/></StgValue>
</operation>

<operation id="1408" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1734  %overflow_20 = and i1 %brmerge_i_i_20, %tmp_325_19

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="1409" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1735  %brmerge40_demorgan_i_179 = and i1 %tmp_1248, %deleted_ones_20

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_179"/></StgValue>
</operation>

<operation id="1410" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1736  %tmp81_demorgan = or i1 %p_38_i_i9_19, %brmerge40_demorgan_i_179

]]></Node>
<StgValue><ssdm name="tmp81_demorgan"/></StgValue>
</operation>

<operation id="1411" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1737  %tmp81 = xor i1 %tmp81_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="1412" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1738  %underflow_20 = and i1 %tmp_1245, %tmp81

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="1413" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1739  %brmerge_i_i_i_20 = or i1 %underflow_20, %overflow_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_20"/></StgValue>
</operation>

<operation id="1414" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="carry_26_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1805  %tmp_1259 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_20, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="1415" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1811  %deleted_zeros_21 = select i1 %carry_26_20, i1 %Range1_all_ones_21, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_21"/></StgValue>
</operation>

<operation id="1416" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="carry_26_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1812  %tmp_321_20 = xor i1 %tmp_1259, true

]]></Node>
<StgValue><ssdm name="tmp_321_20"/></StgValue>
</operation>

<operation id="1417" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="carry_26_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1813  %p_41_i_i9_20 = and i1 %Range2_all_ones_21, %tmp_321_20

]]></Node>
<StgValue><ssdm name="p_41_i_i9_20"/></StgValue>
</operation>

<operation id="1418" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1814  %deleted_ones_21 = select i1 %carry_26_20, i1 %p_41_i_i9_20, i1 %Range1_all_ones_21

]]></Node>
<StgValue><ssdm name="deleted_ones_21"/></StgValue>
</operation>

<operation id="1419" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1815  %p_38_i_i9_20 = and i1 %carry_26_20, %Range1_all_ones_21

]]></Node>
<StgValue><ssdm name="p_38_i_i9_20"/></StgValue>
</operation>

<operation id="1420" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1816  %p_not_i_i_21 = xor i1 %deleted_zeros_21, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_21"/></StgValue>
</operation>

<operation id="1421" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1817  %brmerge_i_i_21 = or i1 %tmp_1258, %p_not_i_i_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i_21"/></StgValue>
</operation>

<operation id="1422" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1818  %tmp_325_20 = xor i1 %tmp_1255, true

]]></Node>
<StgValue><ssdm name="tmp_325_20"/></StgValue>
</operation>

<operation id="1423" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1819  %overflow_21 = and i1 %brmerge_i_i_21, %tmp_325_20

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="1424" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1820  %brmerge40_demorgan_i_181 = and i1 %tmp_1258, %deleted_ones_21

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_181"/></StgValue>
</operation>

<operation id="1425" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1821  %tmp85_demorgan = or i1 %p_38_i_i9_20, %brmerge40_demorgan_i_181

]]></Node>
<StgValue><ssdm name="tmp85_demorgan"/></StgValue>
</operation>

<operation id="1426" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1822  %tmp85 = xor i1 %tmp85_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="1427" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1823  %underflow_21 = and i1 %tmp_1255, %tmp85

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="1428" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1824  %brmerge_i_i_i_21 = or i1 %underflow_21, %overflow_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_21"/></StgValue>
</operation>

<operation id="1429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="carry_26_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1890  %tmp_1269 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="1430" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1896  %deleted_zeros_22 = select i1 %carry_26_21, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_22"/></StgValue>
</operation>

<operation id="1431" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="carry_26_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1897  %tmp_321_21 = xor i1 %tmp_1269, true

]]></Node>
<StgValue><ssdm name="tmp_321_21"/></StgValue>
</operation>

<operation id="1432" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="carry_26_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1898  %p_41_i_i9_21 = and i1 %Range2_all_ones_22, %tmp_321_21

]]></Node>
<StgValue><ssdm name="p_41_i_i9_21"/></StgValue>
</operation>

<operation id="1433" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1899  %deleted_ones_22 = select i1 %carry_26_21, i1 %p_41_i_i9_21, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="1434" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1900  %p_38_i_i9_21 = and i1 %carry_26_21, %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="p_38_i_i9_21"/></StgValue>
</operation>

<operation id="1435" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1901  %p_not_i_i_22 = xor i1 %deleted_zeros_22, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_22"/></StgValue>
</operation>

<operation id="1436" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1902  %brmerge_i_i_22 = or i1 %tmp_1268, %p_not_i_i_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i_22"/></StgValue>
</operation>

<operation id="1437" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1903  %tmp_325_21 = xor i1 %tmp_1265, true

]]></Node>
<StgValue><ssdm name="tmp_325_21"/></StgValue>
</operation>

<operation id="1438" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1904  %overflow_22 = and i1 %brmerge_i_i_22, %tmp_325_21

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="1439" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1905  %brmerge40_demorgan_i_183 = and i1 %tmp_1268, %deleted_ones_22

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_183"/></StgValue>
</operation>

<operation id="1440" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1906  %tmp89_demorgan = or i1 %p_38_i_i9_21, %brmerge40_demorgan_i_183

]]></Node>
<StgValue><ssdm name="tmp89_demorgan"/></StgValue>
</operation>

<operation id="1441" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1907  %tmp89 = xor i1 %tmp89_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="1442" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1908  %underflow_22 = and i1 %tmp_1265, %tmp89

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="1443" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1909  %brmerge_i_i_i_22 = or i1 %underflow_22, %overflow_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_22"/></StgValue>
</operation>

<operation id="1444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="carry_26_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1975  %tmp_1279 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_98_22, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="1445" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1981  %deleted_zeros_23 = select i1 %carry_26_22, i1 %Range1_all_ones_23, i1 %Range1_all_zeros_23

]]></Node>
<StgValue><ssdm name="deleted_zeros_23"/></StgValue>
</operation>

<operation id="1446" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="carry_26_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1982  %tmp_321_22 = xor i1 %tmp_1279, true

]]></Node>
<StgValue><ssdm name="tmp_321_22"/></StgValue>
</operation>

<operation id="1447" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="carry_26_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1983  %p_41_i_i9_22 = and i1 %Range2_all_ones_23, %tmp_321_22

]]></Node>
<StgValue><ssdm name="p_41_i_i9_22"/></StgValue>
</operation>

<operation id="1448" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1984  %deleted_ones_23 = select i1 %carry_26_22, i1 %p_41_i_i9_22, i1 %Range1_all_ones_23

]]></Node>
<StgValue><ssdm name="deleted_ones_23"/></StgValue>
</operation>

<operation id="1449" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1985  %p_38_i_i9_22 = and i1 %carry_26_22, %Range1_all_ones_23

]]></Node>
<StgValue><ssdm name="p_38_i_i9_22"/></StgValue>
</operation>

<operation id="1450" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1986  %p_not_i_i_s = xor i1 %deleted_zeros_23, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_s"/></StgValue>
</operation>

<operation id="1451" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1987  %brmerge_i_i_s = or i1 %tmp_1278, %p_not_i_i_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_s"/></StgValue>
</operation>

<operation id="1452" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1988  %tmp_325_22 = xor i1 %tmp_1275, true

]]></Node>
<StgValue><ssdm name="tmp_325_22"/></StgValue>
</operation>

<operation id="1453" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1989  %overflow_23 = and i1 %brmerge_i_i_s, %tmp_325_22

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="1454" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1990  %brmerge40_demorgan_i_185 = and i1 %tmp_1278, %deleted_ones_23

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_185"/></StgValue>
</operation>

<operation id="1455" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1991  %tmp93_demorgan = or i1 %p_38_i_i9_22, %brmerge40_demorgan_i_185

]]></Node>
<StgValue><ssdm name="tmp93_demorgan"/></StgValue>
</operation>

<operation id="1456" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1992  %tmp93 = xor i1 %tmp93_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="1457" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1993  %underflow_23 = and i1 %tmp_1275, %tmp93

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="1458" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1994  %brmerge_i_i_i_s = or i1 %underflow_23, %overflow_23

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1459" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:40  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1460" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:41  %underflow_not = or i1 %tmp2, %p_38_i_i9

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="1461" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:42  %p_Val2_100_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux"/></StgValue>
</operation>

<operation id="1462" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:43  %p_Val2_s_245 = select i1 %underflow, i8 -128, i8 %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_s_245"/></StgValue>
</operation>

<operation id="1463" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_100_mux, i8 %p_Val2_s_245

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="1464" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:45  store i8 %this_assign_1, i8* %buffer1_1_96_4x4_p_V_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:125  %tmp6 = or i1 %brmerge40_demorgan_i_141, %tmp_325_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1466" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp6, %p_38_i_i9_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="1467" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:127  %p_Val2_100_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_100_1

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_1"/></StgValue>
</operation>

<operation id="1468" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:128  %p_Val2_100_1_246 = select i1 %underflow_1, i8 -128, i8 %p_Val2_100_1

]]></Node>
<StgValue><ssdm name="p_Val2_100_1_246"/></StgValue>
</operation>

<operation id="1469" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_100_mux_1, i8 %p_Val2_100_1_246

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="1470" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %buffer1_1_96_4x4_p_V_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:210  %tmp10 = or i1 %brmerge40_demorgan_i_143, %tmp_325_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1472" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp10, %p_38_i_i9_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="1473" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:212  %p_Val2_100_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_100_2

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_2"/></StgValue>
</operation>

<operation id="1474" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:213  %p_Val2_100_2_248 = select i1 %underflow_2, i8 -128, i8 %p_Val2_100_2

]]></Node>
<StgValue><ssdm name="p_Val2_100_2_248"/></StgValue>
</operation>

<operation id="1475" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_100_mux_2, i8 %p_Val2_100_2_248

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="1476" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %buffer1_1_96_4x4_p_V_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:295  %tmp14 = or i1 %brmerge40_demorgan_i_145, %tmp_325_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1478" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp14, %p_38_i_i9_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="1479" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:297  %p_Val2_100_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_100_3

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_3"/></StgValue>
</operation>

<operation id="1480" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:298  %p_Val2_100_3_250 = select i1 %underflow_3, i8 -128, i8 %p_Val2_100_3

]]></Node>
<StgValue><ssdm name="p_Val2_100_3_250"/></StgValue>
</operation>

<operation id="1481" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_100_mux_3, i8 %p_Val2_100_3_250

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="1482" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %buffer1_1_96_4x4_p_V_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:380  %tmp18 = or i1 %brmerge40_demorgan_i_147, %tmp_325_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1484" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp18, %p_38_i_i9_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="1485" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:382  %p_Val2_100_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_100_4

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_4"/></StgValue>
</operation>

<operation id="1486" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:383  %p_Val2_100_4_252 = select i1 %underflow_4, i8 -128, i8 %p_Val2_100_4

]]></Node>
<StgValue><ssdm name="p_Val2_100_4_252"/></StgValue>
</operation>

<operation id="1487" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_100_mux_4, i8 %p_Val2_100_4_252

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="1488" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %buffer1_1_96_4x4_p_V_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:465  %tmp22 = or i1 %brmerge40_demorgan_i_149, %tmp_325_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1490" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp22, %p_38_i_i9_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="1491" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:467  %p_Val2_100_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_100_5

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_5"/></StgValue>
</operation>

<operation id="1492" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:468  %p_Val2_100_5_254 = select i1 %underflow_5, i8 -128, i8 %p_Val2_100_5

]]></Node>
<StgValue><ssdm name="p_Val2_100_5_254"/></StgValue>
</operation>

<operation id="1493" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_100_mux_5, i8 %p_Val2_100_5_254

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="1494" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %buffer1_1_96_4x4_p_V_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:550  %tmp26 = or i1 %brmerge40_demorgan_i_151, %tmp_325_6

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1496" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:551  %underflow_not_6 = or i1 %tmp26, %p_38_i_i9_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1497" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:552  %p_Val2_100_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_100_6

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_6"/></StgValue>
</operation>

<operation id="1498" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:553  %p_Val2_100_6_256 = select i1 %underflow_6, i8 -128, i8 %p_Val2_100_6

]]></Node>
<StgValue><ssdm name="p_Val2_100_6_256"/></StgValue>
</operation>

<operation id="1499" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:554  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_100_mux_6, i8 %p_Val2_100_6_256

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1500" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:555  store i8 %this_assign_1_6, i8* %buffer1_1_96_4x4_p_V_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:635  %tmp30 = or i1 %brmerge40_demorgan_i_153, %tmp_325_7

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1502" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:636  %underflow_not_7 = or i1 %tmp30, %p_38_i_i9_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1503" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:637  %p_Val2_100_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_100_7

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_7"/></StgValue>
</operation>

<operation id="1504" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:638  %p_Val2_100_7_258 = select i1 %underflow_7, i8 -128, i8 %p_Val2_100_7

]]></Node>
<StgValue><ssdm name="p_Val2_100_7_258"/></StgValue>
</operation>

<operation id="1505" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:639  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_100_mux_7, i8 %p_Val2_100_7_258

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1506" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:640  store i8 %this_assign_1_7, i8* %buffer1_1_96_4x4_p_V_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:720  %tmp34 = or i1 %brmerge40_demorgan_i_155, %tmp_325_8

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1508" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:721  %underflow_not_8 = or i1 %tmp34, %p_38_i_i9_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="1509" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:722  %p_Val2_100_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_100_8

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_8"/></StgValue>
</operation>

<operation id="1510" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:723  %p_Val2_100_8_260 = select i1 %underflow_8, i8 -128, i8 %p_Val2_100_8

]]></Node>
<StgValue><ssdm name="p_Val2_100_8_260"/></StgValue>
</operation>

<operation id="1511" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:724  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_100_mux_8, i8 %p_Val2_100_8_260

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="1512" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:725  store i8 %this_assign_1_8, i8* %buffer1_1_96_4x4_p_V_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:805  %tmp38 = or i1 %brmerge40_demorgan_i_157, %tmp_325_9

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1514" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:806  %underflow_not_9 = or i1 %tmp38, %p_38_i_i9_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="1515" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:807  %p_Val2_100_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_100_9

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_9"/></StgValue>
</operation>

<operation id="1516" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:808  %p_Val2_100_9_262 = select i1 %underflow_9, i8 -128, i8 %p_Val2_100_9

]]></Node>
<StgValue><ssdm name="p_Val2_100_9_262"/></StgValue>
</operation>

<operation id="1517" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:809  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_100_mux_9, i8 %p_Val2_100_9_262

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="1518" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:810  store i8 %this_assign_1_9, i8* %buffer1_1_96_4x4_p_V_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:890  %tmp42 = or i1 %brmerge40_demorgan_i_159, %tmp_325_s

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1520" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:891  %underflow_not_10 = or i1 %tmp42, %p_38_i_i9_s

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="1521" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:892  %p_Val2_100_mux_s = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_100_s

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_s"/></StgValue>
</operation>

<operation id="1522" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:893  %p_Val2_100_s_264 = select i1 %underflow_10, i8 -128, i8 %p_Val2_100_s

]]></Node>
<StgValue><ssdm name="p_Val2_100_s_264"/></StgValue>
</operation>

<operation id="1523" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:894  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_100_mux_s, i8 %p_Val2_100_s_264

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="1524" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:895  store i8 %this_assign_1_10, i8* %buffer1_1_96_4x4_p_V_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:975  %tmp46 = or i1 %brmerge40_demorgan_i_161, %tmp_325_10

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1526" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:976  %underflow_not_11 = or i1 %tmp46, %p_38_i_i9_10

]]></Node>
<StgValue><ssdm name="underflow_not_11"/></StgValue>
</operation>

<operation id="1527" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:977  %p_Val2_100_mux_10 = select i1 %brmerge_i_i_i_11, i8 127, i8 %p_Val2_100_10

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_10"/></StgValue>
</operation>

<operation id="1528" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:978  %p_Val2_100_10_266 = select i1 %underflow_11, i8 -128, i8 %p_Val2_100_10

]]></Node>
<StgValue><ssdm name="p_Val2_100_10_266"/></StgValue>
</operation>

<operation id="1529" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:979  %this_assign_1_11 = select i1 %underflow_not_11, i8 %p_Val2_100_mux_10, i8 %p_Val2_100_10_266

]]></Node>
<StgValue><ssdm name="this_assign_1_11"/></StgValue>
</operation>

<operation id="1530" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:980  store i8 %this_assign_1_11, i8* %buffer1_1_96_4x4_p_V_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1060  %tmp50 = or i1 %brmerge40_demorgan_i_163, %tmp_325_11

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1532" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1061  %underflow_not_12 = or i1 %tmp50, %p_38_i_i9_11

]]></Node>
<StgValue><ssdm name="underflow_not_12"/></StgValue>
</operation>

<operation id="1533" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1062  %p_Val2_100_mux_11 = select i1 %brmerge_i_i_i_12, i8 127, i8 %p_Val2_100_11

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_11"/></StgValue>
</operation>

<operation id="1534" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1063  %p_Val2_100_11_268 = select i1 %underflow_12, i8 -128, i8 %p_Val2_100_11

]]></Node>
<StgValue><ssdm name="p_Val2_100_11_268"/></StgValue>
</operation>

<operation id="1535" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1064  %this_assign_1_12 = select i1 %underflow_not_12, i8 %p_Val2_100_mux_11, i8 %p_Val2_100_11_268

]]></Node>
<StgValue><ssdm name="this_assign_1_12"/></StgValue>
</operation>

<operation id="1536" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1065  store i8 %this_assign_1_12, i8* %buffer1_1_96_4x4_p_V_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1145  %tmp54 = or i1 %brmerge40_demorgan_i_165, %tmp_325_12

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1538" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1146  %underflow_not_13 = or i1 %tmp54, %p_38_i_i9_12

]]></Node>
<StgValue><ssdm name="underflow_not_13"/></StgValue>
</operation>

<operation id="1539" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1147  %p_Val2_100_mux_12 = select i1 %brmerge_i_i_i_13, i8 127, i8 %p_Val2_100_12

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_12"/></StgValue>
</operation>

<operation id="1540" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1148  %p_Val2_100_12_270 = select i1 %underflow_13, i8 -128, i8 %p_Val2_100_12

]]></Node>
<StgValue><ssdm name="p_Val2_100_12_270"/></StgValue>
</operation>

<operation id="1541" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1149  %this_assign_1_13 = select i1 %underflow_not_13, i8 %p_Val2_100_mux_12, i8 %p_Val2_100_12_270

]]></Node>
<StgValue><ssdm name="this_assign_1_13"/></StgValue>
</operation>

<operation id="1542" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1150  store i8 %this_assign_1_13, i8* %buffer1_1_96_4x4_p_V_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1230  %tmp58 = or i1 %brmerge40_demorgan_i_167, %tmp_325_13

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1544" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1231  %underflow_not_14 = or i1 %tmp58, %p_38_i_i9_13

]]></Node>
<StgValue><ssdm name="underflow_not_14"/></StgValue>
</operation>

<operation id="1545" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1232  %p_Val2_100_mux_13 = select i1 %brmerge_i_i_i_14, i8 127, i8 %p_Val2_100_13

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_13"/></StgValue>
</operation>

<operation id="1546" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1233  %p_Val2_100_13_272 = select i1 %underflow_14, i8 -128, i8 %p_Val2_100_13

]]></Node>
<StgValue><ssdm name="p_Val2_100_13_272"/></StgValue>
</operation>

<operation id="1547" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1234  %this_assign_1_14 = select i1 %underflow_not_14, i8 %p_Val2_100_mux_13, i8 %p_Val2_100_13_272

]]></Node>
<StgValue><ssdm name="this_assign_1_14"/></StgValue>
</operation>

<operation id="1548" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1235  store i8 %this_assign_1_14, i8* %buffer1_1_96_4x4_p_V_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1315  %tmp62 = or i1 %brmerge40_demorgan_i_169, %tmp_325_14

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="1550" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1316  %underflow_not_15 = or i1 %tmp62, %p_38_i_i9_14

]]></Node>
<StgValue><ssdm name="underflow_not_15"/></StgValue>
</operation>

<operation id="1551" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1317  %p_Val2_100_mux_14 = select i1 %brmerge_i_i_i_15, i8 127, i8 %p_Val2_100_14

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_14"/></StgValue>
</operation>

<operation id="1552" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1318  %p_Val2_100_14_274 = select i1 %underflow_15, i8 -128, i8 %p_Val2_100_14

]]></Node>
<StgValue><ssdm name="p_Val2_100_14_274"/></StgValue>
</operation>

<operation id="1553" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1319  %this_assign_1_15 = select i1 %underflow_not_15, i8 %p_Val2_100_mux_14, i8 %p_Val2_100_14_274

]]></Node>
<StgValue><ssdm name="this_assign_1_15"/></StgValue>
</operation>

<operation id="1554" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1320  store i8 %this_assign_1_15, i8* %buffer1_1_96_4x4_p_V_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1400  %tmp66 = or i1 %brmerge40_demorgan_i_171, %tmp_325_15

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1556" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1401  %underflow_not_16 = or i1 %tmp66, %p_38_i_i9_15

]]></Node>
<StgValue><ssdm name="underflow_not_16"/></StgValue>
</operation>

<operation id="1557" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1402  %p_Val2_100_mux_15 = select i1 %brmerge_i_i_i_16, i8 127, i8 %p_Val2_100_15

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_15"/></StgValue>
</operation>

<operation id="1558" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1403  %p_Val2_100_15_276 = select i1 %underflow_s, i8 -128, i8 %p_Val2_100_15

]]></Node>
<StgValue><ssdm name="p_Val2_100_15_276"/></StgValue>
</operation>

<operation id="1559" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1404  %this_assign_1_16 = select i1 %underflow_not_16, i8 %p_Val2_100_mux_15, i8 %p_Val2_100_15_276

]]></Node>
<StgValue><ssdm name="this_assign_1_16"/></StgValue>
</operation>

<operation id="1560" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1405  store i8 %this_assign_1_16, i8* %buffer1_1_96_4x4_p_V_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1485  %tmp70 = or i1 %brmerge40_demorgan_i_173, %tmp_325_16

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1562" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1486  %underflow_not_17 = or i1 %tmp70, %p_38_i_i9_16

]]></Node>
<StgValue><ssdm name="underflow_not_17"/></StgValue>
</operation>

<operation id="1563" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1487  %p_Val2_100_mux_16 = select i1 %brmerge_i_i_i_17, i8 127, i8 %p_Val2_100_16

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_16"/></StgValue>
</operation>

<operation id="1564" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1488  %p_Val2_100_16_278 = select i1 %underflow_24, i8 -128, i8 %p_Val2_100_16

]]></Node>
<StgValue><ssdm name="p_Val2_100_16_278"/></StgValue>
</operation>

<operation id="1565" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1489  %this_assign_1_17 = select i1 %underflow_not_17, i8 %p_Val2_100_mux_16, i8 %p_Val2_100_16_278

]]></Node>
<StgValue><ssdm name="this_assign_1_17"/></StgValue>
</operation>

<operation id="1566" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1490  store i8 %this_assign_1_17, i8* %buffer1_1_96_4x4_p_V_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1570  %tmp74 = or i1 %brmerge40_demorgan_i_175, %tmp_325_17

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="1568" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1571  %underflow_not_18 = or i1 %tmp74, %p_38_i_i9_17

]]></Node>
<StgValue><ssdm name="underflow_not_18"/></StgValue>
</operation>

<operation id="1569" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1572  %p_Val2_100_mux_17 = select i1 %brmerge_i_i_i_18, i8 127, i8 %p_Val2_100_17

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_17"/></StgValue>
</operation>

<operation id="1570" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1573  %p_Val2_100_17_280 = select i1 %underflow_25, i8 -128, i8 %p_Val2_100_17

]]></Node>
<StgValue><ssdm name="p_Val2_100_17_280"/></StgValue>
</operation>

<operation id="1571" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1574  %this_assign_1_18 = select i1 %underflow_not_18, i8 %p_Val2_100_mux_17, i8 %p_Val2_100_17_280

]]></Node>
<StgValue><ssdm name="this_assign_1_18"/></StgValue>
</operation>

<operation id="1572" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1575  store i8 %this_assign_1_18, i8* %buffer1_1_96_4x4_p_V_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1655  %tmp78 = or i1 %brmerge40_demorgan_i_177, %tmp_325_18

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="1574" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1656  %underflow_not_19 = or i1 %tmp78, %p_38_i_i9_18

]]></Node>
<StgValue><ssdm name="underflow_not_19"/></StgValue>
</operation>

<operation id="1575" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1657  %p_Val2_100_mux_18 = select i1 %brmerge_i_i_i_19, i8 127, i8 %p_Val2_100_18

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_18"/></StgValue>
</operation>

<operation id="1576" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1658  %p_Val2_100_18_282 = select i1 %underflow_19, i8 -128, i8 %p_Val2_100_18

]]></Node>
<StgValue><ssdm name="p_Val2_100_18_282"/></StgValue>
</operation>

<operation id="1577" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1659  %this_assign_1_19 = select i1 %underflow_not_19, i8 %p_Val2_100_mux_18, i8 %p_Val2_100_18_282

]]></Node>
<StgValue><ssdm name="this_assign_1_19"/></StgValue>
</operation>

<operation id="1578" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1660  store i8 %this_assign_1_19, i8* %buffer1_1_96_4x4_p_V_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1740  %tmp82 = or i1 %brmerge40_demorgan_i_179, %tmp_325_19

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="1580" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1741  %underflow_not_20 = or i1 %tmp82, %p_38_i_i9_19

]]></Node>
<StgValue><ssdm name="underflow_not_20"/></StgValue>
</operation>

<operation id="1581" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1742  %p_Val2_100_mux_19 = select i1 %brmerge_i_i_i_20, i8 127, i8 %p_Val2_100_19

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_19"/></StgValue>
</operation>

<operation id="1582" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1743  %p_Val2_100_19_284 = select i1 %underflow_20, i8 -128, i8 %p_Val2_100_19

]]></Node>
<StgValue><ssdm name="p_Val2_100_19_284"/></StgValue>
</operation>

<operation id="1583" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1744  %this_assign_1_20 = select i1 %underflow_not_20, i8 %p_Val2_100_mux_19, i8 %p_Val2_100_19_284

]]></Node>
<StgValue><ssdm name="this_assign_1_20"/></StgValue>
</operation>

<operation id="1584" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1745  store i8 %this_assign_1_20, i8* %buffer1_1_96_4x4_p_V_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1825  %tmp86 = or i1 %brmerge40_demorgan_i_181, %tmp_325_20

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1586" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1826  %underflow_not_21 = or i1 %tmp86, %p_38_i_i9_20

]]></Node>
<StgValue><ssdm name="underflow_not_21"/></StgValue>
</operation>

<operation id="1587" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1827  %p_Val2_100_mux_20 = select i1 %brmerge_i_i_i_21, i8 127, i8 %p_Val2_100_20

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_20"/></StgValue>
</operation>

<operation id="1588" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1828  %p_Val2_100_20_286 = select i1 %underflow_21, i8 -128, i8 %p_Val2_100_20

]]></Node>
<StgValue><ssdm name="p_Val2_100_20_286"/></StgValue>
</operation>

<operation id="1589" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1829  %this_assign_1_21 = select i1 %underflow_not_21, i8 %p_Val2_100_mux_20, i8 %p_Val2_100_20_286

]]></Node>
<StgValue><ssdm name="this_assign_1_21"/></StgValue>
</operation>

<operation id="1590" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1830  store i8 %this_assign_1_21, i8* %buffer1_1_96_4x4_p_V_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1910  %tmp90 = or i1 %brmerge40_demorgan_i_183, %tmp_325_21

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="1592" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1911  %underflow_not_22 = or i1 %tmp90, %p_38_i_i9_21

]]></Node>
<StgValue><ssdm name="underflow_not_22"/></StgValue>
</operation>

<operation id="1593" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1912  %p_Val2_100_mux_21 = select i1 %brmerge_i_i_i_22, i8 127, i8 %p_Val2_100_21

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_21"/></StgValue>
</operation>

<operation id="1594" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1913  %p_Val2_100_21_288 = select i1 %underflow_22, i8 -128, i8 %p_Val2_100_21

]]></Node>
<StgValue><ssdm name="p_Val2_100_21_288"/></StgValue>
</operation>

<operation id="1595" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1914  %this_assign_1_22 = select i1 %underflow_not_22, i8 %p_Val2_100_mux_21, i8 %p_Val2_100_21_288

]]></Node>
<StgValue><ssdm name="this_assign_1_22"/></StgValue>
</operation>

<operation id="1596" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1915  store i8 %this_assign_1_22, i8* %buffer1_1_96_4x4_p_V_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1995  %tmp94 = or i1 %brmerge40_demorgan_i_185, %tmp_325_22

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="1598" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1996  %underflow_not_s = or i1 %tmp94, %p_38_i_i9_22

]]></Node>
<StgValue><ssdm name="underflow_not_s"/></StgValue>
</operation>

<operation id="1599" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1997  %p_Val2_100_mux_22 = select i1 %brmerge_i_i_i_s, i8 127, i8 %p_Val2_100_22

]]></Node>
<StgValue><ssdm name="p_Val2_100_mux_22"/></StgValue>
</operation>

<operation id="1600" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1998  %p_Val2_100_22_290 = select i1 %underflow_23, i8 -128, i8 %p_Val2_100_22

]]></Node>
<StgValue><ssdm name="p_Val2_100_22_290"/></StgValue>
</operation>

<operation id="1601" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1999  %this_assign_1_s = select i1 %underflow_not_s, i8 %p_Val2_100_mux_22, i8 %p_Val2_100_22_290

]]></Node>
<StgValue><ssdm name="this_assign_1_s"/></StgValue>
</operation>

<operation id="1602" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2000  store i8 %this_assign_1_s, i8* %buffer1_1_96_4x4_p_V_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1603" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:46  %buffer1_1_96_4x4_p_V_120 = load i8* %buffer1_1_96_4x4_p_V_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="1604" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:131  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="1605" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:216  %buffer1_1_96_4x4_p_V_124 = load i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="1606" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:301  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="1607" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:386  %buffer1_1_96_4x4_p_V_128 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="1608" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:471  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="1609" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:556  %buffer1_1_96_4x4_p_V_132 = load i8* %buffer1_1_96_4x4_p_V_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="1610" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:641  %buffer1_1_96_4x4_p_V_134 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="1611" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:726  %buffer1_1_96_4x4_p_V_136 = load i8* %buffer1_1_96_4x4_p_V_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="1612" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:811  %buffer1_1_96_4x4_p_V_138 = load i8* %buffer1_1_96_4x4_p_V_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="1613" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:896  %buffer1_1_96_4x4_p_V_140 = load i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="1614" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:981  %buffer1_1_96_4x4_p_V_142 = load i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="1615" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1066  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="1616" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1151  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="1617" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1236  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="1618" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1321  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="1619" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1406  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="1620" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1491  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="1621" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1576  %buffer1_1_96_4x4_p_V_156 = load i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_156"/></StgValue>
</operation>

<operation id="1622" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1661  %buffer1_1_96_4x4_p_V_158 = load i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_158"/></StgValue>
</operation>

<operation id="1623" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1746  %buffer1_1_96_4x4_p_V_160 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_160"/></StgValue>
</operation>

<operation id="1624" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1831  %buffer1_1_96_4x4_p_V_162 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_162"/></StgValue>
</operation>

<operation id="1625" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1916  %buffer1_1_96_4x4_p_V_164 = load i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_164"/></StgValue>
</operation>

<operation id="1626" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2001  %buffer1_1_96_4x4_p_V_166 = load i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_166"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1627" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:46  %buffer1_1_96_4x4_p_V_120 = load i8* %buffer1_1_96_4x4_p_V_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_120"/></StgValue>
</operation>

<operation id="1628" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:131  %buffer1_1_96_4x4_p_V_122 = load i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_122"/></StgValue>
</operation>

<operation id="1629" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:216  %buffer1_1_96_4x4_p_V_124 = load i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_124"/></StgValue>
</operation>

<operation id="1630" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:301  %buffer1_1_96_4x4_p_V_126 = load i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_126"/></StgValue>
</operation>

<operation id="1631" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:386  %buffer1_1_96_4x4_p_V_128 = load i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_128"/></StgValue>
</operation>

<operation id="1632" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:471  %buffer1_1_96_4x4_p_V_130 = load i8* %buffer1_1_96_4x4_p_V_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_130"/></StgValue>
</operation>

<operation id="1633" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:556  %buffer1_1_96_4x4_p_V_132 = load i8* %buffer1_1_96_4x4_p_V_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_132"/></StgValue>
</operation>

<operation id="1634" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:641  %buffer1_1_96_4x4_p_V_134 = load i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_134"/></StgValue>
</operation>

<operation id="1635" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:726  %buffer1_1_96_4x4_p_V_136 = load i8* %buffer1_1_96_4x4_p_V_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_136"/></StgValue>
</operation>

<operation id="1636" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:811  %buffer1_1_96_4x4_p_V_138 = load i8* %buffer1_1_96_4x4_p_V_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_138"/></StgValue>
</operation>

<operation id="1637" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:896  %buffer1_1_96_4x4_p_V_140 = load i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_140"/></StgValue>
</operation>

<operation id="1638" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:981  %buffer1_1_96_4x4_p_V_142 = load i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_142"/></StgValue>
</operation>

<operation id="1639" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1066  %buffer1_1_96_4x4_p_V_144 = load i8* %buffer1_1_96_4x4_p_V_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_144"/></StgValue>
</operation>

<operation id="1640" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1151  %buffer1_1_96_4x4_p_V_146 = load i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_146"/></StgValue>
</operation>

<operation id="1641" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1236  %buffer1_1_96_4x4_p_V_148 = load i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_148"/></StgValue>
</operation>

<operation id="1642" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1321  %buffer1_1_96_4x4_p_V_150 = load i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_150"/></StgValue>
</operation>

<operation id="1643" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1406  %buffer1_1_96_4x4_p_V_152 = load i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_152"/></StgValue>
</operation>

<operation id="1644" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1491  %buffer1_1_96_4x4_p_V_154 = load i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_154"/></StgValue>
</operation>

<operation id="1645" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1576  %buffer1_1_96_4x4_p_V_156 = load i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_156"/></StgValue>
</operation>

<operation id="1646" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1661  %buffer1_1_96_4x4_p_V_158 = load i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_158"/></StgValue>
</operation>

<operation id="1647" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1746  %buffer1_1_96_4x4_p_V_160 = load i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_160"/></StgValue>
</operation>

<operation id="1648" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1831  %buffer1_1_96_4x4_p_V_162 = load i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_162"/></StgValue>
</operation>

<operation id="1649" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1916  %buffer1_1_96_4x4_p_V_164 = load i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_164"/></StgValue>
</operation>

<operation id="1650" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2001  %buffer1_1_96_4x4_p_V_166 = load i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_166"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:47  %tmp_150 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_120, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:48  %tmp_238_cast = sext i14 %tmp_150 to i17

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="1653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:49  %tmp_151 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1654" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:50  %p_Val2_34 = add i17 %tmp_151, %tmp_238_cast

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="1655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:51  %tmp_1050 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_34, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="1656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:52  %p_Val2_35 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_34, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="1657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:54  %tmp_152 = zext i1 %tmp_1051 to i8

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1658" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:55  %tmp_1052 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_34, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="1659" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:56  %p_Val2_36 = add i8 %tmp_152, %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="1660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:57  %tmp_1053 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_36, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="1661" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:58  %tmp_153 = xor i1 %tmp_1053, true

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1662" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:59  %carry_9 = and i1 %tmp_1052, %tmp_153

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="1663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:61  %p_Result_20 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_34, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="1664" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:62  %Range2_all_ones_10 = icmp eq i2 %p_Result_20, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="1665" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:63  %p_Result_21 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_34, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="1666" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:64  %Range1_all_ones_10 = icmp eq i3 %p_Result_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="1667" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:65  %Range1_all_zeros_10 = icmp eq i3 %p_Result_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="1668" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:132  %tmp_330_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_122, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_1"/></StgValue>
</operation>

<operation id="1669" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:133  %tmp_330_1_cast = sext i14 %tmp_330_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_1_cast"/></StgValue>
</operation>

<operation id="1670" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:134  %tmp_331_1 = sext i16 %rr_1_V_71 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_1"/></StgValue>
</operation>

<operation id="1671" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:135  %p_Val2_108_1 = add i17 %tmp_331_1, %tmp_330_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_1"/></StgValue>
</operation>

<operation id="1672" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:136  %tmp_1060 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1060"/></StgValue>
</operation>

<operation id="1673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:137  %p_Val2_109_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_1"/></StgValue>
</operation>

<operation id="1674" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:139  %tmp_334_1 = zext i1 %tmp_1061 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_1"/></StgValue>
</operation>

<operation id="1675" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:140  %tmp_1062 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="1676" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:141  %p_Val2_110_1 = add i8 %tmp_334_1, %p_Val2_109_1

]]></Node>
<StgValue><ssdm name="p_Val2_110_1"/></StgValue>
</operation>

<operation id="1677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:142  %tmp_1063 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="1678" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:143  %tmp_338_1 = xor i1 %tmp_1063, true

]]></Node>
<StgValue><ssdm name="tmp_338_1"/></StgValue>
</operation>

<operation id="1679" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:144  %carry_30_1 = and i1 %tmp_1062, %tmp_338_1

]]></Node>
<StgValue><ssdm name="carry_30_1"/></StgValue>
</operation>

<operation id="1680" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:146  %p_Result_198_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_1"/></StgValue>
</operation>

<operation id="1681" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:147  %Range2_all_ones_10_1 = icmp eq i2 %p_Result_198_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_1"/></StgValue>
</operation>

<operation id="1682" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:148  %p_Result_199_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_1"/></StgValue>
</operation>

<operation id="1683" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:149  %Range1_all_ones_10_1 = icmp eq i3 %p_Result_199_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_1"/></StgValue>
</operation>

<operation id="1684" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:150  %Range1_all_zeros_10_1 = icmp eq i3 %p_Result_199_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_1"/></StgValue>
</operation>

<operation id="1685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:217  %tmp_330_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_124, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_2"/></StgValue>
</operation>

<operation id="1686" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:218  %tmp_330_2_cast = sext i14 %tmp_330_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_2_cast"/></StgValue>
</operation>

<operation id="1687" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:219  %tmp_331_2 = sext i16 %rr_1_V_72 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_2"/></StgValue>
</operation>

<operation id="1688" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:220  %p_Val2_108_2 = add i17 %tmp_331_2, %tmp_330_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_2"/></StgValue>
</operation>

<operation id="1689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:221  %tmp_1070 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="1690" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:222  %p_Val2_109_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_2"/></StgValue>
</operation>

<operation id="1691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:224  %tmp_334_2 = zext i1 %tmp_1071 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_2"/></StgValue>
</operation>

<operation id="1692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:225  %tmp_1072 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="1693" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:226  %p_Val2_110_2 = add i8 %tmp_334_2, %p_Val2_109_2

]]></Node>
<StgValue><ssdm name="p_Val2_110_2"/></StgValue>
</operation>

<operation id="1694" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:227  %tmp_1073 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="1695" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:228  %tmp_338_2 = xor i1 %tmp_1073, true

]]></Node>
<StgValue><ssdm name="tmp_338_2"/></StgValue>
</operation>

<operation id="1696" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:229  %carry_30_2 = and i1 %tmp_1072, %tmp_338_2

]]></Node>
<StgValue><ssdm name="carry_30_2"/></StgValue>
</operation>

<operation id="1697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:231  %p_Result_198_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_2"/></StgValue>
</operation>

<operation id="1698" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:232  %Range2_all_ones_10_2 = icmp eq i2 %p_Result_198_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_2"/></StgValue>
</operation>

<operation id="1699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:233  %p_Result_199_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_2"/></StgValue>
</operation>

<operation id="1700" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:234  %Range1_all_ones_10_2 = icmp eq i3 %p_Result_199_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_2"/></StgValue>
</operation>

<operation id="1701" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:235  %Range1_all_zeros_10_2 = icmp eq i3 %p_Result_199_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_2"/></StgValue>
</operation>

<operation id="1702" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:302  %tmp_330_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_126, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_3"/></StgValue>
</operation>

<operation id="1703" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:303  %tmp_330_3_cast = sext i14 %tmp_330_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_3_cast"/></StgValue>
</operation>

<operation id="1704" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:304  %tmp_331_3 = sext i16 %rr_1_V_73 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_3"/></StgValue>
</operation>

<operation id="1705" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:305  %p_Val2_108_3 = add i17 %tmp_331_3, %tmp_330_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_3"/></StgValue>
</operation>

<operation id="1706" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:306  %tmp_1080 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="1707" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:307  %p_Val2_109_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_3"/></StgValue>
</operation>

<operation id="1708" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:309  %tmp_334_3 = zext i1 %tmp_1081 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_3"/></StgValue>
</operation>

<operation id="1709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:310  %tmp_1082 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="1710" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:311  %p_Val2_110_3 = add i8 %tmp_334_3, %p_Val2_109_3

]]></Node>
<StgValue><ssdm name="p_Val2_110_3"/></StgValue>
</operation>

<operation id="1711" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:312  %tmp_1083 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="1712" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:313  %tmp_338_3 = xor i1 %tmp_1083, true

]]></Node>
<StgValue><ssdm name="tmp_338_3"/></StgValue>
</operation>

<operation id="1713" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:314  %carry_30_3 = and i1 %tmp_1082, %tmp_338_3

]]></Node>
<StgValue><ssdm name="carry_30_3"/></StgValue>
</operation>

<operation id="1714" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:316  %p_Result_198_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_3"/></StgValue>
</operation>

<operation id="1715" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:317  %Range2_all_ones_10_3 = icmp eq i2 %p_Result_198_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_3"/></StgValue>
</operation>

<operation id="1716" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:318  %p_Result_199_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_3"/></StgValue>
</operation>

<operation id="1717" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:319  %Range1_all_ones_10_3 = icmp eq i3 %p_Result_199_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_3"/></StgValue>
</operation>

<operation id="1718" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:320  %Range1_all_zeros_10_3 = icmp eq i3 %p_Result_199_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_3"/></StgValue>
</operation>

<operation id="1719" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:387  %tmp_330_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_128, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_4"/></StgValue>
</operation>

<operation id="1720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:388  %tmp_330_4_cast = sext i14 %tmp_330_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_4_cast"/></StgValue>
</operation>

<operation id="1721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:389  %tmp_331_4 = sext i16 %rr_1_V_74 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_4"/></StgValue>
</operation>

<operation id="1722" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:390  %p_Val2_108_4 = add i17 %tmp_331_4, %tmp_330_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_4"/></StgValue>
</operation>

<operation id="1723" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:391  %tmp_1090 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="1724" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:392  %p_Val2_109_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_4"/></StgValue>
</operation>

<operation id="1725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:394  %tmp_334_4 = zext i1 %tmp_1091 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_4"/></StgValue>
</operation>

<operation id="1726" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:395  %tmp_1092 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="1727" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:396  %p_Val2_110_4 = add i8 %tmp_334_4, %p_Val2_109_4

]]></Node>
<StgValue><ssdm name="p_Val2_110_4"/></StgValue>
</operation>

<operation id="1728" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:397  %tmp_1093 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="1729" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:398  %tmp_338_4 = xor i1 %tmp_1093, true

]]></Node>
<StgValue><ssdm name="tmp_338_4"/></StgValue>
</operation>

<operation id="1730" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:399  %carry_30_4 = and i1 %tmp_1092, %tmp_338_4

]]></Node>
<StgValue><ssdm name="carry_30_4"/></StgValue>
</operation>

<operation id="1731" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:401  %p_Result_198_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_4"/></StgValue>
</operation>

<operation id="1732" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:402  %Range2_all_ones_10_4 = icmp eq i2 %p_Result_198_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_4"/></StgValue>
</operation>

<operation id="1733" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:403  %p_Result_199_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_4"/></StgValue>
</operation>

<operation id="1734" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:404  %Range1_all_ones_10_4 = icmp eq i3 %p_Result_199_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_4"/></StgValue>
</operation>

<operation id="1735" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:405  %Range1_all_zeros_10_4 = icmp eq i3 %p_Result_199_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_4"/></StgValue>
</operation>

<operation id="1736" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:472  %tmp_330_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_130, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_5"/></StgValue>
</operation>

<operation id="1737" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:473  %tmp_330_5_cast = sext i14 %tmp_330_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_5_cast"/></StgValue>
</operation>

<operation id="1738" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:474  %tmp_331_5 = sext i16 %rr_1_V_75 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_5"/></StgValue>
</operation>

<operation id="1739" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:475  %p_Val2_108_5 = add i17 %tmp_331_5, %tmp_330_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_5"/></StgValue>
</operation>

<operation id="1740" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:476  %tmp_1100 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="1741" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:477  %p_Val2_109_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_5"/></StgValue>
</operation>

<operation id="1742" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:479  %tmp_334_5 = zext i1 %tmp_1101 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_5"/></StgValue>
</operation>

<operation id="1743" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:480  %tmp_1102 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="1744" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:481  %p_Val2_110_5 = add i8 %tmp_334_5, %p_Val2_109_5

]]></Node>
<StgValue><ssdm name="p_Val2_110_5"/></StgValue>
</operation>

<operation id="1745" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:482  %tmp_1103 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="1746" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:483  %tmp_338_5 = xor i1 %tmp_1103, true

]]></Node>
<StgValue><ssdm name="tmp_338_5"/></StgValue>
</operation>

<operation id="1747" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:484  %carry_30_5 = and i1 %tmp_1102, %tmp_338_5

]]></Node>
<StgValue><ssdm name="carry_30_5"/></StgValue>
</operation>

<operation id="1748" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:486  %p_Result_198_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_5"/></StgValue>
</operation>

<operation id="1749" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:487  %Range2_all_ones_10_5 = icmp eq i2 %p_Result_198_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_5"/></StgValue>
</operation>

<operation id="1750" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:488  %p_Result_199_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_5"/></StgValue>
</operation>

<operation id="1751" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:489  %Range1_all_ones_10_5 = icmp eq i3 %p_Result_199_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_5"/></StgValue>
</operation>

<operation id="1752" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:490  %Range1_all_zeros_10_5 = icmp eq i3 %p_Result_199_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_5"/></StgValue>
</operation>

<operation id="1753" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:557  %tmp_330_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_132, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_6"/></StgValue>
</operation>

<operation id="1754" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:558  %tmp_330_6_cast = sext i14 %tmp_330_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_6_cast"/></StgValue>
</operation>

<operation id="1755" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:559  %tmp_331_6 = sext i16 %rr_1_V_76 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_6"/></StgValue>
</operation>

<operation id="1756" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:560  %p_Val2_108_6 = add i17 %tmp_331_6, %tmp_330_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_6"/></StgValue>
</operation>

<operation id="1757" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:561  %tmp_1110 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="1758" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:562  %p_Val2_109_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_6"/></StgValue>
</operation>

<operation id="1759" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:564  %tmp_334_6 = zext i1 %tmp_1111 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_6"/></StgValue>
</operation>

<operation id="1760" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:565  %tmp_1112 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="1761" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:566  %p_Val2_110_6 = add i8 %tmp_334_6, %p_Val2_109_6

]]></Node>
<StgValue><ssdm name="p_Val2_110_6"/></StgValue>
</operation>

<operation id="1762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:567  %tmp_1113 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="1763" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:568  %tmp_338_6 = xor i1 %tmp_1113, true

]]></Node>
<StgValue><ssdm name="tmp_338_6"/></StgValue>
</operation>

<operation id="1764" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:569  %carry_30_6 = and i1 %tmp_1112, %tmp_338_6

]]></Node>
<StgValue><ssdm name="carry_30_6"/></StgValue>
</operation>

<operation id="1765" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:571  %p_Result_198_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_6"/></StgValue>
</operation>

<operation id="1766" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:572  %Range2_all_ones_10_6 = icmp eq i2 %p_Result_198_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_6"/></StgValue>
</operation>

<operation id="1767" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:573  %p_Result_199_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_6"/></StgValue>
</operation>

<operation id="1768" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:574  %Range1_all_ones_10_6 = icmp eq i3 %p_Result_199_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_6"/></StgValue>
</operation>

<operation id="1769" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:575  %Range1_all_zeros_10_6 = icmp eq i3 %p_Result_199_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_6"/></StgValue>
</operation>

<operation id="1770" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:642  %tmp_330_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_134, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_7"/></StgValue>
</operation>

<operation id="1771" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:643  %tmp_330_7_cast = sext i14 %tmp_330_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_7_cast"/></StgValue>
</operation>

<operation id="1772" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:644  %tmp_331_7 = sext i16 %rr_1_V_77 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_7"/></StgValue>
</operation>

<operation id="1773" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:645  %p_Val2_108_7 = add i17 %tmp_331_7, %tmp_330_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_7"/></StgValue>
</operation>

<operation id="1774" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:646  %tmp_1120 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="1775" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:647  %p_Val2_109_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_7"/></StgValue>
</operation>

<operation id="1776" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:649  %tmp_334_7 = zext i1 %tmp_1121 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_7"/></StgValue>
</operation>

<operation id="1777" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:650  %tmp_1122 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="1778" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:651  %p_Val2_110_7 = add i8 %tmp_334_7, %p_Val2_109_7

]]></Node>
<StgValue><ssdm name="p_Val2_110_7"/></StgValue>
</operation>

<operation id="1779" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:652  %tmp_1123 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="1780" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:653  %tmp_338_7 = xor i1 %tmp_1123, true

]]></Node>
<StgValue><ssdm name="tmp_338_7"/></StgValue>
</operation>

<operation id="1781" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:654  %carry_30_7 = and i1 %tmp_1122, %tmp_338_7

]]></Node>
<StgValue><ssdm name="carry_30_7"/></StgValue>
</operation>

<operation id="1782" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:656  %p_Result_198_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_7"/></StgValue>
</operation>

<operation id="1783" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:657  %Range2_all_ones_10_7 = icmp eq i2 %p_Result_198_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_7"/></StgValue>
</operation>

<operation id="1784" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:658  %p_Result_199_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_7"/></StgValue>
</operation>

<operation id="1785" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:659  %Range1_all_ones_10_7 = icmp eq i3 %p_Result_199_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_7"/></StgValue>
</operation>

<operation id="1786" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:660  %Range1_all_zeros_10_7 = icmp eq i3 %p_Result_199_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_7"/></StgValue>
</operation>

<operation id="1787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:727  %tmp_330_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_136, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_8"/></StgValue>
</operation>

<operation id="1788" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:728  %tmp_330_8_cast = sext i14 %tmp_330_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_8_cast"/></StgValue>
</operation>

<operation id="1789" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:729  %tmp_331_8 = sext i16 %rr_1_V_78 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_8"/></StgValue>
</operation>

<operation id="1790" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:730  %p_Val2_108_8 = add i17 %tmp_331_8, %tmp_330_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_8"/></StgValue>
</operation>

<operation id="1791" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:731  %tmp_1130 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="1792" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:732  %p_Val2_109_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_8"/></StgValue>
</operation>

<operation id="1793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:734  %tmp_334_8 = zext i1 %tmp_1131 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_8"/></StgValue>
</operation>

<operation id="1794" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:735  %tmp_1132 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="1795" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:736  %p_Val2_110_8 = add i8 %tmp_334_8, %p_Val2_109_8

]]></Node>
<StgValue><ssdm name="p_Val2_110_8"/></StgValue>
</operation>

<operation id="1796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:737  %tmp_1133 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="1797" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:738  %tmp_338_8 = xor i1 %tmp_1133, true

]]></Node>
<StgValue><ssdm name="tmp_338_8"/></StgValue>
</operation>

<operation id="1798" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:739  %carry_30_8 = and i1 %tmp_1132, %tmp_338_8

]]></Node>
<StgValue><ssdm name="carry_30_8"/></StgValue>
</operation>

<operation id="1799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:741  %p_Result_198_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_8"/></StgValue>
</operation>

<operation id="1800" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:742  %Range2_all_ones_10_8 = icmp eq i2 %p_Result_198_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_8"/></StgValue>
</operation>

<operation id="1801" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:743  %p_Result_199_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_8"/></StgValue>
</operation>

<operation id="1802" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:744  %Range1_all_ones_10_8 = icmp eq i3 %p_Result_199_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_8"/></StgValue>
</operation>

<operation id="1803" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:745  %Range1_all_zeros_10_8 = icmp eq i3 %p_Result_199_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_8"/></StgValue>
</operation>

<operation id="1804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:812  %tmp_330_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_138, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_9"/></StgValue>
</operation>

<operation id="1805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:813  %tmp_330_9_cast = sext i14 %tmp_330_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_9_cast"/></StgValue>
</operation>

<operation id="1806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:814  %tmp_331_9 = sext i16 %rr_1_V_79 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_9"/></StgValue>
</operation>

<operation id="1807" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:815  %p_Val2_108_9 = add i17 %tmp_331_9, %tmp_330_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_9"/></StgValue>
</operation>

<operation id="1808" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:816  %tmp_1140 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1140"/></StgValue>
</operation>

<operation id="1809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:817  %p_Val2_109_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_9"/></StgValue>
</operation>

<operation id="1810" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:819  %tmp_334_9 = zext i1 %tmp_1141 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_9"/></StgValue>
</operation>

<operation id="1811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:820  %tmp_1142 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1142"/></StgValue>
</operation>

<operation id="1812" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:821  %p_Val2_110_9 = add i8 %tmp_334_9, %p_Val2_109_9

]]></Node>
<StgValue><ssdm name="p_Val2_110_9"/></StgValue>
</operation>

<operation id="1813" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:822  %tmp_1143 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1143"/></StgValue>
</operation>

<operation id="1814" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:823  %tmp_338_9 = xor i1 %tmp_1143, true

]]></Node>
<StgValue><ssdm name="tmp_338_9"/></StgValue>
</operation>

<operation id="1815" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:824  %carry_30_9 = and i1 %tmp_1142, %tmp_338_9

]]></Node>
<StgValue><ssdm name="carry_30_9"/></StgValue>
</operation>

<operation id="1816" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:826  %p_Result_198_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_9"/></StgValue>
</operation>

<operation id="1817" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:827  %Range2_all_ones_10_9 = icmp eq i2 %p_Result_198_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_9"/></StgValue>
</operation>

<operation id="1818" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:828  %p_Result_199_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_9"/></StgValue>
</operation>

<operation id="1819" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:829  %Range1_all_ones_10_9 = icmp eq i3 %p_Result_199_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_9"/></StgValue>
</operation>

<operation id="1820" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:830  %Range1_all_zeros_10_9 = icmp eq i3 %p_Result_199_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_9"/></StgValue>
</operation>

<operation id="1821" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:897  %tmp_330_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_140, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_s"/></StgValue>
</operation>

<operation id="1822" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:898  %tmp_330_cast = sext i14 %tmp_330_s to i17

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="1823" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:899  %tmp_331_s = sext i16 %rr_1_V_80 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_s"/></StgValue>
</operation>

<operation id="1824" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:900  %p_Val2_108_s = add i17 %tmp_331_s, %tmp_330_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_s"/></StgValue>
</operation>

<operation id="1825" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:901  %tmp_1150 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1150"/></StgValue>
</operation>

<operation id="1826" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:902  %p_Val2_109_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_s"/></StgValue>
</operation>

<operation id="1827" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:904  %tmp_334_s = zext i1 %tmp_1151 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_s"/></StgValue>
</operation>

<operation id="1828" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:905  %tmp_1152 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1152"/></StgValue>
</operation>

<operation id="1829" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:906  %p_Val2_110_s = add i8 %tmp_334_s, %p_Val2_109_s

]]></Node>
<StgValue><ssdm name="p_Val2_110_s"/></StgValue>
</operation>

<operation id="1830" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:907  %tmp_1153 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1153"/></StgValue>
</operation>

<operation id="1831" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:908  %tmp_338_s = xor i1 %tmp_1153, true

]]></Node>
<StgValue><ssdm name="tmp_338_s"/></StgValue>
</operation>

<operation id="1832" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:909  %carry_30_s = and i1 %tmp_1152, %tmp_338_s

]]></Node>
<StgValue><ssdm name="carry_30_s"/></StgValue>
</operation>

<operation id="1833" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:911  %p_Result_198_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_s"/></StgValue>
</operation>

<operation id="1834" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:912  %Range2_all_ones_10_s = icmp eq i2 %p_Result_198_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_s"/></StgValue>
</operation>

<operation id="1835" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:913  %p_Result_199_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_s"/></StgValue>
</operation>

<operation id="1836" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:914  %Range1_all_ones_10_s = icmp eq i3 %p_Result_199_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_s"/></StgValue>
</operation>

<operation id="1837" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:915  %Range1_all_zeros_10_s = icmp eq i3 %p_Result_199_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_s"/></StgValue>
</operation>

<operation id="1838" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:982  %tmp_330_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_142, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_10"/></StgValue>
</operation>

<operation id="1839" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:983  %tmp_330_10_cast = sext i14 %tmp_330_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_10_cast"/></StgValue>
</operation>

<operation id="1840" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:984  %tmp_331_10 = sext i16 %rr_1_V_81 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_10"/></StgValue>
</operation>

<operation id="1841" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:985  %p_Val2_108_10 = add i17 %tmp_331_10, %tmp_330_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_10"/></StgValue>
</operation>

<operation id="1842" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:986  %tmp_1160 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1160"/></StgValue>
</operation>

<operation id="1843" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:987  %p_Val2_109_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_10"/></StgValue>
</operation>

<operation id="1844" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:989  %tmp_334_10 = zext i1 %tmp_1161 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_10"/></StgValue>
</operation>

<operation id="1845" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:990  %tmp_1162 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1162"/></StgValue>
</operation>

<operation id="1846" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:991  %p_Val2_110_10 = add i8 %tmp_334_10, %p_Val2_109_10

]]></Node>
<StgValue><ssdm name="p_Val2_110_10"/></StgValue>
</operation>

<operation id="1847" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:992  %tmp_1163 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1163"/></StgValue>
</operation>

<operation id="1848" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:993  %tmp_338_10 = xor i1 %tmp_1163, true

]]></Node>
<StgValue><ssdm name="tmp_338_10"/></StgValue>
</operation>

<operation id="1849" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:994  %carry_30_10 = and i1 %tmp_1162, %tmp_338_10

]]></Node>
<StgValue><ssdm name="carry_30_10"/></StgValue>
</operation>

<operation id="1850" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:996  %p_Result_198_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_10"/></StgValue>
</operation>

<operation id="1851" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:997  %Range2_all_ones_10_10 = icmp eq i2 %p_Result_198_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_10"/></StgValue>
</operation>

<operation id="1852" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:998  %p_Result_199_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_10"/></StgValue>
</operation>

<operation id="1853" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:999  %Range1_all_ones_10_10 = icmp eq i3 %p_Result_199_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_10"/></StgValue>
</operation>

<operation id="1854" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1000  %Range1_all_zeros_10_10 = icmp eq i3 %p_Result_199_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_10"/></StgValue>
</operation>

<operation id="1855" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1067  %tmp_330_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_144, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_11"/></StgValue>
</operation>

<operation id="1856" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1068  %tmp_330_11_cast = sext i14 %tmp_330_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_11_cast"/></StgValue>
</operation>

<operation id="1857" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1069  %tmp_331_11 = sext i16 %rr_1_V_82 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_11"/></StgValue>
</operation>

<operation id="1858" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1070  %p_Val2_108_11 = add i17 %tmp_331_11, %tmp_330_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_11"/></StgValue>
</operation>

<operation id="1859" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1071  %tmp_1170 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_11, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1170"/></StgValue>
</operation>

<operation id="1860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1072  %p_Val2_109_11 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_11, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_11"/></StgValue>
</operation>

<operation id="1861" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1074  %tmp_334_11 = zext i1 %tmp_1171 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_11"/></StgValue>
</operation>

<operation id="1862" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1075  %tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1172"/></StgValue>
</operation>

<operation id="1863" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1076  %p_Val2_110_11 = add i8 %tmp_334_11, %p_Val2_109_11

]]></Node>
<StgValue><ssdm name="p_Val2_110_11"/></StgValue>
</operation>

<operation id="1864" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1077  %tmp_1173 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1173"/></StgValue>
</operation>

<operation id="1865" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1078  %tmp_338_11 = xor i1 %tmp_1173, true

]]></Node>
<StgValue><ssdm name="tmp_338_11"/></StgValue>
</operation>

<operation id="1866" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1079  %carry_30_11 = and i1 %tmp_1172, %tmp_338_11

]]></Node>
<StgValue><ssdm name="carry_30_11"/></StgValue>
</operation>

<operation id="1867" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1081  %p_Result_198_11 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_11, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_11"/></StgValue>
</operation>

<operation id="1868" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1082  %Range2_all_ones_10_11 = icmp eq i2 %p_Result_198_11, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_11"/></StgValue>
</operation>

<operation id="1869" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1083  %p_Result_199_11 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_11, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_11"/></StgValue>
</operation>

<operation id="1870" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1084  %Range1_all_ones_10_11 = icmp eq i3 %p_Result_199_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_11"/></StgValue>
</operation>

<operation id="1871" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1085  %Range1_all_zeros_10_11 = icmp eq i3 %p_Result_199_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_11"/></StgValue>
</operation>

<operation id="1872" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1152  %tmp_330_12 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_146, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_12"/></StgValue>
</operation>

<operation id="1873" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1153  %tmp_330_12_cast = sext i14 %tmp_330_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_12_cast"/></StgValue>
</operation>

<operation id="1874" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1154  %tmp_331_12 = sext i16 %rr_1_V_83 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_12"/></StgValue>
</operation>

<operation id="1875" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1155  %p_Val2_108_12 = add i17 %tmp_331_12, %tmp_330_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_12"/></StgValue>
</operation>

<operation id="1876" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1156  %tmp_1180 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_12, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1180"/></StgValue>
</operation>

<operation id="1877" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1157  %p_Val2_109_12 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_12, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_12"/></StgValue>
</operation>

<operation id="1878" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1159  %tmp_334_12 = zext i1 %tmp_1181 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_12"/></StgValue>
</operation>

<operation id="1879" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1160  %tmp_1182 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1182"/></StgValue>
</operation>

<operation id="1880" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1161  %p_Val2_110_12 = add i8 %tmp_334_12, %p_Val2_109_12

]]></Node>
<StgValue><ssdm name="p_Val2_110_12"/></StgValue>
</operation>

<operation id="1881" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1162  %tmp_1183 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1183"/></StgValue>
</operation>

<operation id="1882" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1163  %tmp_338_12 = xor i1 %tmp_1183, true

]]></Node>
<StgValue><ssdm name="tmp_338_12"/></StgValue>
</operation>

<operation id="1883" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1164  %carry_30_12 = and i1 %tmp_1182, %tmp_338_12

]]></Node>
<StgValue><ssdm name="carry_30_12"/></StgValue>
</operation>

<operation id="1884" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1166  %p_Result_198_12 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_12, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_12"/></StgValue>
</operation>

<operation id="1885" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1167  %Range2_all_ones_10_12 = icmp eq i2 %p_Result_198_12, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_12"/></StgValue>
</operation>

<operation id="1886" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1168  %p_Result_199_12 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_12, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_12"/></StgValue>
</operation>

<operation id="1887" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1169  %Range1_all_ones_10_12 = icmp eq i3 %p_Result_199_12, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_12"/></StgValue>
</operation>

<operation id="1888" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1170  %Range1_all_zeros_10_12 = icmp eq i3 %p_Result_199_12, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_12"/></StgValue>
</operation>

<operation id="1889" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1237  %tmp_330_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_148, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_13"/></StgValue>
</operation>

<operation id="1890" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1238  %tmp_330_13_cast = sext i14 %tmp_330_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_13_cast"/></StgValue>
</operation>

<operation id="1891" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1239  %tmp_331_13 = sext i16 %rr_1_V_84 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_13"/></StgValue>
</operation>

<operation id="1892" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1240  %p_Val2_108_13 = add i17 %tmp_331_13, %tmp_330_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_13"/></StgValue>
</operation>

<operation id="1893" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1241  %tmp_1190 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_13, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1190"/></StgValue>
</operation>

<operation id="1894" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1242  %p_Val2_109_13 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_13, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_13"/></StgValue>
</operation>

<operation id="1895" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1244  %tmp_334_13 = zext i1 %tmp_1191 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_13"/></StgValue>
</operation>

<operation id="1896" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1245  %tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1192"/></StgValue>
</operation>

<operation id="1897" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1246  %p_Val2_110_13 = add i8 %tmp_334_13, %p_Val2_109_13

]]></Node>
<StgValue><ssdm name="p_Val2_110_13"/></StgValue>
</operation>

<operation id="1898" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1247  %tmp_1193 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1193"/></StgValue>
</operation>

<operation id="1899" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1248  %tmp_338_13 = xor i1 %tmp_1193, true

]]></Node>
<StgValue><ssdm name="tmp_338_13"/></StgValue>
</operation>

<operation id="1900" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1249  %carry_30_13 = and i1 %tmp_1192, %tmp_338_13

]]></Node>
<StgValue><ssdm name="carry_30_13"/></StgValue>
</operation>

<operation id="1901" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1251  %p_Result_198_13 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_13, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_13"/></StgValue>
</operation>

<operation id="1902" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1252  %Range2_all_ones_10_13 = icmp eq i2 %p_Result_198_13, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_13"/></StgValue>
</operation>

<operation id="1903" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1253  %p_Result_199_13 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_13, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_13"/></StgValue>
</operation>

<operation id="1904" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1254  %Range1_all_ones_10_13 = icmp eq i3 %p_Result_199_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_13"/></StgValue>
</operation>

<operation id="1905" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1255  %Range1_all_zeros_10_13 = icmp eq i3 %p_Result_199_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_13"/></StgValue>
</operation>

<operation id="1906" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1322  %tmp_330_14 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_150, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_14"/></StgValue>
</operation>

<operation id="1907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1323  %tmp_330_14_cast = sext i14 %tmp_330_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_14_cast"/></StgValue>
</operation>

<operation id="1908" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1324  %tmp_331_14 = sext i16 %rr_1_V_85 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_14"/></StgValue>
</operation>

<operation id="1909" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1325  %p_Val2_108_14 = add i17 %tmp_331_14, %tmp_330_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_14"/></StgValue>
</operation>

<operation id="1910" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1326  %tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_14, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1200"/></StgValue>
</operation>

<operation id="1911" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1327  %p_Val2_109_14 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_14, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_14"/></StgValue>
</operation>

<operation id="1912" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1329  %tmp_334_14 = zext i1 %tmp_1201 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_14"/></StgValue>
</operation>

<operation id="1913" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1330  %tmp_1202 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_14, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1202"/></StgValue>
</operation>

<operation id="1914" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1331  %p_Val2_110_14 = add i8 %tmp_334_14, %p_Val2_109_14

]]></Node>
<StgValue><ssdm name="p_Val2_110_14"/></StgValue>
</operation>

<operation id="1915" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1332  %tmp_1203 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1203"/></StgValue>
</operation>

<operation id="1916" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1333  %tmp_338_14 = xor i1 %tmp_1203, true

]]></Node>
<StgValue><ssdm name="tmp_338_14"/></StgValue>
</operation>

<operation id="1917" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1334  %carry_30_14 = and i1 %tmp_1202, %tmp_338_14

]]></Node>
<StgValue><ssdm name="carry_30_14"/></StgValue>
</operation>

<operation id="1918" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1336  %p_Result_198_14 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_14, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_14"/></StgValue>
</operation>

<operation id="1919" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1337  %Range2_all_ones_10_14 = icmp eq i2 %p_Result_198_14, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_14"/></StgValue>
</operation>

<operation id="1920" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1338  %p_Result_199_14 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_14, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_14"/></StgValue>
</operation>

<operation id="1921" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1339  %Range1_all_ones_10_14 = icmp eq i3 %p_Result_199_14, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_14"/></StgValue>
</operation>

<operation id="1922" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1340  %Range1_all_zeros_10_14 = icmp eq i3 %p_Result_199_14, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_14"/></StgValue>
</operation>

<operation id="1923" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1407  %tmp_330_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_152, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_15"/></StgValue>
</operation>

<operation id="1924" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1408  %tmp_330_15_cast = sext i14 %tmp_330_15 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_15_cast"/></StgValue>
</operation>

<operation id="1925" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1409  %tmp_331_15 = sext i16 %rr_1_V_86 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_15"/></StgValue>
</operation>

<operation id="1926" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1410  %p_Val2_108_15 = add i17 %tmp_331_15, %tmp_330_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_15"/></StgValue>
</operation>

<operation id="1927" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1411  %tmp_1210 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1210"/></StgValue>
</operation>

<operation id="1928" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1412  %p_Val2_109_15 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_15, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_15"/></StgValue>
</operation>

<operation id="1929" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1414  %tmp_334_15 = zext i1 %tmp_1211 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_15"/></StgValue>
</operation>

<operation id="1930" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1415  %tmp_1212 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1212"/></StgValue>
</operation>

<operation id="1931" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1416  %p_Val2_110_15 = add i8 %tmp_334_15, %p_Val2_109_15

]]></Node>
<StgValue><ssdm name="p_Val2_110_15"/></StgValue>
</operation>

<operation id="1932" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1417  %tmp_1213 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1213"/></StgValue>
</operation>

<operation id="1933" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1418  %tmp_338_15 = xor i1 %tmp_1213, true

]]></Node>
<StgValue><ssdm name="tmp_338_15"/></StgValue>
</operation>

<operation id="1934" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1419  %carry_30_15 = and i1 %tmp_1212, %tmp_338_15

]]></Node>
<StgValue><ssdm name="carry_30_15"/></StgValue>
</operation>

<operation id="1935" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1421  %p_Result_198_15 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_15, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_15"/></StgValue>
</operation>

<operation id="1936" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1422  %Range2_all_ones_10_15 = icmp eq i2 %p_Result_198_15, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_15"/></StgValue>
</operation>

<operation id="1937" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1423  %p_Result_199_15 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_15, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_15"/></StgValue>
</operation>

<operation id="1938" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1424  %Range1_all_ones_10_15 = icmp eq i3 %p_Result_199_15, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_15"/></StgValue>
</operation>

<operation id="1939" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1425  %Range1_all_zeros_10_15 = icmp eq i3 %p_Result_199_15, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_15"/></StgValue>
</operation>

<operation id="1940" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1492  %tmp_330_16 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_154, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_16"/></StgValue>
</operation>

<operation id="1941" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1493  %tmp_330_16_cast = sext i14 %tmp_330_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_16_cast"/></StgValue>
</operation>

<operation id="1942" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1494  %tmp_331_16 = sext i16 %rr_1_V_87 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_16"/></StgValue>
</operation>

<operation id="1943" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1495  %p_Val2_108_16 = add i17 %tmp_331_16, %tmp_330_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_16"/></StgValue>
</operation>

<operation id="1944" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1496  %tmp_1220 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_16, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="1945" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1497  %p_Val2_109_16 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_16, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_16"/></StgValue>
</operation>

<operation id="1946" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1499  %tmp_334_16 = zext i1 %tmp_1221 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_16"/></StgValue>
</operation>

<operation id="1947" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1500  %tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_16, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="1948" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1501  %p_Val2_110_16 = add i8 %tmp_334_16, %p_Val2_109_16

]]></Node>
<StgValue><ssdm name="p_Val2_110_16"/></StgValue>
</operation>

<operation id="1949" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1502  %tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="1950" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1503  %tmp_338_16 = xor i1 %tmp_1223, true

]]></Node>
<StgValue><ssdm name="tmp_338_16"/></StgValue>
</operation>

<operation id="1951" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1504  %carry_30_16 = and i1 %tmp_1222, %tmp_338_16

]]></Node>
<StgValue><ssdm name="carry_30_16"/></StgValue>
</operation>

<operation id="1952" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1506  %p_Result_198_16 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_16, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_16"/></StgValue>
</operation>

<operation id="1953" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1507  %Range2_all_ones_10_16 = icmp eq i2 %p_Result_198_16, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_16"/></StgValue>
</operation>

<operation id="1954" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1508  %p_Result_199_16 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_16, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_16"/></StgValue>
</operation>

<operation id="1955" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1509  %Range1_all_ones_10_16 = icmp eq i3 %p_Result_199_16, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_16"/></StgValue>
</operation>

<operation id="1956" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1510  %Range1_all_zeros_10_16 = icmp eq i3 %p_Result_199_16, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_16"/></StgValue>
</operation>

<operation id="1957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1577  %tmp_330_17 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_156, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_17"/></StgValue>
</operation>

<operation id="1958" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1578  %tmp_330_17_cast = sext i14 %tmp_330_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_17_cast"/></StgValue>
</operation>

<operation id="1959" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1579  %tmp_331_17 = sext i16 %rr_1_V_88 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_17"/></StgValue>
</operation>

<operation id="1960" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1580  %p_Val2_108_17 = add i17 %tmp_331_17, %tmp_330_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_17"/></StgValue>
</operation>

<operation id="1961" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1581  %tmp_1230 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="1962" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1582  %p_Val2_109_17 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_17, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_17"/></StgValue>
</operation>

<operation id="1963" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1584  %tmp_334_17 = zext i1 %tmp_1231 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_17"/></StgValue>
</operation>

<operation id="1964" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1585  %tmp_1232 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="1965" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1586  %p_Val2_110_17 = add i8 %tmp_334_17, %p_Val2_109_17

]]></Node>
<StgValue><ssdm name="p_Val2_110_17"/></StgValue>
</operation>

<operation id="1966" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1587  %tmp_1233 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="1967" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1588  %tmp_338_17 = xor i1 %tmp_1233, true

]]></Node>
<StgValue><ssdm name="tmp_338_17"/></StgValue>
</operation>

<operation id="1968" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1589  %carry_30_17 = and i1 %tmp_1232, %tmp_338_17

]]></Node>
<StgValue><ssdm name="carry_30_17"/></StgValue>
</operation>

<operation id="1969" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1591  %p_Result_198_17 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_17, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_17"/></StgValue>
</operation>

<operation id="1970" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1592  %Range2_all_ones_10_17 = icmp eq i2 %p_Result_198_17, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_17"/></StgValue>
</operation>

<operation id="1971" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1593  %p_Result_199_17 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_17, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_17"/></StgValue>
</operation>

<operation id="1972" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1594  %Range1_all_ones_10_17 = icmp eq i3 %p_Result_199_17, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_17"/></StgValue>
</operation>

<operation id="1973" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1595  %Range1_all_zeros_10_17 = icmp eq i3 %p_Result_199_17, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_17"/></StgValue>
</operation>

<operation id="1974" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1662  %tmp_330_18 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_158, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_18"/></StgValue>
</operation>

<operation id="1975" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1663  %tmp_330_18_cast = sext i14 %tmp_330_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_18_cast"/></StgValue>
</operation>

<operation id="1976" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1664  %tmp_331_18 = sext i16 %rr_1_V_89 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_18"/></StgValue>
</operation>

<operation id="1977" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1665  %p_Val2_108_18 = add i17 %tmp_331_18, %tmp_330_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_18"/></StgValue>
</operation>

<operation id="1978" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1666  %tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_18, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="1979" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1667  %p_Val2_109_18 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_18, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_18"/></StgValue>
</operation>

<operation id="1980" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1669  %tmp_334_18 = zext i1 %tmp_1241 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_18"/></StgValue>
</operation>

<operation id="1981" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1670  %tmp_1242 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1242"/></StgValue>
</operation>

<operation id="1982" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1671  %p_Val2_110_18 = add i8 %tmp_334_18, %p_Val2_109_18

]]></Node>
<StgValue><ssdm name="p_Val2_110_18"/></StgValue>
</operation>

<operation id="1983" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1672  %tmp_1243 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="1984" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1673  %tmp_338_18 = xor i1 %tmp_1243, true

]]></Node>
<StgValue><ssdm name="tmp_338_18"/></StgValue>
</operation>

<operation id="1985" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1674  %carry_30_18 = and i1 %tmp_1242, %tmp_338_18

]]></Node>
<StgValue><ssdm name="carry_30_18"/></StgValue>
</operation>

<operation id="1986" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1676  %p_Result_198_18 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_18, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_18"/></StgValue>
</operation>

<operation id="1987" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1677  %Range2_all_ones_10_18 = icmp eq i2 %p_Result_198_18, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_18"/></StgValue>
</operation>

<operation id="1988" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1678  %p_Result_199_18 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_18, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_18"/></StgValue>
</operation>

<operation id="1989" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1679  %Range1_all_ones_10_18 = icmp eq i3 %p_Result_199_18, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_18"/></StgValue>
</operation>

<operation id="1990" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1680  %Range1_all_zeros_10_18 = icmp eq i3 %p_Result_199_18, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_18"/></StgValue>
</operation>

<operation id="1991" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1747  %tmp_330_19 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_160, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_19"/></StgValue>
</operation>

<operation id="1992" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1748  %tmp_330_19_cast = sext i14 %tmp_330_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_19_cast"/></StgValue>
</operation>

<operation id="1993" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1749  %tmp_331_19 = sext i16 %rr_1_V_90 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_19"/></StgValue>
</operation>

<operation id="1994" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1750  %p_Val2_108_19 = add i17 %tmp_331_19, %tmp_330_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_19"/></StgValue>
</operation>

<operation id="1995" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1751  %tmp_1250 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="1996" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1752  %p_Val2_109_19 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_19, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_19"/></StgValue>
</operation>

<operation id="1997" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1754  %tmp_334_19 = zext i1 %tmp_1251 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_19"/></StgValue>
</operation>

<operation id="1998" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1755  %tmp_1252 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1252"/></StgValue>
</operation>

<operation id="1999" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1756  %p_Val2_110_19 = add i8 %tmp_334_19, %p_Val2_109_19

]]></Node>
<StgValue><ssdm name="p_Val2_110_19"/></StgValue>
</operation>

<operation id="2000" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1757  %tmp_1253 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="2001" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1758  %tmp_338_19 = xor i1 %tmp_1253, true

]]></Node>
<StgValue><ssdm name="tmp_338_19"/></StgValue>
</operation>

<operation id="2002" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1759  %carry_30_19 = and i1 %tmp_1252, %tmp_338_19

]]></Node>
<StgValue><ssdm name="carry_30_19"/></StgValue>
</operation>

<operation id="2003" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1761  %p_Result_198_19 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_19, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_19"/></StgValue>
</operation>

<operation id="2004" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1762  %Range2_all_ones_10_19 = icmp eq i2 %p_Result_198_19, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_19"/></StgValue>
</operation>

<operation id="2005" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1763  %p_Result_199_19 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_19, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_19"/></StgValue>
</operation>

<operation id="2006" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1764  %Range1_all_ones_10_19 = icmp eq i3 %p_Result_199_19, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_19"/></StgValue>
</operation>

<operation id="2007" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1765  %Range1_all_zeros_10_19 = icmp eq i3 %p_Result_199_19, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_19"/></StgValue>
</operation>

<operation id="2008" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1832  %tmp_330_20 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_162, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_20"/></StgValue>
</operation>

<operation id="2009" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1833  %tmp_330_20_cast = sext i14 %tmp_330_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_20_cast"/></StgValue>
</operation>

<operation id="2010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1834  %tmp_331_20 = sext i16 %rr_1_V_91 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_20"/></StgValue>
</operation>

<operation id="2011" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1835  %p_Val2_108_20 = add i17 %tmp_331_20, %tmp_330_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_20"/></StgValue>
</operation>

<operation id="2012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1836  %tmp_1260 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_20, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="2013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1837  %p_Val2_109_20 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_20, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_20"/></StgValue>
</operation>

<operation id="2014" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1839  %tmp_334_20 = zext i1 %tmp_1261 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_20"/></StgValue>
</operation>

<operation id="2015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1840  %tmp_1262 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_20, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="2016" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1841  %p_Val2_110_20 = add i8 %tmp_334_20, %p_Val2_109_20

]]></Node>
<StgValue><ssdm name="p_Val2_110_20"/></StgValue>
</operation>

<operation id="2017" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1842  %tmp_1263 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="2018" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1843  %tmp_338_20 = xor i1 %tmp_1263, true

]]></Node>
<StgValue><ssdm name="tmp_338_20"/></StgValue>
</operation>

<operation id="2019" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1844  %carry_30_20 = and i1 %tmp_1262, %tmp_338_20

]]></Node>
<StgValue><ssdm name="carry_30_20"/></StgValue>
</operation>

<operation id="2020" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1846  %p_Result_198_20 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_20, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_20"/></StgValue>
</operation>

<operation id="2021" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1847  %Range2_all_ones_10_20 = icmp eq i2 %p_Result_198_20, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_20"/></StgValue>
</operation>

<operation id="2022" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1848  %p_Result_199_20 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_20, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_20"/></StgValue>
</operation>

<operation id="2023" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1849  %Range1_all_ones_10_20 = icmp eq i3 %p_Result_199_20, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_20"/></StgValue>
</operation>

<operation id="2024" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1850  %Range1_all_zeros_10_20 = icmp eq i3 %p_Result_199_20, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_20"/></StgValue>
</operation>

<operation id="2025" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:1917  %tmp_330_21 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_164, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_21"/></StgValue>
</operation>

<operation id="2026" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:1918  %tmp_330_21_cast = sext i14 %tmp_330_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_21_cast"/></StgValue>
</operation>

<operation id="2027" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:1919  %tmp_331_21 = sext i16 %rr_1_V_92 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_21"/></StgValue>
</operation>

<operation id="2028" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:1920  %p_Val2_108_21 = add i17 %tmp_331_21, %tmp_330_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_21"/></StgValue>
</operation>

<operation id="2029" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1921  %tmp_1270 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="2030" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1922  %p_Val2_109_21 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_21, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_21"/></StgValue>
</operation>

<operation id="2031" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1924  %tmp_334_21 = zext i1 %tmp_1271 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_21"/></StgValue>
</operation>

<operation id="2032" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1925  %tmp_1272 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="2033" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1926  %p_Val2_110_21 = add i8 %tmp_334_21, %p_Val2_109_21

]]></Node>
<StgValue><ssdm name="p_Val2_110_21"/></StgValue>
</operation>

<operation id="2034" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1927  %tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="2035" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1928  %tmp_338_21 = xor i1 %tmp_1273, true

]]></Node>
<StgValue><ssdm name="tmp_338_21"/></StgValue>
</operation>

<operation id="2036" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1929  %carry_30_21 = and i1 %tmp_1272, %tmp_338_21

]]></Node>
<StgValue><ssdm name="carry_30_21"/></StgValue>
</operation>

<operation id="2037" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1931  %p_Result_198_21 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_21, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_21"/></StgValue>
</operation>

<operation id="2038" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:1932  %Range2_all_ones_10_21 = icmp eq i2 %p_Result_198_21, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_21"/></StgValue>
</operation>

<operation id="2039" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1933  %p_Result_199_21 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_21, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_21"/></StgValue>
</operation>

<operation id="2040" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1934  %Range1_all_ones_10_21 = icmp eq i3 %p_Result_199_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_21"/></StgValue>
</operation>

<operation id="2041" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:1935  %Range1_all_zeros_10_21 = icmp eq i3 %p_Result_199_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_21"/></StgValue>
</operation>

<operation id="2042" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader92.preheader_ifconv:2002  %tmp_330_22 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_166, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_330_22"/></StgValue>
</operation>

<operation id="2043" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="17" op_0_bw="14">
<![CDATA[
.preheader92.preheader_ifconv:2003  %tmp_330_22_cast = sext i14 %tmp_330_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_330_22_cast"/></StgValue>
</operation>

<operation id="2044" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="17" op_0_bw="16">
<![CDATA[
.preheader92.preheader_ifconv:2004  %tmp_331_22 = sext i16 %rr_1_V_93 to i17

]]></Node>
<StgValue><ssdm name="tmp_331_22"/></StgValue>
</operation>

<operation id="2045" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader92.preheader_ifconv:2005  %p_Val2_108_22 = add i17 %tmp_331_22, %tmp_330_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_108_22"/></StgValue>
</operation>

<operation id="2046" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2006  %tmp_1280 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_22, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="2047" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2007  %p_Val2_109_22 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_108_22, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_109_22"/></StgValue>
</operation>

<operation id="2048" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2009  %tmp_334_22 = zext i1 %tmp_1281 to i8

]]></Node>
<StgValue><ssdm name="tmp_334_22"/></StgValue>
</operation>

<operation id="2049" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2010  %tmp_1282 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_22, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="2050" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2011  %p_Val2_110_22 = add i8 %tmp_334_22, %p_Val2_109_22

]]></Node>
<StgValue><ssdm name="p_Val2_110_22"/></StgValue>
</operation>

<operation id="2051" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2012  %tmp_1283 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_110_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="2052" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2013  %tmp_338_22 = xor i1 %tmp_1283, true

]]></Node>
<StgValue><ssdm name="tmp_338_22"/></StgValue>
</operation>

<operation id="2053" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2014  %carry_30_22 = and i1 %tmp_1282, %tmp_338_22

]]></Node>
<StgValue><ssdm name="carry_30_22"/></StgValue>
</operation>

<operation id="2054" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2016  %p_Result_198_22 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_108_22, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_198_22"/></StgValue>
</operation>

<operation id="2055" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader92.preheader_ifconv:2017  %Range2_all_ones_10_22 = icmp eq i2 %p_Result_198_22, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10_22"/></StgValue>
</operation>

<operation id="2056" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2018  %p_Result_199_22 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_108_22, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_199_22"/></StgValue>
</operation>

<operation id="2057" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:2019  %Range1_all_ones_10_22 = icmp eq i3 %p_Result_199_22, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10_22"/></StgValue>
</operation>

<operation id="2058" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader92.preheader_ifconv:2020  %Range1_all_zeros_10_22 = icmp eq i3 %p_Result_199_22, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10_22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2059" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:60  %tmp_1054 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_34, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="2060" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:66  %deleted_zeros_10 = select i1 %carry_9, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="2061" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:67  %tmp_154 = xor i1 %tmp_1054, true

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2062" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:68  %p_41_i_i2 = and i1 %Range2_all_ones_10, %tmp_154

]]></Node>
<StgValue><ssdm name="p_41_i_i2"/></StgValue>
</operation>

<operation id="2063" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:69  %deleted_ones_10 = select i1 %carry_9, i1 %p_41_i_i2, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="2064" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:70  %p_38_i_i2 = and i1 %carry_9, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i2"/></StgValue>
</operation>

<operation id="2065" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:71  %p_not_i_i1 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="2066" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:72  %brmerge_i_i7 = or i1 %tmp_1053, %p_not_i_i1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="2067" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:73  %tmp_155 = xor i1 %tmp_1050, true

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2068" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:74  %overflow_16 = and i1 %brmerge_i_i7, %tmp_155

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="2069" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:75  %brmerge40_demorgan_i_235 = and i1 %tmp_1053, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_235"/></StgValue>
</operation>

<operation id="2070" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:76  %tmp3_demorgan = or i1 %p_38_i_i2, %brmerge40_demorgan_i_235

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="2071" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:77  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="2072" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:78  %underflow_16 = and i1 %tmp_1050, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="2073" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:79  %brmerge_i_i_i1 = or i1 %underflow_16, %overflow_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1"/></StgValue>
</operation>

<operation id="2074" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="carry_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:145  %tmp_1064 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="2075" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:151  %deleted_zeros_10_1 = select i1 %carry_30_1, i1 %Range1_all_ones_10_1, i1 %Range1_all_zeros_10_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_1"/></StgValue>
</operation>

<operation id="2076" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="carry_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:152  %tmp_351_1 = xor i1 %tmp_1064, true

]]></Node>
<StgValue><ssdm name="tmp_351_1"/></StgValue>
</operation>

<operation id="2077" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="carry_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:153  %p_41_i_i2_1 = and i1 %Range2_all_ones_10_1, %tmp_351_1

]]></Node>
<StgValue><ssdm name="p_41_i_i2_1"/></StgValue>
</operation>

<operation id="2078" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:154  %deleted_ones_10_1 = select i1 %carry_30_1, i1 %p_41_i_i2_1, i1 %Range1_all_ones_10_1

]]></Node>
<StgValue><ssdm name="deleted_ones_10_1"/></StgValue>
</operation>

<operation id="2079" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:155  %p_38_i_i2_1 = and i1 %carry_30_1, %Range1_all_ones_10_1

]]></Node>
<StgValue><ssdm name="p_38_i_i2_1"/></StgValue>
</operation>

<operation id="2080" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:156  %p_not_i_i1_1 = xor i1 %deleted_zeros_10_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_1"/></StgValue>
</operation>

<operation id="2081" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:157  %brmerge_i_i7_1 = or i1 %tmp_1063, %p_not_i_i1_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_1"/></StgValue>
</operation>

<operation id="2082" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:158  %tmp_355_1 = xor i1 %tmp_1060, true

]]></Node>
<StgValue><ssdm name="tmp_355_1"/></StgValue>
</operation>

<operation id="2083" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:159  %overflow_16_1 = and i1 %brmerge_i_i7_1, %tmp_355_1

]]></Node>
<StgValue><ssdm name="overflow_16_1"/></StgValue>
</operation>

<operation id="2084" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:160  %brmerge40_demorgan_i_142 = and i1 %tmp_1063, %deleted_ones_10_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_142"/></StgValue>
</operation>

<operation id="2085" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:161  %tmp7_demorgan = or i1 %p_38_i_i2_1, %brmerge40_demorgan_i_142

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="2086" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:162  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="2087" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:163  %underflow_16_1 = and i1 %tmp_1060, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_16_1"/></StgValue>
</operation>

<operation id="2088" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:164  %brmerge_i_i_i1_1 = or i1 %underflow_16_1, %overflow_16_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_1"/></StgValue>
</operation>

<operation id="2089" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="carry_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:230  %tmp_1074 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="2090" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:236  %deleted_zeros_10_2 = select i1 %carry_30_2, i1 %Range1_all_ones_10_2, i1 %Range1_all_zeros_10_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_2"/></StgValue>
</operation>

<operation id="2091" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="carry_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:237  %tmp_351_2 = xor i1 %tmp_1074, true

]]></Node>
<StgValue><ssdm name="tmp_351_2"/></StgValue>
</operation>

<operation id="2092" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="carry_30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:238  %p_41_i_i2_2 = and i1 %Range2_all_ones_10_2, %tmp_351_2

]]></Node>
<StgValue><ssdm name="p_41_i_i2_2"/></StgValue>
</operation>

<operation id="2093" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:239  %deleted_ones_10_2 = select i1 %carry_30_2, i1 %p_41_i_i2_2, i1 %Range1_all_ones_10_2

]]></Node>
<StgValue><ssdm name="deleted_ones_10_2"/></StgValue>
</operation>

<operation id="2094" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:240  %p_38_i_i2_2 = and i1 %carry_30_2, %Range1_all_ones_10_2

]]></Node>
<StgValue><ssdm name="p_38_i_i2_2"/></StgValue>
</operation>

<operation id="2095" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:241  %p_not_i_i1_2 = xor i1 %deleted_zeros_10_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_2"/></StgValue>
</operation>

<operation id="2096" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:242  %brmerge_i_i7_2 = or i1 %tmp_1073, %p_not_i_i1_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_2"/></StgValue>
</operation>

<operation id="2097" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:243  %tmp_355_2 = xor i1 %tmp_1070, true

]]></Node>
<StgValue><ssdm name="tmp_355_2"/></StgValue>
</operation>

<operation id="2098" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:244  %overflow_16_2 = and i1 %brmerge_i_i7_2, %tmp_355_2

]]></Node>
<StgValue><ssdm name="overflow_16_2"/></StgValue>
</operation>

<operation id="2099" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:245  %brmerge40_demorgan_i_144 = and i1 %tmp_1073, %deleted_ones_10_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_144"/></StgValue>
</operation>

<operation id="2100" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:246  %tmp11_demorgan = or i1 %p_38_i_i2_2, %brmerge40_demorgan_i_144

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="2101" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:247  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="2102" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:248  %underflow_16_2 = and i1 %tmp_1070, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_16_2"/></StgValue>
</operation>

<operation id="2103" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:249  %brmerge_i_i_i1_2 = or i1 %underflow_16_2, %overflow_16_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_2"/></StgValue>
</operation>

<operation id="2104" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="carry_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:315  %tmp_1084 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="2105" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:321  %deleted_zeros_10_3 = select i1 %carry_30_3, i1 %Range1_all_ones_10_3, i1 %Range1_all_zeros_10_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_3"/></StgValue>
</operation>

<operation id="2106" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="carry_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:322  %tmp_351_3 = xor i1 %tmp_1084, true

]]></Node>
<StgValue><ssdm name="tmp_351_3"/></StgValue>
</operation>

<operation id="2107" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="carry_30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:323  %p_41_i_i2_3 = and i1 %Range2_all_ones_10_3, %tmp_351_3

]]></Node>
<StgValue><ssdm name="p_41_i_i2_3"/></StgValue>
</operation>

<operation id="2108" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:324  %deleted_ones_10_3 = select i1 %carry_30_3, i1 %p_41_i_i2_3, i1 %Range1_all_ones_10_3

]]></Node>
<StgValue><ssdm name="deleted_ones_10_3"/></StgValue>
</operation>

<operation id="2109" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:325  %p_38_i_i2_3 = and i1 %carry_30_3, %Range1_all_ones_10_3

]]></Node>
<StgValue><ssdm name="p_38_i_i2_3"/></StgValue>
</operation>

<operation id="2110" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:326  %p_not_i_i1_3 = xor i1 %deleted_zeros_10_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_3"/></StgValue>
</operation>

<operation id="2111" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:327  %brmerge_i_i7_3 = or i1 %tmp_1083, %p_not_i_i1_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_3"/></StgValue>
</operation>

<operation id="2112" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:328  %tmp_355_3 = xor i1 %tmp_1080, true

]]></Node>
<StgValue><ssdm name="tmp_355_3"/></StgValue>
</operation>

<operation id="2113" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:329  %overflow_16_3 = and i1 %brmerge_i_i7_3, %tmp_355_3

]]></Node>
<StgValue><ssdm name="overflow_16_3"/></StgValue>
</operation>

<operation id="2114" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:330  %brmerge40_demorgan_i_146 = and i1 %tmp_1083, %deleted_ones_10_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_146"/></StgValue>
</operation>

<operation id="2115" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:331  %tmp15_demorgan = or i1 %p_38_i_i2_3, %brmerge40_demorgan_i_146

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="2116" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:332  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="2117" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:333  %underflow_16_3 = and i1 %tmp_1080, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_16_3"/></StgValue>
</operation>

<operation id="2118" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:334  %brmerge_i_i_i1_3 = or i1 %underflow_16_3, %overflow_16_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_3"/></StgValue>
</operation>

<operation id="2119" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="carry_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:400  %tmp_1094 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="2120" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:406  %deleted_zeros_10_4 = select i1 %carry_30_4, i1 %Range1_all_ones_10_4, i1 %Range1_all_zeros_10_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_4"/></StgValue>
</operation>

<operation id="2121" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="carry_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:407  %tmp_351_4 = xor i1 %tmp_1094, true

]]></Node>
<StgValue><ssdm name="tmp_351_4"/></StgValue>
</operation>

<operation id="2122" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="carry_30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:408  %p_41_i_i2_4 = and i1 %Range2_all_ones_10_4, %tmp_351_4

]]></Node>
<StgValue><ssdm name="p_41_i_i2_4"/></StgValue>
</operation>

<operation id="2123" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:409  %deleted_ones_10_4 = select i1 %carry_30_4, i1 %p_41_i_i2_4, i1 %Range1_all_ones_10_4

]]></Node>
<StgValue><ssdm name="deleted_ones_10_4"/></StgValue>
</operation>

<operation id="2124" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:410  %p_38_i_i2_4 = and i1 %carry_30_4, %Range1_all_ones_10_4

]]></Node>
<StgValue><ssdm name="p_38_i_i2_4"/></StgValue>
</operation>

<operation id="2125" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:411  %p_not_i_i1_4 = xor i1 %deleted_zeros_10_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_4"/></StgValue>
</operation>

<operation id="2126" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:412  %brmerge_i_i7_4 = or i1 %tmp_1093, %p_not_i_i1_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_4"/></StgValue>
</operation>

<operation id="2127" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:413  %tmp_355_4 = xor i1 %tmp_1090, true

]]></Node>
<StgValue><ssdm name="tmp_355_4"/></StgValue>
</operation>

<operation id="2128" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:414  %overflow_16_4 = and i1 %brmerge_i_i7_4, %tmp_355_4

]]></Node>
<StgValue><ssdm name="overflow_16_4"/></StgValue>
</operation>

<operation id="2129" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:415  %brmerge40_demorgan_i_148 = and i1 %tmp_1093, %deleted_ones_10_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_148"/></StgValue>
</operation>

<operation id="2130" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:416  %tmp19_demorgan = or i1 %p_38_i_i2_4, %brmerge40_demorgan_i_148

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="2131" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:417  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="2132" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:418  %underflow_16_4 = and i1 %tmp_1090, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_16_4"/></StgValue>
</operation>

<operation id="2133" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:419  %brmerge_i_i_i1_4 = or i1 %underflow_16_4, %overflow_16_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_4"/></StgValue>
</operation>

<operation id="2134" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="carry_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:485  %tmp_1104 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="2135" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:491  %deleted_zeros_10_5 = select i1 %carry_30_5, i1 %Range1_all_ones_10_5, i1 %Range1_all_zeros_10_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_5"/></StgValue>
</operation>

<operation id="2136" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="carry_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:492  %tmp_351_5 = xor i1 %tmp_1104, true

]]></Node>
<StgValue><ssdm name="tmp_351_5"/></StgValue>
</operation>

<operation id="2137" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="carry_30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:493  %p_41_i_i2_5 = and i1 %Range2_all_ones_10_5, %tmp_351_5

]]></Node>
<StgValue><ssdm name="p_41_i_i2_5"/></StgValue>
</operation>

<operation id="2138" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:494  %deleted_ones_10_5 = select i1 %carry_30_5, i1 %p_41_i_i2_5, i1 %Range1_all_ones_10_5

]]></Node>
<StgValue><ssdm name="deleted_ones_10_5"/></StgValue>
</operation>

<operation id="2139" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:495  %p_38_i_i2_5 = and i1 %carry_30_5, %Range1_all_ones_10_5

]]></Node>
<StgValue><ssdm name="p_38_i_i2_5"/></StgValue>
</operation>

<operation id="2140" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:496  %p_not_i_i1_5 = xor i1 %deleted_zeros_10_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_5"/></StgValue>
</operation>

<operation id="2141" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:497  %brmerge_i_i7_5 = or i1 %tmp_1103, %p_not_i_i1_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_5"/></StgValue>
</operation>

<operation id="2142" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:498  %tmp_355_5 = xor i1 %tmp_1100, true

]]></Node>
<StgValue><ssdm name="tmp_355_5"/></StgValue>
</operation>

<operation id="2143" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:499  %overflow_16_5 = and i1 %brmerge_i_i7_5, %tmp_355_5

]]></Node>
<StgValue><ssdm name="overflow_16_5"/></StgValue>
</operation>

<operation id="2144" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:500  %brmerge40_demorgan_i_150 = and i1 %tmp_1103, %deleted_ones_10_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_150"/></StgValue>
</operation>

<operation id="2145" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:501  %tmp23_demorgan = or i1 %p_38_i_i2_5, %brmerge40_demorgan_i_150

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="2146" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:502  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="2147" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:503  %underflow_16_5 = and i1 %tmp_1100, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_16_5"/></StgValue>
</operation>

<operation id="2148" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:504  %brmerge_i_i_i1_5 = or i1 %underflow_16_5, %overflow_16_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_5"/></StgValue>
</operation>

<operation id="2149" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="carry_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:570  %tmp_1114 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="2150" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:576  %deleted_zeros_10_6 = select i1 %carry_30_6, i1 %Range1_all_ones_10_6, i1 %Range1_all_zeros_10_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_6"/></StgValue>
</operation>

<operation id="2151" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="carry_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:577  %tmp_351_6 = xor i1 %tmp_1114, true

]]></Node>
<StgValue><ssdm name="tmp_351_6"/></StgValue>
</operation>

<operation id="2152" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="carry_30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:578  %p_41_i_i2_6 = and i1 %Range2_all_ones_10_6, %tmp_351_6

]]></Node>
<StgValue><ssdm name="p_41_i_i2_6"/></StgValue>
</operation>

<operation id="2153" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:579  %deleted_ones_10_6 = select i1 %carry_30_6, i1 %p_41_i_i2_6, i1 %Range1_all_ones_10_6

]]></Node>
<StgValue><ssdm name="deleted_ones_10_6"/></StgValue>
</operation>

<operation id="2154" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:580  %p_38_i_i2_6 = and i1 %carry_30_6, %Range1_all_ones_10_6

]]></Node>
<StgValue><ssdm name="p_38_i_i2_6"/></StgValue>
</operation>

<operation id="2155" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:581  %p_not_i_i1_6 = xor i1 %deleted_zeros_10_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_6"/></StgValue>
</operation>

<operation id="2156" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:582  %brmerge_i_i7_6 = or i1 %tmp_1113, %p_not_i_i1_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_6"/></StgValue>
</operation>

<operation id="2157" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:583  %tmp_355_6 = xor i1 %tmp_1110, true

]]></Node>
<StgValue><ssdm name="tmp_355_6"/></StgValue>
</operation>

<operation id="2158" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:584  %overflow_16_6 = and i1 %brmerge_i_i7_6, %tmp_355_6

]]></Node>
<StgValue><ssdm name="overflow_16_6"/></StgValue>
</operation>

<operation id="2159" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:585  %brmerge40_demorgan_i_152 = and i1 %tmp_1113, %deleted_ones_10_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_152"/></StgValue>
</operation>

<operation id="2160" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:586  %tmp27_demorgan = or i1 %p_38_i_i2_6, %brmerge40_demorgan_i_152

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="2161" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:587  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="2162" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:588  %underflow_16_6 = and i1 %tmp_1110, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_16_6"/></StgValue>
</operation>

<operation id="2163" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:589  %brmerge_i_i_i1_6 = or i1 %underflow_16_6, %overflow_16_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_6"/></StgValue>
</operation>

<operation id="2164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="carry_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:655  %tmp_1124 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="2165" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:661  %deleted_zeros_10_7 = select i1 %carry_30_7, i1 %Range1_all_ones_10_7, i1 %Range1_all_zeros_10_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_7"/></StgValue>
</operation>

<operation id="2166" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="carry_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:662  %tmp_351_7 = xor i1 %tmp_1124, true

]]></Node>
<StgValue><ssdm name="tmp_351_7"/></StgValue>
</operation>

<operation id="2167" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="carry_30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:663  %p_41_i_i2_7 = and i1 %Range2_all_ones_10_7, %tmp_351_7

]]></Node>
<StgValue><ssdm name="p_41_i_i2_7"/></StgValue>
</operation>

<operation id="2168" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:664  %deleted_ones_10_7 = select i1 %carry_30_7, i1 %p_41_i_i2_7, i1 %Range1_all_ones_10_7

]]></Node>
<StgValue><ssdm name="deleted_ones_10_7"/></StgValue>
</operation>

<operation id="2169" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:665  %p_38_i_i2_7 = and i1 %carry_30_7, %Range1_all_ones_10_7

]]></Node>
<StgValue><ssdm name="p_38_i_i2_7"/></StgValue>
</operation>

<operation id="2170" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:666  %p_not_i_i1_7 = xor i1 %deleted_zeros_10_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_7"/></StgValue>
</operation>

<operation id="2171" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:667  %brmerge_i_i7_7 = or i1 %tmp_1123, %p_not_i_i1_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_7"/></StgValue>
</operation>

<operation id="2172" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:668  %tmp_355_7 = xor i1 %tmp_1120, true

]]></Node>
<StgValue><ssdm name="tmp_355_7"/></StgValue>
</operation>

<operation id="2173" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:669  %overflow_16_7 = and i1 %brmerge_i_i7_7, %tmp_355_7

]]></Node>
<StgValue><ssdm name="overflow_16_7"/></StgValue>
</operation>

<operation id="2174" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:670  %brmerge40_demorgan_i_154 = and i1 %tmp_1123, %deleted_ones_10_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_154"/></StgValue>
</operation>

<operation id="2175" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:671  %tmp31_demorgan = or i1 %p_38_i_i2_7, %brmerge40_demorgan_i_154

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="2176" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:672  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="2177" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:673  %underflow_16_7 = and i1 %tmp_1120, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_16_7"/></StgValue>
</operation>

<operation id="2178" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:674  %brmerge_i_i_i1_7 = or i1 %underflow_16_7, %overflow_16_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_7"/></StgValue>
</operation>

<operation id="2179" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="carry_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:740  %tmp_1134 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="2180" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:746  %deleted_zeros_10_8 = select i1 %carry_30_8, i1 %Range1_all_ones_10_8, i1 %Range1_all_zeros_10_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_8"/></StgValue>
</operation>

<operation id="2181" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="carry_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:747  %tmp_351_8 = xor i1 %tmp_1134, true

]]></Node>
<StgValue><ssdm name="tmp_351_8"/></StgValue>
</operation>

<operation id="2182" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="carry_30_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:748  %p_41_i_i2_8 = and i1 %Range2_all_ones_10_8, %tmp_351_8

]]></Node>
<StgValue><ssdm name="p_41_i_i2_8"/></StgValue>
</operation>

<operation id="2183" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:749  %deleted_ones_10_8 = select i1 %carry_30_8, i1 %p_41_i_i2_8, i1 %Range1_all_ones_10_8

]]></Node>
<StgValue><ssdm name="deleted_ones_10_8"/></StgValue>
</operation>

<operation id="2184" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:750  %p_38_i_i2_8 = and i1 %carry_30_8, %Range1_all_ones_10_8

]]></Node>
<StgValue><ssdm name="p_38_i_i2_8"/></StgValue>
</operation>

<operation id="2185" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:751  %p_not_i_i1_8 = xor i1 %deleted_zeros_10_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_8"/></StgValue>
</operation>

<operation id="2186" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:752  %brmerge_i_i7_8 = or i1 %tmp_1133, %p_not_i_i1_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_8"/></StgValue>
</operation>

<operation id="2187" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:753  %tmp_355_8 = xor i1 %tmp_1130, true

]]></Node>
<StgValue><ssdm name="tmp_355_8"/></StgValue>
</operation>

<operation id="2188" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:754  %overflow_16_8 = and i1 %brmerge_i_i7_8, %tmp_355_8

]]></Node>
<StgValue><ssdm name="overflow_16_8"/></StgValue>
</operation>

<operation id="2189" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:755  %brmerge40_demorgan_i_156 = and i1 %tmp_1133, %deleted_ones_10_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_156"/></StgValue>
</operation>

<operation id="2190" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:756  %tmp35_demorgan = or i1 %p_38_i_i2_8, %brmerge40_demorgan_i_156

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="2191" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:757  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="2192" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:758  %underflow_16_8 = and i1 %tmp_1130, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_16_8"/></StgValue>
</operation>

<operation id="2193" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:759  %brmerge_i_i_i1_8 = or i1 %underflow_16_8, %overflow_16_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_8"/></StgValue>
</operation>

<operation id="2194" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="carry_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:825  %tmp_1144 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1144"/></StgValue>
</operation>

<operation id="2195" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:831  %deleted_zeros_10_9 = select i1 %carry_30_9, i1 %Range1_all_ones_10_9, i1 %Range1_all_zeros_10_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_9"/></StgValue>
</operation>

<operation id="2196" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="carry_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:832  %tmp_351_9 = xor i1 %tmp_1144, true

]]></Node>
<StgValue><ssdm name="tmp_351_9"/></StgValue>
</operation>

<operation id="2197" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="carry_30_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:833  %p_41_i_i2_9 = and i1 %Range2_all_ones_10_9, %tmp_351_9

]]></Node>
<StgValue><ssdm name="p_41_i_i2_9"/></StgValue>
</operation>

<operation id="2198" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:834  %deleted_ones_10_9 = select i1 %carry_30_9, i1 %p_41_i_i2_9, i1 %Range1_all_ones_10_9

]]></Node>
<StgValue><ssdm name="deleted_ones_10_9"/></StgValue>
</operation>

<operation id="2199" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:835  %p_38_i_i2_9 = and i1 %carry_30_9, %Range1_all_ones_10_9

]]></Node>
<StgValue><ssdm name="p_38_i_i2_9"/></StgValue>
</operation>

<operation id="2200" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:836  %p_not_i_i1_9 = xor i1 %deleted_zeros_10_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_9"/></StgValue>
</operation>

<operation id="2201" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:837  %brmerge_i_i7_9 = or i1 %tmp_1143, %p_not_i_i1_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_9"/></StgValue>
</operation>

<operation id="2202" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:838  %tmp_355_9 = xor i1 %tmp_1140, true

]]></Node>
<StgValue><ssdm name="tmp_355_9"/></StgValue>
</operation>

<operation id="2203" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:839  %overflow_16_9 = and i1 %brmerge_i_i7_9, %tmp_355_9

]]></Node>
<StgValue><ssdm name="overflow_16_9"/></StgValue>
</operation>

<operation id="2204" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:840  %brmerge40_demorgan_i_158 = and i1 %tmp_1143, %deleted_ones_10_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_158"/></StgValue>
</operation>

<operation id="2205" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:841  %tmp39_demorgan = or i1 %p_38_i_i2_9, %brmerge40_demorgan_i_158

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="2206" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:842  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="2207" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:843  %underflow_16_9 = and i1 %tmp_1140, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_16_9"/></StgValue>
</operation>

<operation id="2208" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:844  %brmerge_i_i_i1_9 = or i1 %underflow_16_9, %overflow_16_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_9"/></StgValue>
</operation>

<operation id="2209" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="carry_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:910  %tmp_1154 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1154"/></StgValue>
</operation>

<operation id="2210" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:916  %deleted_zeros_10_s = select i1 %carry_30_s, i1 %Range1_all_ones_10_s, i1 %Range1_all_zeros_10_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_s"/></StgValue>
</operation>

<operation id="2211" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="carry_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:917  %tmp_351_s = xor i1 %tmp_1154, true

]]></Node>
<StgValue><ssdm name="tmp_351_s"/></StgValue>
</operation>

<operation id="2212" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="carry_30_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:918  %p_41_i_i2_10 = and i1 %Range2_all_ones_10_s, %tmp_351_s

]]></Node>
<StgValue><ssdm name="p_41_i_i2_10"/></StgValue>
</operation>

<operation id="2213" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:919  %deleted_ones_10_s = select i1 %carry_30_s, i1 %p_41_i_i2_10, i1 %Range1_all_ones_10_s

]]></Node>
<StgValue><ssdm name="deleted_ones_10_s"/></StgValue>
</operation>

<operation id="2214" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:920  %p_38_i_i2_10 = and i1 %carry_30_s, %Range1_all_ones_10_s

]]></Node>
<StgValue><ssdm name="p_38_i_i2_10"/></StgValue>
</operation>

<operation id="2215" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:921  %p_not_i_i1_10 = xor i1 %deleted_zeros_10_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_10"/></StgValue>
</operation>

<operation id="2216" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:922  %brmerge_i_i7_10 = or i1 %tmp_1153, %p_not_i_i1_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_10"/></StgValue>
</operation>

<operation id="2217" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:923  %tmp_355_s = xor i1 %tmp_1150, true

]]></Node>
<StgValue><ssdm name="tmp_355_s"/></StgValue>
</operation>

<operation id="2218" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:924  %overflow_16_s = and i1 %brmerge_i_i7_10, %tmp_355_s

]]></Node>
<StgValue><ssdm name="overflow_16_s"/></StgValue>
</operation>

<operation id="2219" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:925  %brmerge40_demorgan_i_160 = and i1 %tmp_1153, %deleted_ones_10_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_160"/></StgValue>
</operation>

<operation id="2220" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:926  %tmp43_demorgan = or i1 %p_38_i_i2_10, %brmerge40_demorgan_i_160

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="2221" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:927  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="2222" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:928  %underflow_16_s = and i1 %tmp_1150, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_16_s"/></StgValue>
</operation>

<operation id="2223" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:929  %brmerge_i_i_i1_10 = or i1 %underflow_16_s, %overflow_16_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_10"/></StgValue>
</operation>

<operation id="2224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="carry_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:995  %tmp_1164 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1164"/></StgValue>
</operation>

<operation id="2225" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1001  %deleted_zeros_10_10 = select i1 %carry_30_10, i1 %Range1_all_ones_10_10, i1 %Range1_all_zeros_10_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_10"/></StgValue>
</operation>

<operation id="2226" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="carry_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1002  %tmp_351_10 = xor i1 %tmp_1164, true

]]></Node>
<StgValue><ssdm name="tmp_351_10"/></StgValue>
</operation>

<operation id="2227" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="carry_30_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1003  %p_41_i_i2_s = and i1 %Range2_all_ones_10_10, %tmp_351_10

]]></Node>
<StgValue><ssdm name="p_41_i_i2_s"/></StgValue>
</operation>

<operation id="2228" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1004  %deleted_ones_10_10 = select i1 %carry_30_10, i1 %p_41_i_i2_s, i1 %Range1_all_ones_10_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10_10"/></StgValue>
</operation>

<operation id="2229" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1005  %p_38_i_i2_s = and i1 %carry_30_10, %Range1_all_ones_10_10

]]></Node>
<StgValue><ssdm name="p_38_i_i2_s"/></StgValue>
</operation>

<operation id="2230" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1006  %p_not_i_i1_s = xor i1 %deleted_zeros_10_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_s"/></StgValue>
</operation>

<operation id="2231" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1007  %brmerge_i_i7_s = or i1 %tmp_1163, %p_not_i_i1_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_s"/></StgValue>
</operation>

<operation id="2232" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1008  %tmp_355_10 = xor i1 %tmp_1160, true

]]></Node>
<StgValue><ssdm name="tmp_355_10"/></StgValue>
</operation>

<operation id="2233" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1009  %overflow_16_10 = and i1 %brmerge_i_i7_s, %tmp_355_10

]]></Node>
<StgValue><ssdm name="overflow_16_10"/></StgValue>
</operation>

<operation id="2234" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1010  %brmerge40_demorgan_i_162 = and i1 %tmp_1163, %deleted_ones_10_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_162"/></StgValue>
</operation>

<operation id="2235" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1011  %tmp47_demorgan = or i1 %p_38_i_i2_s, %brmerge40_demorgan_i_162

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="2236" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1012  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="2237" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1013  %underflow_16_10 = and i1 %tmp_1160, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_16_10"/></StgValue>
</operation>

<operation id="2238" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1014  %brmerge_i_i_i1_s = or i1 %underflow_16_10, %overflow_16_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_s"/></StgValue>
</operation>

<operation id="2239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="carry_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1080  %tmp_1174 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_11, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1174"/></StgValue>
</operation>

<operation id="2240" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1086  %deleted_zeros_10_11 = select i1 %carry_30_11, i1 %Range1_all_ones_10_11, i1 %Range1_all_zeros_10_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_11"/></StgValue>
</operation>

<operation id="2241" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="carry_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1087  %tmp_351_11 = xor i1 %tmp_1174, true

]]></Node>
<StgValue><ssdm name="tmp_351_11"/></StgValue>
</operation>

<operation id="2242" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="carry_30_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1088  %p_41_i_i2_11 = and i1 %Range2_all_ones_10_11, %tmp_351_11

]]></Node>
<StgValue><ssdm name="p_41_i_i2_11"/></StgValue>
</operation>

<operation id="2243" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1089  %deleted_ones_10_11 = select i1 %carry_30_11, i1 %p_41_i_i2_11, i1 %Range1_all_ones_10_11

]]></Node>
<StgValue><ssdm name="deleted_ones_10_11"/></StgValue>
</operation>

<operation id="2244" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1090  %p_38_i_i2_11 = and i1 %carry_30_11, %Range1_all_ones_10_11

]]></Node>
<StgValue><ssdm name="p_38_i_i2_11"/></StgValue>
</operation>

<operation id="2245" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1091  %p_not_i_i1_11 = xor i1 %deleted_zeros_10_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_11"/></StgValue>
</operation>

<operation id="2246" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1092  %brmerge_i_i7_11 = or i1 %tmp_1173, %p_not_i_i1_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_11"/></StgValue>
</operation>

<operation id="2247" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1093  %tmp_355_11 = xor i1 %tmp_1170, true

]]></Node>
<StgValue><ssdm name="tmp_355_11"/></StgValue>
</operation>

<operation id="2248" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1094  %overflow_16_11 = and i1 %brmerge_i_i7_11, %tmp_355_11

]]></Node>
<StgValue><ssdm name="overflow_16_11"/></StgValue>
</operation>

<operation id="2249" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1095  %brmerge40_demorgan_i_164 = and i1 %tmp_1173, %deleted_ones_10_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_164"/></StgValue>
</operation>

<operation id="2250" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1096  %tmp51_demorgan = or i1 %p_38_i_i2_11, %brmerge40_demorgan_i_164

]]></Node>
<StgValue><ssdm name="tmp51_demorgan"/></StgValue>
</operation>

<operation id="2251" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1097  %tmp51 = xor i1 %tmp51_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="2252" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1098  %underflow_16_11 = and i1 %tmp_1170, %tmp51

]]></Node>
<StgValue><ssdm name="underflow_16_11"/></StgValue>
</operation>

<operation id="2253" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1099  %brmerge_i_i_i1_11 = or i1 %underflow_16_11, %overflow_16_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_11"/></StgValue>
</operation>

<operation id="2254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="carry_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1165  %tmp_1184 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_12, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1184"/></StgValue>
</operation>

<operation id="2255" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1171  %deleted_zeros_10_12 = select i1 %carry_30_12, i1 %Range1_all_ones_10_12, i1 %Range1_all_zeros_10_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_12"/></StgValue>
</operation>

<operation id="2256" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="carry_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1172  %tmp_351_12 = xor i1 %tmp_1184, true

]]></Node>
<StgValue><ssdm name="tmp_351_12"/></StgValue>
</operation>

<operation id="2257" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="carry_30_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1173  %p_41_i_i2_12 = and i1 %Range2_all_ones_10_12, %tmp_351_12

]]></Node>
<StgValue><ssdm name="p_41_i_i2_12"/></StgValue>
</operation>

<operation id="2258" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1174  %deleted_ones_10_12 = select i1 %carry_30_12, i1 %p_41_i_i2_12, i1 %Range1_all_ones_10_12

]]></Node>
<StgValue><ssdm name="deleted_ones_10_12"/></StgValue>
</operation>

<operation id="2259" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1175  %p_38_i_i2_12 = and i1 %carry_30_12, %Range1_all_ones_10_12

]]></Node>
<StgValue><ssdm name="p_38_i_i2_12"/></StgValue>
</operation>

<operation id="2260" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1176  %p_not_i_i1_12 = xor i1 %deleted_zeros_10_12, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_12"/></StgValue>
</operation>

<operation id="2261" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1177  %brmerge_i_i7_12 = or i1 %tmp_1183, %p_not_i_i1_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_12"/></StgValue>
</operation>

<operation id="2262" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1178  %tmp_355_12 = xor i1 %tmp_1180, true

]]></Node>
<StgValue><ssdm name="tmp_355_12"/></StgValue>
</operation>

<operation id="2263" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1179  %overflow_16_12 = and i1 %brmerge_i_i7_12, %tmp_355_12

]]></Node>
<StgValue><ssdm name="overflow_16_12"/></StgValue>
</operation>

<operation id="2264" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1180  %brmerge40_demorgan_i_166 = and i1 %tmp_1183, %deleted_ones_10_12

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_166"/></StgValue>
</operation>

<operation id="2265" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1181  %tmp55_demorgan = or i1 %p_38_i_i2_12, %brmerge40_demorgan_i_166

]]></Node>
<StgValue><ssdm name="tmp55_demorgan"/></StgValue>
</operation>

<operation id="2266" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1182  %tmp55 = xor i1 %tmp55_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="2267" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1183  %underflow_16_12 = and i1 %tmp_1180, %tmp55

]]></Node>
<StgValue><ssdm name="underflow_16_12"/></StgValue>
</operation>

<operation id="2268" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1184  %brmerge_i_i_i1_12 = or i1 %underflow_16_12, %overflow_16_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_12"/></StgValue>
</operation>

<operation id="2269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="carry_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1250  %tmp_1194 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1194"/></StgValue>
</operation>

<operation id="2270" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1256  %deleted_zeros_10_13 = select i1 %carry_30_13, i1 %Range1_all_ones_10_13, i1 %Range1_all_zeros_10_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_13"/></StgValue>
</operation>

<operation id="2271" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="carry_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1257  %tmp_351_13 = xor i1 %tmp_1194, true

]]></Node>
<StgValue><ssdm name="tmp_351_13"/></StgValue>
</operation>

<operation id="2272" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="carry_30_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1258  %p_41_i_i2_13 = and i1 %Range2_all_ones_10_13, %tmp_351_13

]]></Node>
<StgValue><ssdm name="p_41_i_i2_13"/></StgValue>
</operation>

<operation id="2273" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1259  %deleted_ones_10_13 = select i1 %carry_30_13, i1 %p_41_i_i2_13, i1 %Range1_all_ones_10_13

]]></Node>
<StgValue><ssdm name="deleted_ones_10_13"/></StgValue>
</operation>

<operation id="2274" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1260  %p_38_i_i2_13 = and i1 %carry_30_13, %Range1_all_ones_10_13

]]></Node>
<StgValue><ssdm name="p_38_i_i2_13"/></StgValue>
</operation>

<operation id="2275" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1261  %p_not_i_i1_13 = xor i1 %deleted_zeros_10_13, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_13"/></StgValue>
</operation>

<operation id="2276" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1262  %brmerge_i_i7_13 = or i1 %tmp_1193, %p_not_i_i1_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_13"/></StgValue>
</operation>

<operation id="2277" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1263  %tmp_355_13 = xor i1 %tmp_1190, true

]]></Node>
<StgValue><ssdm name="tmp_355_13"/></StgValue>
</operation>

<operation id="2278" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1264  %overflow_16_13 = and i1 %brmerge_i_i7_13, %tmp_355_13

]]></Node>
<StgValue><ssdm name="overflow_16_13"/></StgValue>
</operation>

<operation id="2279" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1265  %brmerge40_demorgan_i_168 = and i1 %tmp_1193, %deleted_ones_10_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_168"/></StgValue>
</operation>

<operation id="2280" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1266  %tmp59_demorgan = or i1 %p_38_i_i2_13, %brmerge40_demorgan_i_168

]]></Node>
<StgValue><ssdm name="tmp59_demorgan"/></StgValue>
</operation>

<operation id="2281" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1267  %tmp59 = xor i1 %tmp59_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="2282" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1268  %underflow_16_13 = and i1 %tmp_1190, %tmp59

]]></Node>
<StgValue><ssdm name="underflow_16_13"/></StgValue>
</operation>

<operation id="2283" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1269  %brmerge_i_i_i1_13 = or i1 %underflow_16_13, %overflow_16_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_13"/></StgValue>
</operation>

<operation id="2284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="carry_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1335  %tmp_1204 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_14, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1204"/></StgValue>
</operation>

<operation id="2285" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1341  %deleted_zeros_10_14 = select i1 %carry_30_14, i1 %Range1_all_ones_10_14, i1 %Range1_all_zeros_10_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_14"/></StgValue>
</operation>

<operation id="2286" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="carry_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1342  %tmp_351_14 = xor i1 %tmp_1204, true

]]></Node>
<StgValue><ssdm name="tmp_351_14"/></StgValue>
</operation>

<operation id="2287" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="carry_30_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1343  %p_41_i_i2_14 = and i1 %Range2_all_ones_10_14, %tmp_351_14

]]></Node>
<StgValue><ssdm name="p_41_i_i2_14"/></StgValue>
</operation>

<operation id="2288" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1344  %deleted_ones_10_14 = select i1 %carry_30_14, i1 %p_41_i_i2_14, i1 %Range1_all_ones_10_14

]]></Node>
<StgValue><ssdm name="deleted_ones_10_14"/></StgValue>
</operation>

<operation id="2289" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1345  %p_38_i_i2_14 = and i1 %carry_30_14, %Range1_all_ones_10_14

]]></Node>
<StgValue><ssdm name="p_38_i_i2_14"/></StgValue>
</operation>

<operation id="2290" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1346  %p_not_i_i1_14 = xor i1 %deleted_zeros_10_14, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_14"/></StgValue>
</operation>

<operation id="2291" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1347  %brmerge_i_i7_14 = or i1 %tmp_1203, %p_not_i_i1_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_14"/></StgValue>
</operation>

<operation id="2292" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1348  %tmp_355_14 = xor i1 %tmp_1200, true

]]></Node>
<StgValue><ssdm name="tmp_355_14"/></StgValue>
</operation>

<operation id="2293" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1349  %overflow_16_14 = and i1 %brmerge_i_i7_14, %tmp_355_14

]]></Node>
<StgValue><ssdm name="overflow_16_14"/></StgValue>
</operation>

<operation id="2294" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1350  %brmerge40_demorgan_i_170 = and i1 %tmp_1203, %deleted_ones_10_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_170"/></StgValue>
</operation>

<operation id="2295" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1351  %tmp63_demorgan = or i1 %p_38_i_i2_14, %brmerge40_demorgan_i_170

]]></Node>
<StgValue><ssdm name="tmp63_demorgan"/></StgValue>
</operation>

<operation id="2296" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1352  %tmp63 = xor i1 %tmp63_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="2297" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1353  %underflow_16_14 = and i1 %tmp_1200, %tmp63

]]></Node>
<StgValue><ssdm name="underflow_16_14"/></StgValue>
</operation>

<operation id="2298" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1354  %brmerge_i_i_i1_14 = or i1 %underflow_16_14, %overflow_16_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_14"/></StgValue>
</operation>

<operation id="2299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="carry_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1420  %tmp_1214 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_15, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="2300" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1426  %deleted_zeros_10_15 = select i1 %carry_30_15, i1 %Range1_all_ones_10_15, i1 %Range1_all_zeros_10_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_15"/></StgValue>
</operation>

<operation id="2301" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="carry_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1427  %tmp_351_15 = xor i1 %tmp_1214, true

]]></Node>
<StgValue><ssdm name="tmp_351_15"/></StgValue>
</operation>

<operation id="2302" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="carry_30_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1428  %p_41_i_i2_15 = and i1 %Range2_all_ones_10_15, %tmp_351_15

]]></Node>
<StgValue><ssdm name="p_41_i_i2_15"/></StgValue>
</operation>

<operation id="2303" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1429  %deleted_ones_10_15 = select i1 %carry_30_15, i1 %p_41_i_i2_15, i1 %Range1_all_ones_10_15

]]></Node>
<StgValue><ssdm name="deleted_ones_10_15"/></StgValue>
</operation>

<operation id="2304" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1430  %p_38_i_i2_15 = and i1 %carry_30_15, %Range1_all_ones_10_15

]]></Node>
<StgValue><ssdm name="p_38_i_i2_15"/></StgValue>
</operation>

<operation id="2305" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1431  %p_not_i_i1_15 = xor i1 %deleted_zeros_10_15, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_15"/></StgValue>
</operation>

<operation id="2306" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1432  %brmerge_i_i7_15 = or i1 %tmp_1213, %p_not_i_i1_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_15"/></StgValue>
</operation>

<operation id="2307" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1433  %tmp_355_15 = xor i1 %tmp_1210, true

]]></Node>
<StgValue><ssdm name="tmp_355_15"/></StgValue>
</operation>

<operation id="2308" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1434  %overflow_16_15 = and i1 %brmerge_i_i7_15, %tmp_355_15

]]></Node>
<StgValue><ssdm name="overflow_16_15"/></StgValue>
</operation>

<operation id="2309" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1435  %brmerge40_demorgan_i_172 = and i1 %tmp_1213, %deleted_ones_10_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_172"/></StgValue>
</operation>

<operation id="2310" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1436  %tmp67_demorgan = or i1 %p_38_i_i2_15, %brmerge40_demorgan_i_172

]]></Node>
<StgValue><ssdm name="tmp67_demorgan"/></StgValue>
</operation>

<operation id="2311" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1437  %tmp67 = xor i1 %tmp67_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="2312" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1438  %underflow_16_15 = and i1 %tmp_1210, %tmp67

]]></Node>
<StgValue><ssdm name="underflow_16_15"/></StgValue>
</operation>

<operation id="2313" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1439  %brmerge_i_i_i1_15 = or i1 %underflow_16_15, %overflow_16_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_15"/></StgValue>
</operation>

<operation id="2314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="carry_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1505  %tmp_1224 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_16, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="2315" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1511  %deleted_zeros_10_16 = select i1 %carry_30_16, i1 %Range1_all_ones_10_16, i1 %Range1_all_zeros_10_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_16"/></StgValue>
</operation>

<operation id="2316" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="carry_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1512  %tmp_351_16 = xor i1 %tmp_1224, true

]]></Node>
<StgValue><ssdm name="tmp_351_16"/></StgValue>
</operation>

<operation id="2317" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="carry_30_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1513  %p_41_i_i2_16 = and i1 %Range2_all_ones_10_16, %tmp_351_16

]]></Node>
<StgValue><ssdm name="p_41_i_i2_16"/></StgValue>
</operation>

<operation id="2318" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1514  %deleted_ones_10_16 = select i1 %carry_30_16, i1 %p_41_i_i2_16, i1 %Range1_all_ones_10_16

]]></Node>
<StgValue><ssdm name="deleted_ones_10_16"/></StgValue>
</operation>

<operation id="2319" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1515  %p_38_i_i2_16 = and i1 %carry_30_16, %Range1_all_ones_10_16

]]></Node>
<StgValue><ssdm name="p_38_i_i2_16"/></StgValue>
</operation>

<operation id="2320" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1516  %p_not_i_i1_16 = xor i1 %deleted_zeros_10_16, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_16"/></StgValue>
</operation>

<operation id="2321" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1517  %brmerge_i_i7_16 = or i1 %tmp_1223, %p_not_i_i1_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_16"/></StgValue>
</operation>

<operation id="2322" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1518  %tmp_355_16 = xor i1 %tmp_1220, true

]]></Node>
<StgValue><ssdm name="tmp_355_16"/></StgValue>
</operation>

<operation id="2323" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1519  %overflow_16_16 = and i1 %brmerge_i_i7_16, %tmp_355_16

]]></Node>
<StgValue><ssdm name="overflow_16_16"/></StgValue>
</operation>

<operation id="2324" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1520  %brmerge40_demorgan_i_174 = and i1 %tmp_1223, %deleted_ones_10_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_174"/></StgValue>
</operation>

<operation id="2325" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1521  %tmp71_demorgan = or i1 %p_38_i_i2_16, %brmerge40_demorgan_i_174

]]></Node>
<StgValue><ssdm name="tmp71_demorgan"/></StgValue>
</operation>

<operation id="2326" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1522  %tmp71 = xor i1 %tmp71_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="2327" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1523  %underflow_16_16 = and i1 %tmp_1220, %tmp71

]]></Node>
<StgValue><ssdm name="underflow_16_16"/></StgValue>
</operation>

<operation id="2328" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1524  %brmerge_i_i_i1_16 = or i1 %underflow_16_16, %overflow_16_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_16"/></StgValue>
</operation>

<operation id="2329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="carry_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1590  %tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="2330" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1596  %deleted_zeros_10_17 = select i1 %carry_30_17, i1 %Range1_all_ones_10_17, i1 %Range1_all_zeros_10_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_17"/></StgValue>
</operation>

<operation id="2331" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="carry_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1597  %tmp_351_17 = xor i1 %tmp_1234, true

]]></Node>
<StgValue><ssdm name="tmp_351_17"/></StgValue>
</operation>

<operation id="2332" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="carry_30_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1598  %p_41_i_i2_17 = and i1 %Range2_all_ones_10_17, %tmp_351_17

]]></Node>
<StgValue><ssdm name="p_41_i_i2_17"/></StgValue>
</operation>

<operation id="2333" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1599  %deleted_ones_10_17 = select i1 %carry_30_17, i1 %p_41_i_i2_17, i1 %Range1_all_ones_10_17

]]></Node>
<StgValue><ssdm name="deleted_ones_10_17"/></StgValue>
</operation>

<operation id="2334" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1600  %p_38_i_i2_17 = and i1 %carry_30_17, %Range1_all_ones_10_17

]]></Node>
<StgValue><ssdm name="p_38_i_i2_17"/></StgValue>
</operation>

<operation id="2335" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1601  %p_not_i_i1_17 = xor i1 %deleted_zeros_10_17, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_17"/></StgValue>
</operation>

<operation id="2336" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1602  %brmerge_i_i7_17 = or i1 %tmp_1233, %p_not_i_i1_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_17"/></StgValue>
</operation>

<operation id="2337" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1603  %tmp_355_17 = xor i1 %tmp_1230, true

]]></Node>
<StgValue><ssdm name="tmp_355_17"/></StgValue>
</operation>

<operation id="2338" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1604  %overflow_16_17 = and i1 %brmerge_i_i7_17, %tmp_355_17

]]></Node>
<StgValue><ssdm name="overflow_16_17"/></StgValue>
</operation>

<operation id="2339" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1605  %brmerge40_demorgan_i_176 = and i1 %tmp_1233, %deleted_ones_10_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_176"/></StgValue>
</operation>

<operation id="2340" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1606  %tmp75_demorgan = or i1 %p_38_i_i2_17, %brmerge40_demorgan_i_176

]]></Node>
<StgValue><ssdm name="tmp75_demorgan"/></StgValue>
</operation>

<operation id="2341" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1607  %tmp75 = xor i1 %tmp75_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="2342" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1608  %underflow_16_17 = and i1 %tmp_1230, %tmp75

]]></Node>
<StgValue><ssdm name="underflow_16_17"/></StgValue>
</operation>

<operation id="2343" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1609  %brmerge_i_i_i1_17 = or i1 %underflow_16_17, %overflow_16_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_17"/></StgValue>
</operation>

<operation id="2344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="carry_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1675  %tmp_1244 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_18, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="2345" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1681  %deleted_zeros_10_18 = select i1 %carry_30_18, i1 %Range1_all_ones_10_18, i1 %Range1_all_zeros_10_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_18"/></StgValue>
</operation>

<operation id="2346" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="carry_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1682  %tmp_351_18 = xor i1 %tmp_1244, true

]]></Node>
<StgValue><ssdm name="tmp_351_18"/></StgValue>
</operation>

<operation id="2347" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="carry_30_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1683  %p_41_i_i2_18 = and i1 %Range2_all_ones_10_18, %tmp_351_18

]]></Node>
<StgValue><ssdm name="p_41_i_i2_18"/></StgValue>
</operation>

<operation id="2348" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1684  %deleted_ones_10_18 = select i1 %carry_30_18, i1 %p_41_i_i2_18, i1 %Range1_all_ones_10_18

]]></Node>
<StgValue><ssdm name="deleted_ones_10_18"/></StgValue>
</operation>

<operation id="2349" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1685  %p_38_i_i2_18 = and i1 %carry_30_18, %Range1_all_ones_10_18

]]></Node>
<StgValue><ssdm name="p_38_i_i2_18"/></StgValue>
</operation>

<operation id="2350" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1686  %p_not_i_i1_18 = xor i1 %deleted_zeros_10_18, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_18"/></StgValue>
</operation>

<operation id="2351" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1687  %brmerge_i_i7_18 = or i1 %tmp_1243, %p_not_i_i1_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_18"/></StgValue>
</operation>

<operation id="2352" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1688  %tmp_355_18 = xor i1 %tmp_1240, true

]]></Node>
<StgValue><ssdm name="tmp_355_18"/></StgValue>
</operation>

<operation id="2353" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1689  %overflow_16_18 = and i1 %brmerge_i_i7_18, %tmp_355_18

]]></Node>
<StgValue><ssdm name="overflow_16_18"/></StgValue>
</operation>

<operation id="2354" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1690  %brmerge40_demorgan_i_178 = and i1 %tmp_1243, %deleted_ones_10_18

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_178"/></StgValue>
</operation>

<operation id="2355" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1691  %tmp79_demorgan = or i1 %p_38_i_i2_18, %brmerge40_demorgan_i_178

]]></Node>
<StgValue><ssdm name="tmp79_demorgan"/></StgValue>
</operation>

<operation id="2356" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1692  %tmp79 = xor i1 %tmp79_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="2357" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1693  %underflow_16_18 = and i1 %tmp_1240, %tmp79

]]></Node>
<StgValue><ssdm name="underflow_16_18"/></StgValue>
</operation>

<operation id="2358" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1694  %brmerge_i_i_i1_18 = or i1 %underflow_16_18, %overflow_16_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_18"/></StgValue>
</operation>

<operation id="2359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="carry_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1760  %tmp_1254 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_19, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="2360" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1766  %deleted_zeros_10_19 = select i1 %carry_30_19, i1 %Range1_all_ones_10_19, i1 %Range1_all_zeros_10_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_19"/></StgValue>
</operation>

<operation id="2361" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="carry_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1767  %tmp_351_19 = xor i1 %tmp_1254, true

]]></Node>
<StgValue><ssdm name="tmp_351_19"/></StgValue>
</operation>

<operation id="2362" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="carry_30_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1768  %p_41_i_i2_19 = and i1 %Range2_all_ones_10_19, %tmp_351_19

]]></Node>
<StgValue><ssdm name="p_41_i_i2_19"/></StgValue>
</operation>

<operation id="2363" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1769  %deleted_ones_10_19 = select i1 %carry_30_19, i1 %p_41_i_i2_19, i1 %Range1_all_ones_10_19

]]></Node>
<StgValue><ssdm name="deleted_ones_10_19"/></StgValue>
</operation>

<operation id="2364" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1770  %p_38_i_i2_19 = and i1 %carry_30_19, %Range1_all_ones_10_19

]]></Node>
<StgValue><ssdm name="p_38_i_i2_19"/></StgValue>
</operation>

<operation id="2365" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1771  %p_not_i_i1_19 = xor i1 %deleted_zeros_10_19, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_19"/></StgValue>
</operation>

<operation id="2366" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1772  %brmerge_i_i7_19 = or i1 %tmp_1253, %p_not_i_i1_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_19"/></StgValue>
</operation>

<operation id="2367" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1773  %tmp_355_19 = xor i1 %tmp_1250, true

]]></Node>
<StgValue><ssdm name="tmp_355_19"/></StgValue>
</operation>

<operation id="2368" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1774  %overflow_16_19 = and i1 %brmerge_i_i7_19, %tmp_355_19

]]></Node>
<StgValue><ssdm name="overflow_16_19"/></StgValue>
</operation>

<operation id="2369" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1775  %brmerge40_demorgan_i_180 = and i1 %tmp_1253, %deleted_ones_10_19

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_180"/></StgValue>
</operation>

<operation id="2370" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1776  %tmp83_demorgan = or i1 %p_38_i_i2_19, %brmerge40_demorgan_i_180

]]></Node>
<StgValue><ssdm name="tmp83_demorgan"/></StgValue>
</operation>

<operation id="2371" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1777  %tmp83 = xor i1 %tmp83_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2372" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1778  %underflow_16_19 = and i1 %tmp_1250, %tmp83

]]></Node>
<StgValue><ssdm name="underflow_16_19"/></StgValue>
</operation>

<operation id="2373" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1779  %brmerge_i_i_i1_19 = or i1 %underflow_16_19, %overflow_16_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_19"/></StgValue>
</operation>

<operation id="2374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="carry_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1845  %tmp_1264 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_20, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="2375" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1851  %deleted_zeros_10_20 = select i1 %carry_30_20, i1 %Range1_all_ones_10_20, i1 %Range1_all_zeros_10_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_20"/></StgValue>
</operation>

<operation id="2376" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="carry_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1852  %tmp_351_20 = xor i1 %tmp_1264, true

]]></Node>
<StgValue><ssdm name="tmp_351_20"/></StgValue>
</operation>

<operation id="2377" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="carry_30_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1853  %p_41_i_i2_20 = and i1 %Range2_all_ones_10_20, %tmp_351_20

]]></Node>
<StgValue><ssdm name="p_41_i_i2_20"/></StgValue>
</operation>

<operation id="2378" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1854  %deleted_ones_10_20 = select i1 %carry_30_20, i1 %p_41_i_i2_20, i1 %Range1_all_ones_10_20

]]></Node>
<StgValue><ssdm name="deleted_ones_10_20"/></StgValue>
</operation>

<operation id="2379" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1855  %p_38_i_i2_20 = and i1 %carry_30_20, %Range1_all_ones_10_20

]]></Node>
<StgValue><ssdm name="p_38_i_i2_20"/></StgValue>
</operation>

<operation id="2380" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1856  %p_not_i_i1_20 = xor i1 %deleted_zeros_10_20, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_20"/></StgValue>
</operation>

<operation id="2381" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1857  %brmerge_i_i7_20 = or i1 %tmp_1263, %p_not_i_i1_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_20"/></StgValue>
</operation>

<operation id="2382" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1858  %tmp_355_20 = xor i1 %tmp_1260, true

]]></Node>
<StgValue><ssdm name="tmp_355_20"/></StgValue>
</operation>

<operation id="2383" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1859  %overflow_16_20 = and i1 %brmerge_i_i7_20, %tmp_355_20

]]></Node>
<StgValue><ssdm name="overflow_16_20"/></StgValue>
</operation>

<operation id="2384" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1860  %brmerge40_demorgan_i_182 = and i1 %tmp_1263, %deleted_ones_10_20

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_182"/></StgValue>
</operation>

<operation id="2385" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1861  %tmp87_demorgan = or i1 %p_38_i_i2_20, %brmerge40_demorgan_i_182

]]></Node>
<StgValue><ssdm name="tmp87_demorgan"/></StgValue>
</operation>

<operation id="2386" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1862  %tmp87 = xor i1 %tmp87_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="2387" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1863  %underflow_16_20 = and i1 %tmp_1260, %tmp87

]]></Node>
<StgValue><ssdm name="underflow_16_20"/></StgValue>
</operation>

<operation id="2388" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1864  %brmerge_i_i_i1_20 = or i1 %underflow_16_20, %overflow_16_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_20"/></StgValue>
</operation>

<operation id="2389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="carry_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:1930  %tmp_1274 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="2390" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1936  %deleted_zeros_10_21 = select i1 %carry_30_21, i1 %Range1_all_ones_10_21, i1 %Range1_all_zeros_10_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_21"/></StgValue>
</operation>

<operation id="2391" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="carry_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1937  %tmp_351_21 = xor i1 %tmp_1274, true

]]></Node>
<StgValue><ssdm name="tmp_351_21"/></StgValue>
</operation>

<operation id="2392" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="carry_30_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1938  %p_41_i_i2_21 = and i1 %Range2_all_ones_10_21, %tmp_351_21

]]></Node>
<StgValue><ssdm name="p_41_i_i2_21"/></StgValue>
</operation>

<operation id="2393" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1939  %deleted_ones_10_21 = select i1 %carry_30_21, i1 %p_41_i_i2_21, i1 %Range1_all_ones_10_21

]]></Node>
<StgValue><ssdm name="deleted_ones_10_21"/></StgValue>
</operation>

<operation id="2394" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1940  %p_38_i_i2_21 = and i1 %carry_30_21, %Range1_all_ones_10_21

]]></Node>
<StgValue><ssdm name="p_38_i_i2_21"/></StgValue>
</operation>

<operation id="2395" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1941  %p_not_i_i1_21 = xor i1 %deleted_zeros_10_21, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_21"/></StgValue>
</operation>

<operation id="2396" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1942  %brmerge_i_i7_21 = or i1 %tmp_1273, %p_not_i_i1_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_21"/></StgValue>
</operation>

<operation id="2397" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1943  %tmp_355_21 = xor i1 %tmp_1270, true

]]></Node>
<StgValue><ssdm name="tmp_355_21"/></StgValue>
</operation>

<operation id="2398" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1944  %overflow_16_21 = and i1 %brmerge_i_i7_21, %tmp_355_21

]]></Node>
<StgValue><ssdm name="overflow_16_21"/></StgValue>
</operation>

<operation id="2399" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1945  %brmerge40_demorgan_i_184 = and i1 %tmp_1273, %deleted_ones_10_21

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_184"/></StgValue>
</operation>

<operation id="2400" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1946  %tmp91_demorgan = or i1 %p_38_i_i2_21, %brmerge40_demorgan_i_184

]]></Node>
<StgValue><ssdm name="tmp91_demorgan"/></StgValue>
</operation>

<operation id="2401" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1947  %tmp91 = xor i1 %tmp91_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2402" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1948  %underflow_16_21 = and i1 %tmp_1270, %tmp91

]]></Node>
<StgValue><ssdm name="underflow_16_21"/></StgValue>
</operation>

<operation id="2403" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1949  %brmerge_i_i_i1_21 = or i1 %underflow_16_21, %overflow_16_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_21"/></StgValue>
</operation>

<operation id="2404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="carry_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader92.preheader_ifconv:2015  %tmp_1284 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_108_22, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="2405" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2021  %deleted_zeros_10_22 = select i1 %carry_30_22, i1 %Range1_all_ones_10_22, i1 %Range1_all_zeros_10_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_10_22"/></StgValue>
</operation>

<operation id="2406" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="carry_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2022  %tmp_351_22 = xor i1 %tmp_1284, true

]]></Node>
<StgValue><ssdm name="tmp_351_22"/></StgValue>
</operation>

<operation id="2407" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="carry_30_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2023  %p_41_i_i2_22 = and i1 %Range2_all_ones_10_22, %tmp_351_22

]]></Node>
<StgValue><ssdm name="p_41_i_i2_22"/></StgValue>
</operation>

<operation id="2408" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2024  %deleted_ones_10_22 = select i1 %carry_30_22, i1 %p_41_i_i2_22, i1 %Range1_all_ones_10_22

]]></Node>
<StgValue><ssdm name="deleted_ones_10_22"/></StgValue>
</operation>

<operation id="2409" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2025  %p_38_i_i2_22 = and i1 %carry_30_22, %Range1_all_ones_10_22

]]></Node>
<StgValue><ssdm name="p_38_i_i2_22"/></StgValue>
</operation>

<operation id="2410" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2026  %p_not_i_i1_22 = xor i1 %deleted_zeros_10_22, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_22"/></StgValue>
</operation>

<operation id="2411" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2027  %brmerge_i_i7_22 = or i1 %tmp_1283, %p_not_i_i1_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_22"/></StgValue>
</operation>

<operation id="2412" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2028  %tmp_355_22 = xor i1 %tmp_1280, true

]]></Node>
<StgValue><ssdm name="tmp_355_22"/></StgValue>
</operation>

<operation id="2413" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2029  %overflow_16_22 = and i1 %brmerge_i_i7_22, %tmp_355_22

]]></Node>
<StgValue><ssdm name="overflow_16_22"/></StgValue>
</operation>

<operation id="2414" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2030  %brmerge40_demorgan_i_186 = and i1 %tmp_1283, %deleted_ones_10_22

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_186"/></StgValue>
</operation>

<operation id="2415" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2031  %tmp95_demorgan = or i1 %p_38_i_i2_22, %brmerge40_demorgan_i_186

]]></Node>
<StgValue><ssdm name="tmp95_demorgan"/></StgValue>
</operation>

<operation id="2416" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2032  %tmp95 = xor i1 %tmp95_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="2417" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2033  %underflow_16_22 = and i1 %tmp_1280, %tmp95

]]></Node>
<StgValue><ssdm name="underflow_16_22"/></StgValue>
</operation>

<operation id="2418" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2034  %brmerge_i_i_i1_22 = or i1 %underflow_16_22, %overflow_16_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_22"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2419" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:80  %tmp4 = or i1 %brmerge40_demorgan_i_235, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="2420" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:81  %underflow_16_not = or i1 %tmp4, %p_38_i_i2

]]></Node>
<StgValue><ssdm name="underflow_16_not"/></StgValue>
</operation>

<operation id="2421" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:82  %p_Val2_110_mux = select i1 %brmerge_i_i_i1, i8 127, i8 %p_Val2_36

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux"/></StgValue>
</operation>

<operation id="2422" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:83  %p_Val2_1 = select i1 %underflow_16, i8 -128, i8 %p_Val2_36

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="2423" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:84  %this_assign_46_1 = select i1 %underflow_16_not, i8 %p_Val2_110_mux, i8 %p_Val2_1

]]></Node>
<StgValue><ssdm name="this_assign_46_1"/></StgValue>
</operation>

<operation id="2424" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:85  store i8 %this_assign_46_1, i8* %buffer1_1_96_4x4_p_V_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2425" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:165  %tmp8 = or i1 %brmerge40_demorgan_i_142, %tmp_355_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2426" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:166  %underflow_16_not_1 = or i1 %tmp8, %p_38_i_i2_1

]]></Node>
<StgValue><ssdm name="underflow_16_not_1"/></StgValue>
</operation>

<operation id="2427" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:167  %p_Val2_110_mux_1 = select i1 %brmerge_i_i_i1_1, i8 127, i8 %p_Val2_110_1

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_1"/></StgValue>
</operation>

<operation id="2428" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:168  %p_Val2_110_1_247 = select i1 %underflow_16_1, i8 -128, i8 %p_Val2_110_1

]]></Node>
<StgValue><ssdm name="p_Val2_110_1_247"/></StgValue>
</operation>

<operation id="2429" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:169  %this_assign_46_1_1 = select i1 %underflow_16_not_1, i8 %p_Val2_110_mux_1, i8 %p_Val2_110_1_247

]]></Node>
<StgValue><ssdm name="this_assign_46_1_1"/></StgValue>
</operation>

<operation id="2430" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:170  store i8 %this_assign_46_1_1, i8* %buffer1_1_96_4x4_p_V_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2431" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:250  %tmp12 = or i1 %brmerge40_demorgan_i_144, %tmp_355_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2432" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:251  %underflow_16_not_2 = or i1 %tmp12, %p_38_i_i2_2

]]></Node>
<StgValue><ssdm name="underflow_16_not_2"/></StgValue>
</operation>

<operation id="2433" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:252  %p_Val2_110_mux_2 = select i1 %brmerge_i_i_i1_2, i8 127, i8 %p_Val2_110_2

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_2"/></StgValue>
</operation>

<operation id="2434" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:253  %p_Val2_110_2_249 = select i1 %underflow_16_2, i8 -128, i8 %p_Val2_110_2

]]></Node>
<StgValue><ssdm name="p_Val2_110_2_249"/></StgValue>
</operation>

<operation id="2435" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:254  %this_assign_46_1_2 = select i1 %underflow_16_not_2, i8 %p_Val2_110_mux_2, i8 %p_Val2_110_2_249

]]></Node>
<StgValue><ssdm name="this_assign_46_1_2"/></StgValue>
</operation>

<operation id="2436" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:255  store i8 %this_assign_46_1_2, i8* %buffer1_1_96_4x4_p_V_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2437" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:335  %tmp16 = or i1 %brmerge40_demorgan_i_146, %tmp_355_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2438" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:336  %underflow_16_not_3 = or i1 %tmp16, %p_38_i_i2_3

]]></Node>
<StgValue><ssdm name="underflow_16_not_3"/></StgValue>
</operation>

<operation id="2439" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:337  %p_Val2_110_mux_3 = select i1 %brmerge_i_i_i1_3, i8 127, i8 %p_Val2_110_3

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_3"/></StgValue>
</operation>

<operation id="2440" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:338  %p_Val2_110_3_251 = select i1 %underflow_16_3, i8 -128, i8 %p_Val2_110_3

]]></Node>
<StgValue><ssdm name="p_Val2_110_3_251"/></StgValue>
</operation>

<operation id="2441" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:339  %this_assign_46_1_3 = select i1 %underflow_16_not_3, i8 %p_Val2_110_mux_3, i8 %p_Val2_110_3_251

]]></Node>
<StgValue><ssdm name="this_assign_46_1_3"/></StgValue>
</operation>

<operation id="2442" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:340  store i8 %this_assign_46_1_3, i8* %buffer1_1_96_4x4_p_V_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2443" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:420  %tmp20 = or i1 %brmerge40_demorgan_i_148, %tmp_355_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="2444" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:421  %underflow_16_not_4 = or i1 %tmp20, %p_38_i_i2_4

]]></Node>
<StgValue><ssdm name="underflow_16_not_4"/></StgValue>
</operation>

<operation id="2445" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:422  %p_Val2_110_mux_4 = select i1 %brmerge_i_i_i1_4, i8 127, i8 %p_Val2_110_4

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_4"/></StgValue>
</operation>

<operation id="2446" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:423  %p_Val2_110_4_253 = select i1 %underflow_16_4, i8 -128, i8 %p_Val2_110_4

]]></Node>
<StgValue><ssdm name="p_Val2_110_4_253"/></StgValue>
</operation>

<operation id="2447" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:424  %this_assign_46_1_4 = select i1 %underflow_16_not_4, i8 %p_Val2_110_mux_4, i8 %p_Val2_110_4_253

]]></Node>
<StgValue><ssdm name="this_assign_46_1_4"/></StgValue>
</operation>

<operation id="2448" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:425  store i8 %this_assign_46_1_4, i8* %buffer1_1_96_4x4_p_V_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:505  %tmp24 = or i1 %brmerge40_demorgan_i_150, %tmp_355_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="2450" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:506  %underflow_16_not_5 = or i1 %tmp24, %p_38_i_i2_5

]]></Node>
<StgValue><ssdm name="underflow_16_not_5"/></StgValue>
</operation>

<operation id="2451" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:507  %p_Val2_110_mux_5 = select i1 %brmerge_i_i_i1_5, i8 127, i8 %p_Val2_110_5

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_5"/></StgValue>
</operation>

<operation id="2452" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:508  %p_Val2_110_5_255 = select i1 %underflow_16_5, i8 -128, i8 %p_Val2_110_5

]]></Node>
<StgValue><ssdm name="p_Val2_110_5_255"/></StgValue>
</operation>

<operation id="2453" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:509  %this_assign_46_1_5 = select i1 %underflow_16_not_5, i8 %p_Val2_110_mux_5, i8 %p_Val2_110_5_255

]]></Node>
<StgValue><ssdm name="this_assign_46_1_5"/></StgValue>
</operation>

<operation id="2454" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:510  store i8 %this_assign_46_1_5, i8* %buffer1_1_96_4x4_p_V_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2455" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:590  %tmp28 = or i1 %brmerge40_demorgan_i_152, %tmp_355_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="2456" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:591  %underflow_16_not_6 = or i1 %tmp28, %p_38_i_i2_6

]]></Node>
<StgValue><ssdm name="underflow_16_not_6"/></StgValue>
</operation>

<operation id="2457" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:592  %p_Val2_110_mux_6 = select i1 %brmerge_i_i_i1_6, i8 127, i8 %p_Val2_110_6

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_6"/></StgValue>
</operation>

<operation id="2458" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:593  %p_Val2_110_6_257 = select i1 %underflow_16_6, i8 -128, i8 %p_Val2_110_6

]]></Node>
<StgValue><ssdm name="p_Val2_110_6_257"/></StgValue>
</operation>

<operation id="2459" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:594  %this_assign_46_1_6 = select i1 %underflow_16_not_6, i8 %p_Val2_110_mux_6, i8 %p_Val2_110_6_257

]]></Node>
<StgValue><ssdm name="this_assign_46_1_6"/></StgValue>
</operation>

<operation id="2460" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:595  store i8 %this_assign_46_1_6, i8* %buffer1_1_96_4x4_p_V_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2461" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:675  %tmp32 = or i1 %brmerge40_demorgan_i_154, %tmp_355_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="2462" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:676  %underflow_16_not_7 = or i1 %tmp32, %p_38_i_i2_7

]]></Node>
<StgValue><ssdm name="underflow_16_not_7"/></StgValue>
</operation>

<operation id="2463" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:677  %p_Val2_110_mux_7 = select i1 %brmerge_i_i_i1_7, i8 127, i8 %p_Val2_110_7

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_7"/></StgValue>
</operation>

<operation id="2464" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:678  %p_Val2_110_7_259 = select i1 %underflow_16_7, i8 -128, i8 %p_Val2_110_7

]]></Node>
<StgValue><ssdm name="p_Val2_110_7_259"/></StgValue>
</operation>

<operation id="2465" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:679  %this_assign_46_1_7 = select i1 %underflow_16_not_7, i8 %p_Val2_110_mux_7, i8 %p_Val2_110_7_259

]]></Node>
<StgValue><ssdm name="this_assign_46_1_7"/></StgValue>
</operation>

<operation id="2466" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:680  store i8 %this_assign_46_1_7, i8* %buffer1_1_96_4x4_p_V_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2467" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:760  %tmp36 = or i1 %brmerge40_demorgan_i_156, %tmp_355_8

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="2468" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:761  %underflow_16_not_8 = or i1 %tmp36, %p_38_i_i2_8

]]></Node>
<StgValue><ssdm name="underflow_16_not_8"/></StgValue>
</operation>

<operation id="2469" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:762  %p_Val2_110_mux_8 = select i1 %brmerge_i_i_i1_8, i8 127, i8 %p_Val2_110_8

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_8"/></StgValue>
</operation>

<operation id="2470" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:763  %p_Val2_110_8_261 = select i1 %underflow_16_8, i8 -128, i8 %p_Val2_110_8

]]></Node>
<StgValue><ssdm name="p_Val2_110_8_261"/></StgValue>
</operation>

<operation id="2471" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:764  %this_assign_46_1_8 = select i1 %underflow_16_not_8, i8 %p_Val2_110_mux_8, i8 %p_Val2_110_8_261

]]></Node>
<StgValue><ssdm name="this_assign_46_1_8"/></StgValue>
</operation>

<operation id="2472" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:765  store i8 %this_assign_46_1_8, i8* %buffer1_1_96_4x4_p_V_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2473" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:845  %tmp40 = or i1 %brmerge40_demorgan_i_158, %tmp_355_9

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="2474" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:846  %underflow_16_not_9 = or i1 %tmp40, %p_38_i_i2_9

]]></Node>
<StgValue><ssdm name="underflow_16_not_9"/></StgValue>
</operation>

<operation id="2475" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:847  %p_Val2_110_mux_9 = select i1 %brmerge_i_i_i1_9, i8 127, i8 %p_Val2_110_9

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_9"/></StgValue>
</operation>

<operation id="2476" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:848  %p_Val2_110_9_263 = select i1 %underflow_16_9, i8 -128, i8 %p_Val2_110_9

]]></Node>
<StgValue><ssdm name="p_Val2_110_9_263"/></StgValue>
</operation>

<operation id="2477" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:849  %this_assign_46_1_9 = select i1 %underflow_16_not_9, i8 %p_Val2_110_mux_9, i8 %p_Val2_110_9_263

]]></Node>
<StgValue><ssdm name="this_assign_46_1_9"/></StgValue>
</operation>

<operation id="2478" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:850  store i8 %this_assign_46_1_9, i8* %buffer1_1_96_4x4_p_V_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2479" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:930  %tmp44 = or i1 %brmerge40_demorgan_i_160, %tmp_355_s

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="2480" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:931  %underflow_16_not_s = or i1 %tmp44, %p_38_i_i2_10

]]></Node>
<StgValue><ssdm name="underflow_16_not_s"/></StgValue>
</operation>

<operation id="2481" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:932  %p_Val2_110_mux_s = select i1 %brmerge_i_i_i1_10, i8 127, i8 %p_Val2_110_s

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_s"/></StgValue>
</operation>

<operation id="2482" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:933  %p_Val2_110_s_265 = select i1 %underflow_16_s, i8 -128, i8 %p_Val2_110_s

]]></Node>
<StgValue><ssdm name="p_Val2_110_s_265"/></StgValue>
</operation>

<operation id="2483" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:934  %this_assign_46_1_s = select i1 %underflow_16_not_s, i8 %p_Val2_110_mux_s, i8 %p_Val2_110_s_265

]]></Node>
<StgValue><ssdm name="this_assign_46_1_s"/></StgValue>
</operation>

<operation id="2484" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:935  store i8 %this_assign_46_1_s, i8* %buffer1_1_96_4x4_p_V_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2485" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1015  %tmp48 = or i1 %brmerge40_demorgan_i_162, %tmp_355_10

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="2486" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1016  %underflow_16_not_10 = or i1 %tmp48, %p_38_i_i2_s

]]></Node>
<StgValue><ssdm name="underflow_16_not_10"/></StgValue>
</operation>

<operation id="2487" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1017  %p_Val2_110_mux_10 = select i1 %brmerge_i_i_i1_s, i8 127, i8 %p_Val2_110_10

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_10"/></StgValue>
</operation>

<operation id="2488" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1018  %p_Val2_110_10_267 = select i1 %underflow_16_10, i8 -128, i8 %p_Val2_110_10

]]></Node>
<StgValue><ssdm name="p_Val2_110_10_267"/></StgValue>
</operation>

<operation id="2489" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1019  %this_assign_46_1_10 = select i1 %underflow_16_not_10, i8 %p_Val2_110_mux_10, i8 %p_Val2_110_10_267

]]></Node>
<StgValue><ssdm name="this_assign_46_1_10"/></StgValue>
</operation>

<operation id="2490" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1020  store i8 %this_assign_46_1_10, i8* %buffer1_1_96_4x4_p_V_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2491" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1100  %tmp52 = or i1 %brmerge40_demorgan_i_164, %tmp_355_11

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="2492" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1101  %underflow_16_not_11 = or i1 %tmp52, %p_38_i_i2_11

]]></Node>
<StgValue><ssdm name="underflow_16_not_11"/></StgValue>
</operation>

<operation id="2493" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1102  %p_Val2_110_mux_11 = select i1 %brmerge_i_i_i1_11, i8 127, i8 %p_Val2_110_11

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_11"/></StgValue>
</operation>

<operation id="2494" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1103  %p_Val2_110_11_269 = select i1 %underflow_16_11, i8 -128, i8 %p_Val2_110_11

]]></Node>
<StgValue><ssdm name="p_Val2_110_11_269"/></StgValue>
</operation>

<operation id="2495" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1104  %this_assign_46_1_11 = select i1 %underflow_16_not_11, i8 %p_Val2_110_mux_11, i8 %p_Val2_110_11_269

]]></Node>
<StgValue><ssdm name="this_assign_46_1_11"/></StgValue>
</operation>

<operation id="2496" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1105  store i8 %this_assign_46_1_11, i8* %buffer1_1_96_4x4_p_V_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2497" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1185  %tmp56 = or i1 %brmerge40_demorgan_i_166, %tmp_355_12

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="2498" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1186  %underflow_16_not_12 = or i1 %tmp56, %p_38_i_i2_12

]]></Node>
<StgValue><ssdm name="underflow_16_not_12"/></StgValue>
</operation>

<operation id="2499" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1187  %p_Val2_110_mux_12 = select i1 %brmerge_i_i_i1_12, i8 127, i8 %p_Val2_110_12

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_12"/></StgValue>
</operation>

<operation id="2500" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1188  %p_Val2_110_12_271 = select i1 %underflow_16_12, i8 -128, i8 %p_Val2_110_12

]]></Node>
<StgValue><ssdm name="p_Val2_110_12_271"/></StgValue>
</operation>

<operation id="2501" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1189  %this_assign_46_1_12 = select i1 %underflow_16_not_12, i8 %p_Val2_110_mux_12, i8 %p_Val2_110_12_271

]]></Node>
<StgValue><ssdm name="this_assign_46_1_12"/></StgValue>
</operation>

<operation id="2502" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1190  store i8 %this_assign_46_1_12, i8* %buffer1_1_96_4x4_p_V_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2503" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1270  %tmp60 = or i1 %brmerge40_demorgan_i_168, %tmp_355_13

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="2504" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1271  %underflow_16_not_13 = or i1 %tmp60, %p_38_i_i2_13

]]></Node>
<StgValue><ssdm name="underflow_16_not_13"/></StgValue>
</operation>

<operation id="2505" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1272  %p_Val2_110_mux_13 = select i1 %brmerge_i_i_i1_13, i8 127, i8 %p_Val2_110_13

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_13"/></StgValue>
</operation>

<operation id="2506" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1273  %p_Val2_110_13_273 = select i1 %underflow_16_13, i8 -128, i8 %p_Val2_110_13

]]></Node>
<StgValue><ssdm name="p_Val2_110_13_273"/></StgValue>
</operation>

<operation id="2507" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1274  %this_assign_46_1_13 = select i1 %underflow_16_not_13, i8 %p_Val2_110_mux_13, i8 %p_Val2_110_13_273

]]></Node>
<StgValue><ssdm name="this_assign_46_1_13"/></StgValue>
</operation>

<operation id="2508" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1275  store i8 %this_assign_46_1_13, i8* %buffer1_1_96_4x4_p_V_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2509" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1355  %tmp64 = or i1 %brmerge40_demorgan_i_170, %tmp_355_14

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="2510" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1356  %underflow_16_not_14 = or i1 %tmp64, %p_38_i_i2_14

]]></Node>
<StgValue><ssdm name="underflow_16_not_14"/></StgValue>
</operation>

<operation id="2511" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1357  %p_Val2_110_mux_14 = select i1 %brmerge_i_i_i1_14, i8 127, i8 %p_Val2_110_14

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_14"/></StgValue>
</operation>

<operation id="2512" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1358  %p_Val2_110_14_275 = select i1 %underflow_16_14, i8 -128, i8 %p_Val2_110_14

]]></Node>
<StgValue><ssdm name="p_Val2_110_14_275"/></StgValue>
</operation>

<operation id="2513" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1359  %this_assign_46_1_14 = select i1 %underflow_16_not_14, i8 %p_Val2_110_mux_14, i8 %p_Val2_110_14_275

]]></Node>
<StgValue><ssdm name="this_assign_46_1_14"/></StgValue>
</operation>

<operation id="2514" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1360  store i8 %this_assign_46_1_14, i8* %buffer1_1_96_4x4_p_V_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2515" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1440  %tmp68 = or i1 %brmerge40_demorgan_i_172, %tmp_355_15

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2516" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1441  %underflow_16_not_15 = or i1 %tmp68, %p_38_i_i2_15

]]></Node>
<StgValue><ssdm name="underflow_16_not_15"/></StgValue>
</operation>

<operation id="2517" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1442  %p_Val2_110_mux_15 = select i1 %brmerge_i_i_i1_15, i8 127, i8 %p_Val2_110_15

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_15"/></StgValue>
</operation>

<operation id="2518" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1443  %p_Val2_110_15_277 = select i1 %underflow_16_15, i8 -128, i8 %p_Val2_110_15

]]></Node>
<StgValue><ssdm name="p_Val2_110_15_277"/></StgValue>
</operation>

<operation id="2519" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1444  %this_assign_46_1_15 = select i1 %underflow_16_not_15, i8 %p_Val2_110_mux_15, i8 %p_Val2_110_15_277

]]></Node>
<StgValue><ssdm name="this_assign_46_1_15"/></StgValue>
</operation>

<operation id="2520" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1445  store i8 %this_assign_46_1_15, i8* %buffer1_1_96_4x4_p_V_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2521" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1525  %tmp72 = or i1 %brmerge40_demorgan_i_174, %tmp_355_16

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2522" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1526  %underflow_16_not_16 = or i1 %tmp72, %p_38_i_i2_16

]]></Node>
<StgValue><ssdm name="underflow_16_not_16"/></StgValue>
</operation>

<operation id="2523" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1527  %p_Val2_110_mux_16 = select i1 %brmerge_i_i_i1_16, i8 127, i8 %p_Val2_110_16

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_16"/></StgValue>
</operation>

<operation id="2524" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1528  %p_Val2_110_16_279 = select i1 %underflow_16_16, i8 -128, i8 %p_Val2_110_16

]]></Node>
<StgValue><ssdm name="p_Val2_110_16_279"/></StgValue>
</operation>

<operation id="2525" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1529  %this_assign_46_1_16 = select i1 %underflow_16_not_16, i8 %p_Val2_110_mux_16, i8 %p_Val2_110_16_279

]]></Node>
<StgValue><ssdm name="this_assign_46_1_16"/></StgValue>
</operation>

<operation id="2526" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1530  store i8 %this_assign_46_1_16, i8* %buffer1_1_96_4x4_p_V_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2527" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1610  %tmp76 = or i1 %brmerge40_demorgan_i_176, %tmp_355_17

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="2528" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1611  %underflow_16_not_17 = or i1 %tmp76, %p_38_i_i2_17

]]></Node>
<StgValue><ssdm name="underflow_16_not_17"/></StgValue>
</operation>

<operation id="2529" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1612  %p_Val2_110_mux_17 = select i1 %brmerge_i_i_i1_17, i8 127, i8 %p_Val2_110_17

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_17"/></StgValue>
</operation>

<operation id="2530" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1613  %p_Val2_110_17_281 = select i1 %underflow_16_17, i8 -128, i8 %p_Val2_110_17

]]></Node>
<StgValue><ssdm name="p_Val2_110_17_281"/></StgValue>
</operation>

<operation id="2531" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1614  %this_assign_46_1_17 = select i1 %underflow_16_not_17, i8 %p_Val2_110_mux_17, i8 %p_Val2_110_17_281

]]></Node>
<StgValue><ssdm name="this_assign_46_1_17"/></StgValue>
</operation>

<operation id="2532" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1615  store i8 %this_assign_46_1_17, i8* %buffer1_1_96_4x4_p_V_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2533" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1695  %tmp80 = or i1 %brmerge40_demorgan_i_178, %tmp_355_18

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="2534" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1696  %underflow_16_not_18 = or i1 %tmp80, %p_38_i_i2_18

]]></Node>
<StgValue><ssdm name="underflow_16_not_18"/></StgValue>
</operation>

<operation id="2535" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1697  %p_Val2_110_mux_18 = select i1 %brmerge_i_i_i1_18, i8 127, i8 %p_Val2_110_18

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_18"/></StgValue>
</operation>

<operation id="2536" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1698  %p_Val2_110_18_283 = select i1 %underflow_16_18, i8 -128, i8 %p_Val2_110_18

]]></Node>
<StgValue><ssdm name="p_Val2_110_18_283"/></StgValue>
</operation>

<operation id="2537" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1699  %this_assign_46_1_18 = select i1 %underflow_16_not_18, i8 %p_Val2_110_mux_18, i8 %p_Val2_110_18_283

]]></Node>
<StgValue><ssdm name="this_assign_46_1_18"/></StgValue>
</operation>

<operation id="2538" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1700  store i8 %this_assign_46_1_18, i8* %buffer1_1_96_4x4_p_V_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2539" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1780  %tmp84 = or i1 %brmerge40_demorgan_i_180, %tmp_355_19

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="2540" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1781  %underflow_16_not_19 = or i1 %tmp84, %p_38_i_i2_19

]]></Node>
<StgValue><ssdm name="underflow_16_not_19"/></StgValue>
</operation>

<operation id="2541" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1782  %p_Val2_110_mux_19 = select i1 %brmerge_i_i_i1_19, i8 127, i8 %p_Val2_110_19

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_19"/></StgValue>
</operation>

<operation id="2542" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1783  %p_Val2_110_19_285 = select i1 %underflow_16_19, i8 -128, i8 %p_Val2_110_19

]]></Node>
<StgValue><ssdm name="p_Val2_110_19_285"/></StgValue>
</operation>

<operation id="2543" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1784  %this_assign_46_1_19 = select i1 %underflow_16_not_19, i8 %p_Val2_110_mux_19, i8 %p_Val2_110_19_285

]]></Node>
<StgValue><ssdm name="this_assign_46_1_19"/></StgValue>
</operation>

<operation id="2544" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1785  store i8 %this_assign_46_1_19, i8* %buffer1_1_96_4x4_p_V_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2545" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1865  %tmp88 = or i1 %brmerge40_demorgan_i_182, %tmp_355_20

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="2546" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1866  %underflow_16_not_20 = or i1 %tmp88, %p_38_i_i2_20

]]></Node>
<StgValue><ssdm name="underflow_16_not_20"/></StgValue>
</operation>

<operation id="2547" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1867  %p_Val2_110_mux_20 = select i1 %brmerge_i_i_i1_20, i8 127, i8 %p_Val2_110_20

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_20"/></StgValue>
</operation>

<operation id="2548" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1868  %p_Val2_110_20_287 = select i1 %underflow_16_20, i8 -128, i8 %p_Val2_110_20

]]></Node>
<StgValue><ssdm name="p_Val2_110_20_287"/></StgValue>
</operation>

<operation id="2549" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1869  %this_assign_46_1_20 = select i1 %underflow_16_not_20, i8 %p_Val2_110_mux_20, i8 %p_Val2_110_20_287

]]></Node>
<StgValue><ssdm name="this_assign_46_1_20"/></StgValue>
</operation>

<operation id="2550" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1870  store i8 %this_assign_46_1_20, i8* %buffer1_1_96_4x4_p_V_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2551" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1950  %tmp92 = or i1 %brmerge40_demorgan_i_184, %tmp_355_21

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="2552" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:1951  %underflow_16_not_21 = or i1 %tmp92, %p_38_i_i2_21

]]></Node>
<StgValue><ssdm name="underflow_16_not_21"/></StgValue>
</operation>

<operation id="2553" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1952  %p_Val2_110_mux_21 = select i1 %brmerge_i_i_i1_21, i8 127, i8 %p_Val2_110_21

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_21"/></StgValue>
</operation>

<operation id="2554" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1953  %p_Val2_110_21_289 = select i1 %underflow_16_21, i8 -128, i8 %p_Val2_110_21

]]></Node>
<StgValue><ssdm name="p_Val2_110_21_289"/></StgValue>
</operation>

<operation id="2555" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1954  %this_assign_46_1_21 = select i1 %underflow_16_not_21, i8 %p_Val2_110_mux_21, i8 %p_Val2_110_21_289

]]></Node>
<StgValue><ssdm name="this_assign_46_1_21"/></StgValue>
</operation>

<operation id="2556" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:1955  store i8 %this_assign_46_1_21, i8* %buffer1_1_96_4x4_p_V_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2557" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2035  %tmp96 = or i1 %brmerge40_demorgan_i_186, %tmp_355_22

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="2558" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader92.preheader_ifconv:2036  %underflow_16_not_22 = or i1 %tmp96, %p_38_i_i2_22

]]></Node>
<StgValue><ssdm name="underflow_16_not_22"/></StgValue>
</operation>

<operation id="2559" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2037  %p_Val2_110_mux_22 = select i1 %brmerge_i_i_i1_22, i8 127, i8 %p_Val2_110_22

]]></Node>
<StgValue><ssdm name="p_Val2_110_mux_22"/></StgValue>
</operation>

<operation id="2560" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2038  %p_Val2_110_22_291 = select i1 %underflow_16_22, i8 -128, i8 %p_Val2_110_22

]]></Node>
<StgValue><ssdm name="p_Val2_110_22_291"/></StgValue>
</operation>

<operation id="2561" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2039  %this_assign_46_1_22 = select i1 %underflow_16_not_22, i8 %p_Val2_110_mux_22, i8 %p_Val2_110_22_291

]]></Node>
<StgValue><ssdm name="this_assign_46_1_22"/></StgValue>
</operation>

<operation id="2562" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader92.preheader_ifconv:2040  store i8 %this_assign_46_1_22, i8* %buffer1_1_96_4x4_p_V_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
.preheader92.preheader_ifconv:2041  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2564" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader91:0  %h4 = phi i3 [ %h_6, %5 ], [ 1, %.preheader91.preheader ]

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="2565" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="8" op_0_bw="3">
<![CDATA[
.preheader91:1  %h4_cast_cast2 = zext i3 %h4 to i8

]]></Node>
<StgValue><ssdm name="h4_cast_cast2"/></StgValue>
</operation>

<operation id="2566" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="3">
<![CDATA[
.preheader91:2  %h4_cast_cast = zext i3 %h4 to i12

]]></Node>
<StgValue><ssdm name="h4_cast_cast"/></StgValue>
</operation>

<operation id="2567" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader91:3  %tmp_346 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %h4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2568" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="7" op_0_bw="6">
<![CDATA[
.preheader91:4  %p_shl10_cast = zext i6 %tmp_346 to i7

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="2569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader91:5  %tmp_347 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2570" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="7" op_0_bw="4">
<![CDATA[
.preheader91:6  %p_shl11_cast = zext i4 %tmp_347 to i7

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="2571" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader91:7  %tmp_348 = sub i7 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2572" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="8" op_0_bw="7">
<![CDATA[
.preheader91:8  %tmp_362_cast = sext i7 %tmp_348 to i8

]]></Node>
<StgValue><ssdm name="tmp_362_cast"/></StgValue>
</operation>

<operation id="2573" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader91:9  %tmp_349 = add i7 %tmp_348, 36

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2574" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader91:10  %tmp_350 = add i8 %tmp_362_cast, 108

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2575" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader91:11  %exitcond19 = icmp eq i3 %h4, -3

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="2576" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader91:12  %empty_292 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="2577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader91:13  br i1 %exitcond19, label %.preheader.preheader, label %.preheader90.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.preheader:0  br label %.preheader90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2579" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2580" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader90:0  %w5 = phi i3 [ %w_20, %4 ], [ 1, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="w5"/></StgValue>
</operation>

<operation id="2581" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="13" op_0_bw="3">
<![CDATA[
.preheader90:1  %w5_cast_cast4 = zext i3 %w5 to i13

]]></Node>
<StgValue><ssdm name="w5_cast_cast4"/></StgValue>
</operation>

<operation id="2582" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="3">
<![CDATA[
.preheader90:2  %w5_cast_cast5 = zext i3 %w5 to i8

]]></Node>
<StgValue><ssdm name="w5_cast_cast5"/></StgValue>
</operation>

<operation id="2583" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="7" op_0_bw="3">
<![CDATA[
.preheader90:3  %w5_cast_cast = zext i3 %w5 to i7

]]></Node>
<StgValue><ssdm name="w5_cast_cast"/></StgValue>
</operation>

<operation id="2584" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader90:4  %tmp_353 = add i7 %tmp_349, %w5_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2585" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="7">
<![CDATA[
.preheader90:5  %tmp_367_cast = zext i7 %tmp_353 to i32

]]></Node>
<StgValue><ssdm name="tmp_367_cast"/></StgValue>
</operation>

<operation id="2586" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:6  %buffer1_1_96_4x4_p_V_167 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_167"/></StgValue>
</operation>

<operation id="2587" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90:7  %tmp_354 = add i8 %tmp_350, %w5_cast_cast5

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2588" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="8">
<![CDATA[
.preheader90:8  %tmp_368_cast = zext i8 %tmp_354 to i32

]]></Node>
<StgValue><ssdm name="tmp_368_cast"/></StgValue>
</operation>

<operation id="2589" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:9  %buffer1_1_96_4x4_p_V_168 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_168"/></StgValue>
</operation>

<operation id="2590" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:10  %buffer1_1_96_4x4_p_V_169 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_169"/></StgValue>
</operation>

<operation id="2591" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:11  %buffer1_1_96_4x4_p_V_170 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_170"/></StgValue>
</operation>

<operation id="2592" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:12  %buffer1_1_96_4x4_p_V_171 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_171"/></StgValue>
</operation>

<operation id="2593" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:13  %buffer1_1_96_4x4_p_V_172 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_172"/></StgValue>
</operation>

<operation id="2594" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:14  %buffer1_1_96_4x4_p_V_173 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_173"/></StgValue>
</operation>

<operation id="2595" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:15  %buffer1_1_96_4x4_p_V_174 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_174"/></StgValue>
</operation>

<operation id="2596" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:16  %buffer1_1_96_4x4_p_V_175 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_175"/></StgValue>
</operation>

<operation id="2597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:17  %buffer1_1_96_4x4_p_V_176 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_176"/></StgValue>
</operation>

<operation id="2598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:18  %buffer1_1_96_4x4_p_V_177 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_177"/></StgValue>
</operation>

<operation id="2599" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:19  %buffer1_1_96_4x4_p_V_178 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_178"/></StgValue>
</operation>

<operation id="2600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:20  %buffer1_1_96_4x4_p_V_179 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_179"/></StgValue>
</operation>

<operation id="2601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:21  %buffer1_1_96_4x4_p_V_180 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_180"/></StgValue>
</operation>

<operation id="2602" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:22  %buffer1_1_96_4x4_p_V_181 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_181"/></StgValue>
</operation>

<operation id="2603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:23  %buffer1_1_96_4x4_p_V_182 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_182"/></StgValue>
</operation>

<operation id="2604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:24  %buffer1_1_96_4x4_p_V_183 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_183"/></StgValue>
</operation>

<operation id="2605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:25  %buffer1_1_96_4x4_p_V_184 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_184"/></StgValue>
</operation>

<operation id="2606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:26  %buffer1_1_96_4x4_p_V_185 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_185"/></StgValue>
</operation>

<operation id="2607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:27  %buffer1_1_96_4x4_p_V_186 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_186"/></StgValue>
</operation>

<operation id="2608" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:28  %buffer1_1_96_4x4_p_V_187 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_187"/></StgValue>
</operation>

<operation id="2609" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:29  %buffer1_1_96_4x4_p_V_188 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_188"/></StgValue>
</operation>

<operation id="2610" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:30  %buffer1_1_96_4x4_p_V_189 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_189"/></StgValue>
</operation>

<operation id="2611" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:31  %buffer1_1_96_4x4_p_V_190 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_190"/></StgValue>
</operation>

<operation id="2612" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:32  %buffer1_1_96_4x4_p_V_191 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_191"/></StgValue>
</operation>

<operation id="2613" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:33  %buffer1_1_96_4x4_p_V_192 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_192"/></StgValue>
</operation>

<operation id="2614" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:34  %buffer1_1_96_4x4_p_V_193 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_193"/></StgValue>
</operation>

<operation id="2615" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:35  %buffer1_1_96_4x4_p_V_194 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_194"/></StgValue>
</operation>

<operation id="2616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:36  %buffer1_1_96_4x4_p_V_195 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_195"/></StgValue>
</operation>

<operation id="2617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:37  %buffer1_1_96_4x4_p_V_196 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_196"/></StgValue>
</operation>

<operation id="2618" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:38  %buffer1_1_96_4x4_p_V_197 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_197"/></StgValue>
</operation>

<operation id="2619" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:39  %buffer1_1_96_4x4_p_V_198 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_198"/></StgValue>
</operation>

<operation id="2620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:40  %buffer1_1_96_4x4_p_V_199 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_199"/></StgValue>
</operation>

<operation id="2621" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:41  %buffer1_1_96_4x4_p_V_200 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_200"/></StgValue>
</operation>

<operation id="2622" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:42  %buffer1_1_96_4x4_p_V_201 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_201"/></StgValue>
</operation>

<operation id="2623" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:43  %buffer1_1_96_4x4_p_V_202 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_202"/></StgValue>
</operation>

<operation id="2624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:44  %buffer1_1_96_4x4_p_V_203 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_203"/></StgValue>
</operation>

<operation id="2625" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:45  %buffer1_1_96_4x4_p_V_204 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_204"/></StgValue>
</operation>

<operation id="2626" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:46  %buffer1_1_96_4x4_p_V_205 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_205"/></StgValue>
</operation>

<operation id="2627" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:47  %buffer1_1_96_4x4_p_V_206 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_206"/></StgValue>
</operation>

<operation id="2628" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:48  %buffer1_1_96_4x4_p_V_207 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_207"/></StgValue>
</operation>

<operation id="2629" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:49  %buffer1_1_96_4x4_p_V_208 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_208"/></StgValue>
</operation>

<operation id="2630" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:50  %buffer1_1_96_4x4_p_V_209 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_209"/></StgValue>
</operation>

<operation id="2631" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:51  %buffer1_1_96_4x4_p_V_210 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_210"/></StgValue>
</operation>

<operation id="2632" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:52  %buffer1_1_96_4x4_p_V_211 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_211"/></StgValue>
</operation>

<operation id="2633" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:53  %buffer1_1_96_4x4_p_V_212 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_212"/></StgValue>
</operation>

<operation id="2634" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:54  %buffer1_1_96_4x4_p_V_213 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_213"/></StgValue>
</operation>

<operation id="2635" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader90:55  %buffer1_1_96_4x4_p_V_214 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_214"/></StgValue>
</operation>

<operation id="2636" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader90:56  %exitcond21 = icmp eq i3 %w5, -3

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="2637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90:57  %empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="2638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader90:58  br i1 %exitcond21, label %5, label %.preheader89.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.preheader:0  br label %.preheader89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2640" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %h_6 = add i3 %h4, 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="2641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2642" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader89:0  %ci6 = phi i7 [ %ci_7, %.preheader88.preheader_ifconv ], [ 0, %.preheader89.preheader ]

]]></Node>
<StgValue><ssdm name="ci6"/></StgValue>
</operation>

<operation id="2643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="9" op_0_bw="7">
<![CDATA[
.preheader89:1  %ci6_cast_cast1 = zext i7 %ci6 to i9

]]></Node>
<StgValue><ssdm name="ci6_cast_cast1"/></StgValue>
</operation>

<operation id="2644" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="7">
<![CDATA[
.preheader89:2  %ci6_cast_cast = zext i7 %ci6 to i8

]]></Node>
<StgValue><ssdm name="ci6_cast_cast"/></StgValue>
</operation>

<operation id="2645" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader89:3  %tmp_371 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2646" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="11" op_0_bw="10">
<![CDATA[
.preheader89:4  %p_shl14_cast = zext i10 %tmp_371 to i11

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="2647" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader89:5  %tmp_372 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2648" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="11" op_0_bw="8">
<![CDATA[
.preheader89:6  %p_shl15_cast = zext i8 %tmp_372 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="2649" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader89:7  %tmp_373 = sub i11 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2650" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="12" op_0_bw="11">
<![CDATA[
.preheader89:8  %tmp_393_cast = sext i11 %tmp_373 to i12

]]></Node>
<StgValue><ssdm name="tmp_393_cast"/></StgValue>
</operation>

<operation id="2651" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader89:9  %tmp_374 = add i12 %h4_cast_cast, %tmp_393_cast

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2652" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="10" op_0_bw="12">
<![CDATA[
.preheader89:10  %tmp_1285 = trunc i12 %tmp_374 to i10

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="2653" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader89:11  %p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1285, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="2654" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
.preheader89:12  %p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_374, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="2655" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader89:13  %tmp_375 = sub i13 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2656" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader89:14  %tmp_376 = add i13 %w5_cast_cast4, %tmp_375

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2657" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="13">
<![CDATA[
.preheader89:15  %tmp_398_cast = zext i13 %tmp_376 to i32

]]></Node>
<StgValue><ssdm name="tmp_398_cast"/></StgValue>
</operation>

<operation id="2658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:16  %input_V_addr_4 = getelementptr [3456 x i8]* %input_V, i32 0, i32 %tmp_398_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="2659" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader89:17  %tmp_377 = add i8 96, %ci6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2660" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader89:18  %tmp_378 = add i8 %h4_cast_cast2, %tmp_377

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2661" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader89:19  %tmp_379 = add i8 %w5_cast_cast5, %tmp_378

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="8">
<![CDATA[
.preheader89:20  %tmp_401_cast = zext i8 %tmp_379 to i32

]]></Node>
<StgValue><ssdm name="tmp_401_cast"/></StgValue>
</operation>

<operation id="2663" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:21  %weight_0_V_addr_6 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_6"/></StgValue>
</operation>

<operation id="2664" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader89:22  %tmp_380 = add i9 -224, %ci6_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2665" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="9">
<![CDATA[
.preheader89:23  %tmp_402_cast = zext i9 %tmp_380 to i32

]]></Node>
<StgValue><ssdm name="tmp_402_cast"/></StgValue>
</operation>

<operation id="2666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:24  %weight_0_V_addr_7 = getelementptr [384 x i8]* %weight_0_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_7"/></StgValue>
</operation>

<operation id="2667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:25  %weight_1_V_addr_6 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_6"/></StgValue>
</operation>

<operation id="2668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:26  %weight_1_V_addr_7 = getelementptr [384 x i8]* %weight_1_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_7"/></StgValue>
</operation>

<operation id="2669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:27  %weight_2_V_addr_6 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_6"/></StgValue>
</operation>

<operation id="2670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:28  %weight_2_V_addr_7 = getelementptr [384 x i8]* %weight_2_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_7"/></StgValue>
</operation>

<operation id="2671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:29  %weight_3_V_addr_6 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_6"/></StgValue>
</operation>

<operation id="2672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:30  %weight_3_V_addr_7 = getelementptr [384 x i8]* %weight_3_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_7"/></StgValue>
</operation>

<operation id="2673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:31  %weight_4_V_addr_6 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_6"/></StgValue>
</operation>

<operation id="2674" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:32  %weight_4_V_addr_7 = getelementptr [384 x i8]* %weight_4_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_7"/></StgValue>
</operation>

<operation id="2675" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:33  %weight_5_V_addr_6 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_6"/></StgValue>
</operation>

<operation id="2676" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:34  %weight_5_V_addr_7 = getelementptr [384 x i8]* %weight_5_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_7"/></StgValue>
</operation>

<operation id="2677" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:35  %weight_6_V_addr_6 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_6"/></StgValue>
</operation>

<operation id="2678" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:36  %weight_6_V_addr_7 = getelementptr [384 x i8]* %weight_6_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_7"/></StgValue>
</operation>

<operation id="2679" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:37  %weight_7_V_addr_6 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_6"/></StgValue>
</operation>

<operation id="2680" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:38  %weight_7_V_addr_7 = getelementptr [384 x i8]* %weight_7_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_7"/></StgValue>
</operation>

<operation id="2681" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:39  %weight_8_V_addr_6 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_6"/></StgValue>
</operation>

<operation id="2682" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:40  %weight_8_V_addr_7 = getelementptr [384 x i8]* %weight_8_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_7"/></StgValue>
</operation>

<operation id="2683" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:41  %weight_9_V_addr_6 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_6"/></StgValue>
</operation>

<operation id="2684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:42  %weight_9_V_addr_7 = getelementptr [384 x i8]* %weight_9_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_7"/></StgValue>
</operation>

<operation id="2685" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:43  %weight_10_V_addr_6 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_6"/></StgValue>
</operation>

<operation id="2686" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:44  %weight_10_V_addr_7 = getelementptr [384 x i8]* %weight_10_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_7"/></StgValue>
</operation>

<operation id="2687" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:45  %weight_11_V_addr_6 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_6"/></StgValue>
</operation>

<operation id="2688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:46  %weight_11_V_addr_7 = getelementptr [384 x i8]* %weight_11_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_7"/></StgValue>
</operation>

<operation id="2689" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:47  %weight_12_V_addr_6 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_6"/></StgValue>
</operation>

<operation id="2690" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:48  %weight_12_V_addr_7 = getelementptr [384 x i8]* %weight_12_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_12_V_addr_7"/></StgValue>
</operation>

<operation id="2691" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:49  %weight_13_V_addr_6 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_6"/></StgValue>
</operation>

<operation id="2692" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:50  %weight_13_V_addr_7 = getelementptr [384 x i8]* %weight_13_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_13_V_addr_7"/></StgValue>
</operation>

<operation id="2693" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:51  %weight_14_V_addr_6 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_6"/></StgValue>
</operation>

<operation id="2694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:52  %weight_14_V_addr_7 = getelementptr [384 x i8]* %weight_14_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_14_V_addr_7"/></StgValue>
</operation>

<operation id="2695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:53  %weight_15_V_addr_6 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_6"/></StgValue>
</operation>

<operation id="2696" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:54  %weight_15_V_addr_7 = getelementptr [384 x i8]* %weight_15_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_15_V_addr_7"/></StgValue>
</operation>

<operation id="2697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:55  %weight_16_V_addr_6 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_6"/></StgValue>
</operation>

<operation id="2698" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:56  %weight_16_V_addr_7 = getelementptr [384 x i8]* %weight_16_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_16_V_addr_7"/></StgValue>
</operation>

<operation id="2699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:57  %weight_17_V_addr_6 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_6"/></StgValue>
</operation>

<operation id="2700" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:58  %weight_17_V_addr_7 = getelementptr [384 x i8]* %weight_17_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_17_V_addr_7"/></StgValue>
</operation>

<operation id="2701" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:59  %weight_18_V_addr_6 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_6"/></StgValue>
</operation>

<operation id="2702" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:60  %weight_18_V_addr_7 = getelementptr [384 x i8]* %weight_18_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_18_V_addr_7"/></StgValue>
</operation>

<operation id="2703" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:61  %weight_19_V_addr_6 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_6"/></StgValue>
</operation>

<operation id="2704" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:62  %weight_19_V_addr_7 = getelementptr [384 x i8]* %weight_19_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_19_V_addr_7"/></StgValue>
</operation>

<operation id="2705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:63  %weight_20_V_addr_6 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_6"/></StgValue>
</operation>

<operation id="2706" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:64  %weight_20_V_addr_7 = getelementptr [384 x i8]* %weight_20_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_20_V_addr_7"/></StgValue>
</operation>

<operation id="2707" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:65  %weight_21_V_addr_6 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_6"/></StgValue>
</operation>

<operation id="2708" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:66  %weight_21_V_addr_7 = getelementptr [384 x i8]* %weight_21_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_21_V_addr_7"/></StgValue>
</operation>

<operation id="2709" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:67  %weight_22_V_addr_6 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_6"/></StgValue>
</operation>

<operation id="2710" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:68  %weight_22_V_addr_7 = getelementptr [384 x i8]* %weight_22_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_22_V_addr_7"/></StgValue>
</operation>

<operation id="2711" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:69  %weight_23_V_addr_6 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_6"/></StgValue>
</operation>

<operation id="2712" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader89:70  %weight_23_V_addr_7 = getelementptr [384 x i8]* %weight_23_V, i32 0, i32 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="weight_23_V_addr_7"/></StgValue>
</operation>

<operation id="2713" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader89:71  %exitcond24 = icmp eq i7 %ci6, -32

]]></Node>
<StgValue><ssdm name="exitcond24"/></StgValue>
</operation>

<operation id="2714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader89:72  %empty_294 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="2715" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader89:73  %ci_7 = add i7 1, %ci6

]]></Node>
<StgValue><ssdm name="ci_7"/></StgValue>
</operation>

<operation id="2716" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89:74  br i1 %exitcond24, label %4, label %.preheader88.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2717" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1  %weight_0_V_load_7 = load i8* %weight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_7"/></StgValue>
</operation>

<operation id="2718" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:87  %weight_1_V_load_7 = load i8* %weight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_7"/></StgValue>
</operation>

<operation id="2719" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:172  %weight_2_V_load_7 = load i8* %weight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_7"/></StgValue>
</operation>

<operation id="2720" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:257  %weight_3_V_load_7 = load i8* %weight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_7"/></StgValue>
</operation>

<operation id="2721" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:342  %weight_4_V_load_7 = load i8* %weight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_7"/></StgValue>
</operation>

<operation id="2722" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:427  %weight_5_V_load_7 = load i8* %weight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_7"/></StgValue>
</operation>

<operation id="2723" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:512  %weight_6_V_load_7 = load i8* %weight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_7"/></StgValue>
</operation>

<operation id="2724" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:597  %weight_7_V_load_7 = load i8* %weight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7"/></StgValue>
</operation>

<operation id="2725" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:682  %weight_8_V_load_7 = load i8* %weight_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_7"/></StgValue>
</operation>

<operation id="2726" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:767  %weight_9_V_load_7 = load i8* %weight_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_7"/></StgValue>
</operation>

<operation id="2727" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:852  %weight_10_V_load_7 = load i8* %weight_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_7"/></StgValue>
</operation>

<operation id="2728" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:937  %weight_11_V_load_7 = load i8* %weight_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_7"/></StgValue>
</operation>

<operation id="2729" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1022  %weight_12_V_load_7 = load i8* %weight_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_7"/></StgValue>
</operation>

<operation id="2730" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1107  %weight_13_V_load_7 = load i8* %weight_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_7"/></StgValue>
</operation>

<operation id="2731" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1192  %weight_14_V_load_7 = load i8* %weight_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_7"/></StgValue>
</operation>

<operation id="2732" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1277  %weight_15_V_load_7 = load i8* %weight_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_7"/></StgValue>
</operation>

<operation id="2733" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1362  %weight_16_V_load_7 = load i8* %weight_16_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_7"/></StgValue>
</operation>

<operation id="2734" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1447  %weight_17_V_load_7 = load i8* %weight_17_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_7"/></StgValue>
</operation>

<operation id="2735" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1532  %weight_18_V_load_7 = load i8* %weight_18_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_7"/></StgValue>
</operation>

<operation id="2736" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1617  %weight_19_V_load_7 = load i8* %weight_19_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_7"/></StgValue>
</operation>

<operation id="2737" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1702  %weight_20_V_load_7 = load i8* %weight_20_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_7"/></StgValue>
</operation>

<operation id="2738" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1787  %weight_21_V_load_7 = load i8* %weight_21_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_7"/></StgValue>
</operation>

<operation id="2739" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1872  %weight_22_V_load_7 = load i8* %weight_22_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_7"/></StgValue>
</operation>

<operation id="2740" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1957  %weight_23_V_load_7 = load i8* %weight_23_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_7"/></StgValue>
</operation>

<operation id="2741" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %w_20 = add i3 %w5, 1

]]></Node>
<StgValue><ssdm name="w_20"/></StgValue>
</operation>

<operation id="2742" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="exitcond24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2743" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:0  %weight_0_V_load_6 = load i8* %weight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_6"/></StgValue>
</operation>

<operation id="2744" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1  %weight_0_V_load_7 = load i8* %weight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_7"/></StgValue>
</operation>

<operation id="2745" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="12">
<![CDATA[
.preheader88.preheader_ifconv:2  %input_V_load_4 = load i8* %input_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="2746" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:86  %weight_1_V_load_6 = load i8* %weight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_6"/></StgValue>
</operation>

<operation id="2747" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:87  %weight_1_V_load_7 = load i8* %weight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_7"/></StgValue>
</operation>

<operation id="2748" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:171  %weight_2_V_load_6 = load i8* %weight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_6"/></StgValue>
</operation>

<operation id="2749" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:172  %weight_2_V_load_7 = load i8* %weight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_7"/></StgValue>
</operation>

<operation id="2750" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:256  %weight_3_V_load_6 = load i8* %weight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_6"/></StgValue>
</operation>

<operation id="2751" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:257  %weight_3_V_load_7 = load i8* %weight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_7"/></StgValue>
</operation>

<operation id="2752" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:341  %weight_4_V_load_6 = load i8* %weight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_6"/></StgValue>
</operation>

<operation id="2753" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:342  %weight_4_V_load_7 = load i8* %weight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_7"/></StgValue>
</operation>

<operation id="2754" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:426  %weight_5_V_load_6 = load i8* %weight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_6"/></StgValue>
</operation>

<operation id="2755" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:427  %weight_5_V_load_7 = load i8* %weight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_7"/></StgValue>
</operation>

<operation id="2756" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:511  %weight_6_V_load_6 = load i8* %weight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_6"/></StgValue>
</operation>

<operation id="2757" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:512  %weight_6_V_load_7 = load i8* %weight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_7"/></StgValue>
</operation>

<operation id="2758" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:596  %weight_7_V_load_6 = load i8* %weight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_6"/></StgValue>
</operation>

<operation id="2759" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:597  %weight_7_V_load_7 = load i8* %weight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7"/></StgValue>
</operation>

<operation id="2760" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:681  %weight_8_V_load_6 = load i8* %weight_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_6"/></StgValue>
</operation>

<operation id="2761" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:682  %weight_8_V_load_7 = load i8* %weight_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_7"/></StgValue>
</operation>

<operation id="2762" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:766  %weight_9_V_load_6 = load i8* %weight_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_6"/></StgValue>
</operation>

<operation id="2763" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:767  %weight_9_V_load_7 = load i8* %weight_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_7"/></StgValue>
</operation>

<operation id="2764" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:851  %weight_10_V_load_6 = load i8* %weight_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_6"/></StgValue>
</operation>

<operation id="2765" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:852  %weight_10_V_load_7 = load i8* %weight_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_7"/></StgValue>
</operation>

<operation id="2766" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:936  %weight_11_V_load_6 = load i8* %weight_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_6"/></StgValue>
</operation>

<operation id="2767" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:937  %weight_11_V_load_7 = load i8* %weight_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_7"/></StgValue>
</operation>

<operation id="2768" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1021  %weight_12_V_load_6 = load i8* %weight_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_6"/></StgValue>
</operation>

<operation id="2769" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1022  %weight_12_V_load_7 = load i8* %weight_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_7"/></StgValue>
</operation>

<operation id="2770" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1106  %weight_13_V_load_6 = load i8* %weight_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_6"/></StgValue>
</operation>

<operation id="2771" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1107  %weight_13_V_load_7 = load i8* %weight_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_7"/></StgValue>
</operation>

<operation id="2772" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1191  %weight_14_V_load_6 = load i8* %weight_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_6"/></StgValue>
</operation>

<operation id="2773" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1192  %weight_14_V_load_7 = load i8* %weight_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_7"/></StgValue>
</operation>

<operation id="2774" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1276  %weight_15_V_load_6 = load i8* %weight_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_6"/></StgValue>
</operation>

<operation id="2775" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1277  %weight_15_V_load_7 = load i8* %weight_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_7"/></StgValue>
</operation>

<operation id="2776" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1361  %weight_16_V_load_6 = load i8* %weight_16_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_6"/></StgValue>
</operation>

<operation id="2777" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1362  %weight_16_V_load_7 = load i8* %weight_16_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_7"/></StgValue>
</operation>

<operation id="2778" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1446  %weight_17_V_load_6 = load i8* %weight_17_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_6"/></StgValue>
</operation>

<operation id="2779" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1447  %weight_17_V_load_7 = load i8* %weight_17_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_7"/></StgValue>
</operation>

<operation id="2780" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1531  %weight_18_V_load_6 = load i8* %weight_18_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_6"/></StgValue>
</operation>

<operation id="2781" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1532  %weight_18_V_load_7 = load i8* %weight_18_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_7"/></StgValue>
</operation>

<operation id="2782" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1616  %weight_19_V_load_6 = load i8* %weight_19_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_6"/></StgValue>
</operation>

<operation id="2783" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1617  %weight_19_V_load_7 = load i8* %weight_19_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_7"/></StgValue>
</operation>

<operation id="2784" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1701  %weight_20_V_load_6 = load i8* %weight_20_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_6"/></StgValue>
</operation>

<operation id="2785" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1702  %weight_20_V_load_7 = load i8* %weight_20_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_7"/></StgValue>
</operation>

<operation id="2786" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1786  %weight_21_V_load_6 = load i8* %weight_21_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_6"/></StgValue>
</operation>

<operation id="2787" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1787  %weight_21_V_load_7 = load i8* %weight_21_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_7"/></StgValue>
</operation>

<operation id="2788" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1871  %weight_22_V_load_6 = load i8* %weight_22_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_6"/></StgValue>
</operation>

<operation id="2789" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1872  %weight_22_V_load_7 = load i8* %weight_22_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_7"/></StgValue>
</operation>

<operation id="2790" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1956  %weight_23_V_load_6 = load i8* %weight_23_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_6"/></StgValue>
</operation>

<operation id="2791" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1957  %weight_23_V_load_7 = load i8* %weight_23_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2792" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:0  %weight_0_V_load_6 = load i8* %weight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_6"/></StgValue>
</operation>

<operation id="2793" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="12">
<![CDATA[
.preheader88.preheader_ifconv:2  %input_V_load_4 = load i8* %input_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="2794" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:86  %weight_1_V_load_6 = load i8* %weight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_6"/></StgValue>
</operation>

<operation id="2795" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:171  %weight_2_V_load_6 = load i8* %weight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_6"/></StgValue>
</operation>

<operation id="2796" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:256  %weight_3_V_load_6 = load i8* %weight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_6"/></StgValue>
</operation>

<operation id="2797" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:341  %weight_4_V_load_6 = load i8* %weight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_6"/></StgValue>
</operation>

<operation id="2798" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:426  %weight_5_V_load_6 = load i8* %weight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_6"/></StgValue>
</operation>

<operation id="2799" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:511  %weight_6_V_load_6 = load i8* %weight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_6"/></StgValue>
</operation>

<operation id="2800" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:596  %weight_7_V_load_6 = load i8* %weight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_6"/></StgValue>
</operation>

<operation id="2801" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:681  %weight_8_V_load_6 = load i8* %weight_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_6"/></StgValue>
</operation>

<operation id="2802" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:766  %weight_9_V_load_6 = load i8* %weight_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_6"/></StgValue>
</operation>

<operation id="2803" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:851  %weight_10_V_load_6 = load i8* %weight_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_6"/></StgValue>
</operation>

<operation id="2804" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:936  %weight_11_V_load_6 = load i8* %weight_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_6"/></StgValue>
</operation>

<operation id="2805" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1021  %weight_12_V_load_6 = load i8* %weight_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load_6"/></StgValue>
</operation>

<operation id="2806" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1106  %weight_13_V_load_6 = load i8* %weight_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load_6"/></StgValue>
</operation>

<operation id="2807" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1191  %weight_14_V_load_6 = load i8* %weight_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load_6"/></StgValue>
</operation>

<operation id="2808" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1276  %weight_15_V_load_6 = load i8* %weight_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load_6"/></StgValue>
</operation>

<operation id="2809" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1361  %weight_16_V_load_6 = load i8* %weight_16_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load_6"/></StgValue>
</operation>

<operation id="2810" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1446  %weight_17_V_load_6 = load i8* %weight_17_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load_6"/></StgValue>
</operation>

<operation id="2811" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1531  %weight_18_V_load_6 = load i8* %weight_18_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load_6"/></StgValue>
</operation>

<operation id="2812" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1616  %weight_19_V_load_6 = load i8* %weight_19_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load_6"/></StgValue>
</operation>

<operation id="2813" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1701  %weight_20_V_load_6 = load i8* %weight_20_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load_6"/></StgValue>
</operation>

<operation id="2814" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1786  %weight_21_V_load_6 = load i8* %weight_21_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load_6"/></StgValue>
</operation>

<operation id="2815" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1871  %weight_22_V_load_6 = load i8* %weight_22_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load_6"/></StgValue>
</operation>

<operation id="2816" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="8" op_0_bw="9">
<![CDATA[
.preheader88.preheader_ifconv:1956  %weight_23_V_load_6 = load i8* %weight_23_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2817" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:3  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="2818" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:88  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="2819" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="2820" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:258  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="2821" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:343  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="2822" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:428  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="2823" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:513  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="2824" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:598  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="2825" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:683  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="2826" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="2827" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:853  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="2828" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:938  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="2829" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1023  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="2830" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1108  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="2831" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1193  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="2832" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1278  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="2833" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1363  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="2834" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1448  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="2835" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1533  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="2836" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1618  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="2837" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1703  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="2838" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1788  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="2839" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1873  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="2840" st_id="37" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1958  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2841" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:3  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="2842" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:88  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="2843" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="2844" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:258  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="2845" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:343  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="2846" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:428  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="2847" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:513  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="2848" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:598  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="2849" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:683  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="2850" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="2851" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:853  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="2852" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:938  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="2853" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1023  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="2854" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1108  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="2855" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1193  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="2856" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1278  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="2857" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1363  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="2858" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1448  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="2859" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1533  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="2860" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1618  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="2861" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1703  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="2862" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1788  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="2863" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1873  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="2864" st_id="38" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1958  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2865" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:3  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="2866" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:6  %buffer1_1_96_4x4_p_V_215 = load i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_215"/></StgValue>
</operation>

<operation id="2867" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:88  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="2868" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:91  %buffer1_1_96_4x4_p_V_217 = load i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_217"/></StgValue>
</operation>

<operation id="2869" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="2870" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:176  %buffer1_1_96_4x4_p_V_219 = load i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_219"/></StgValue>
</operation>

<operation id="2871" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:258  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="2872" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:261  %buffer1_1_96_4x4_p_V_221 = load i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_221"/></StgValue>
</operation>

<operation id="2873" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:343  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="2874" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:346  %buffer1_1_96_4x4_p_V_223 = load i8* %buffer1_1_96_4x4_p_V_171, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_223"/></StgValue>
</operation>

<operation id="2875" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:428  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="2876" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:431  %buffer1_1_96_4x4_p_V_225 = load i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_225"/></StgValue>
</operation>

<operation id="2877" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:513  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="2878" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:516  %buffer1_1_96_4x4_p_V_227 = load i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_227"/></StgValue>
</operation>

<operation id="2879" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:598  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="2880" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:601  %buffer1_1_96_4x4_p_V_229 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_229"/></StgValue>
</operation>

<operation id="2881" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:683  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="2882" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:686  %buffer1_1_96_4x4_p_V_231 = load i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_231"/></StgValue>
</operation>

<operation id="2883" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="2884" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:771  %buffer1_1_96_4x4_p_V_233 = load i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_233"/></StgValue>
</operation>

<operation id="2885" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:853  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="2886" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:856  %buffer1_1_96_4x4_p_V_235 = load i8* %buffer1_1_96_4x4_p_V_173, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_235"/></StgValue>
</operation>

<operation id="2887" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:938  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="2888" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:941  %buffer1_1_96_4x4_p_V_237 = load i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_237"/></StgValue>
</operation>

<operation id="2889" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1023  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="2890" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1026  %buffer1_1_96_4x4_p_V_239 = load i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_239"/></StgValue>
</operation>

<operation id="2891" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1108  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="2892" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1111  %buffer1_1_96_4x4_p_V_241 = load i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_241"/></StgValue>
</operation>

<operation id="2893" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1193  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="2894" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1196  %buffer1_1_96_4x4_p_V_243 = load i8* %buffer1_1_96_4x4_p_V_175, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_243"/></StgValue>
</operation>

<operation id="2895" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1278  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="2896" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1281  %buffer1_1_96_4x4_p_V_245 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_245"/></StgValue>
</operation>

<operation id="2897" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1363  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="2898" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1366  %buffer1_1_96_4x4_p_V_247 = load i8* %buffer1_1_96_4x4_p_V_169, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_247"/></StgValue>
</operation>

<operation id="2899" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1448  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="2900" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1451  %buffer1_1_96_4x4_p_V_249 = load i8* %buffer1_1_96_4x4_p_V_177, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_249"/></StgValue>
</operation>

<operation id="2901" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1533  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="2902" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1536  %buffer1_1_96_4x4_p_V_251 = load i8* %buffer1_1_96_4x4_p_V_189, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_251"/></StgValue>
</operation>

<operation id="2903" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1618  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="2904" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1621  %buffer1_1_96_4x4_p_V_253 = load i8* %buffer1_1_96_4x4_p_V_191, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_253"/></StgValue>
</operation>

<operation id="2905" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1703  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="2906" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1706  %buffer1_1_96_4x4_p_V_255 = load i8* %buffer1_1_96_4x4_p_V_167, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_255"/></StgValue>
</operation>

<operation id="2907" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1788  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="2908" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1791  %buffer1_1_96_4x4_p_V_257 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_257"/></StgValue>
</operation>

<operation id="2909" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1873  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="2910" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1876  %buffer1_1_96_4x4_p_V_259 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_259"/></StgValue>
</operation>

<operation id="2911" st_id="39" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1958  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="2912" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1961  %buffer1_1_96_4x4_p_V_261 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_261"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2913" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:3  %MUL_DP_ret72 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load_6, i8 %weight_0_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret72"/></StgValue>
</operation>

<operation id="2914" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:4  %rr_0_V_94 = extractvalue { i16, i16 } %MUL_DP_ret72, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_94"/></StgValue>
</operation>

<operation id="2915" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:5  %rr_1_V_94 = extractvalue { i16, i16 } %MUL_DP_ret72, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_94"/></StgValue>
</operation>

<operation id="2916" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:6  %buffer1_1_96_4x4_p_V_215 = load i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_215"/></StgValue>
</operation>

<operation id="2917" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:13  %tmp_1287 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_94, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="2918" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:53  %tmp_1292 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_94, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="2919" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:88  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load_6, i8 %weight_1_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="2920" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:89  %rr_0_V_95 = extractvalue { i16, i16 } %MUL_DP_ret74, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_95"/></StgValue>
</operation>

<operation id="2921" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:90  %rr_1_V_95 = extractvalue { i16, i16 } %MUL_DP_ret74, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_95"/></StgValue>
</operation>

<operation id="2922" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:91  %buffer1_1_96_4x4_p_V_217 = load i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_217"/></StgValue>
</operation>

<operation id="2923" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:98  %tmp_1297 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="2924" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:138  %tmp_1302 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_95, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="2925" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load_6, i8 %weight_2_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="2926" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:174  %rr_0_V_96 = extractvalue { i16, i16 } %MUL_DP_ret76, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_96"/></StgValue>
</operation>

<operation id="2927" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:175  %rr_1_V_96 = extractvalue { i16, i16 } %MUL_DP_ret76, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_96"/></StgValue>
</operation>

<operation id="2928" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:176  %buffer1_1_96_4x4_p_V_219 = load i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_219"/></StgValue>
</operation>

<operation id="2929" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:183  %tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_96, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="2930" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:223  %tmp_1312 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_96, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="2931" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:258  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load_6, i8 %weight_3_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="2932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:259  %rr_0_V_97 = extractvalue { i16, i16 } %MUL_DP_ret78, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_97"/></StgValue>
</operation>

<operation id="2933" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:260  %rr_1_V_97 = extractvalue { i16, i16 } %MUL_DP_ret78, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_97"/></StgValue>
</operation>

<operation id="2934" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:261  %buffer1_1_96_4x4_p_V_221 = load i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_221"/></StgValue>
</operation>

<operation id="2935" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:268  %tmp_1317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_97, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1317"/></StgValue>
</operation>

<operation id="2936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:308  %tmp_1322 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_97, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1322"/></StgValue>
</operation>

<operation id="2937" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:343  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load_6, i8 %weight_4_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="2938" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:344  %rr_0_V_98 = extractvalue { i16, i16 } %MUL_DP_ret80, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_98"/></StgValue>
</operation>

<operation id="2939" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:345  %rr_1_V_98 = extractvalue { i16, i16 } %MUL_DP_ret80, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_98"/></StgValue>
</operation>

<operation id="2940" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:346  %buffer1_1_96_4x4_p_V_223 = load i8* %buffer1_1_96_4x4_p_V_171, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_223"/></StgValue>
</operation>

<operation id="2941" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:353  %tmp_1327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_98, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1327"/></StgValue>
</operation>

<operation id="2942" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:393  %tmp_1332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_98, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1332"/></StgValue>
</operation>

<operation id="2943" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:428  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load_6, i8 %weight_5_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="2944" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:429  %rr_0_V_99 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_99"/></StgValue>
</operation>

<operation id="2945" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:430  %rr_1_V_99 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_99"/></StgValue>
</operation>

<operation id="2946" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:431  %buffer1_1_96_4x4_p_V_225 = load i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_225"/></StgValue>
</operation>

<operation id="2947" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:438  %tmp_1337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_99, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1337"/></StgValue>
</operation>

<operation id="2948" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:478  %tmp_1342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_99, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="2949" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:513  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load_6, i8 %weight_6_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="2950" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:514  %rr_0_V_100 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_100"/></StgValue>
</operation>

<operation id="2951" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:515  %rr_1_V_100 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_100"/></StgValue>
</operation>

<operation id="2952" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:516  %buffer1_1_96_4x4_p_V_227 = load i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_227"/></StgValue>
</operation>

<operation id="2953" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:523  %tmp_1347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_100, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="2954" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:563  %tmp_1352 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_100, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="2955" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:598  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load_6, i8 %weight_7_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret86"/></StgValue>
</operation>

<operation id="2956" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:599  %rr_0_V_101 = extractvalue { i16, i16 } %MUL_DP_ret86, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_101"/></StgValue>
</operation>

<operation id="2957" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:600  %rr_1_V_101 = extractvalue { i16, i16 } %MUL_DP_ret86, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_101"/></StgValue>
</operation>

<operation id="2958" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:601  %buffer1_1_96_4x4_p_V_229 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_229"/></StgValue>
</operation>

<operation id="2959" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:608  %tmp_1357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_101, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="2960" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:648  %tmp_1362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_101, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1362"/></StgValue>
</operation>

<operation id="2961" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:683  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load_6, i8 %weight_8_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret88"/></StgValue>
</operation>

<operation id="2962" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:684  %rr_0_V_102 = extractvalue { i16, i16 } %MUL_DP_ret88, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_102"/></StgValue>
</operation>

<operation id="2963" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:685  %rr_1_V_102 = extractvalue { i16, i16 } %MUL_DP_ret88, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_102"/></StgValue>
</operation>

<operation id="2964" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:686  %buffer1_1_96_4x4_p_V_231 = load i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_231"/></StgValue>
</operation>

<operation id="2965" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:693  %tmp_1367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_102, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1367"/></StgValue>
</operation>

<operation id="2966" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:733  %tmp_1372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_102, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="2967" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load_6, i8 %weight_9_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret90"/></StgValue>
</operation>

<operation id="2968" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:769  %rr_0_V_103 = extractvalue { i16, i16 } %MUL_DP_ret90, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_103"/></StgValue>
</operation>

<operation id="2969" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:770  %rr_1_V_103 = extractvalue { i16, i16 } %MUL_DP_ret90, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_103"/></StgValue>
</operation>

<operation id="2970" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:771  %buffer1_1_96_4x4_p_V_233 = load i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_233"/></StgValue>
</operation>

<operation id="2971" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:778  %tmp_1377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_103, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="2972" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:818  %tmp_1382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_103, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="2973" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:853  %MUL_DP_ret92 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load_6, i8 %weight_10_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret92"/></StgValue>
</operation>

<operation id="2974" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:854  %rr_0_V_104 = extractvalue { i16, i16 } %MUL_DP_ret92, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_104"/></StgValue>
</operation>

<operation id="2975" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:855  %rr_1_V_104 = extractvalue { i16, i16 } %MUL_DP_ret92, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_104"/></StgValue>
</operation>

<operation id="2976" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:856  %buffer1_1_96_4x4_p_V_235 = load i8* %buffer1_1_96_4x4_p_V_173, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_235"/></StgValue>
</operation>

<operation id="2977" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:863  %tmp_1387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_104, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1387"/></StgValue>
</operation>

<operation id="2978" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:903  %tmp_1392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_104, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1392"/></StgValue>
</operation>

<operation id="2979" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:938  %MUL_DP_ret94 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load_6, i8 %weight_11_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret94"/></StgValue>
</operation>

<operation id="2980" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:939  %rr_0_V_105 = extractvalue { i16, i16 } %MUL_DP_ret94, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_105"/></StgValue>
</operation>

<operation id="2981" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:940  %rr_1_V_105 = extractvalue { i16, i16 } %MUL_DP_ret94, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_105"/></StgValue>
</operation>

<operation id="2982" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:941  %buffer1_1_96_4x4_p_V_237 = load i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_237"/></StgValue>
</operation>

<operation id="2983" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:948  %tmp_1397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_105, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1397"/></StgValue>
</operation>

<operation id="2984" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:988  %tmp_1402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_105, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1402"/></StgValue>
</operation>

<operation id="2985" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1023  %MUL_DP_ret96 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load_6, i8 %weight_12_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret96"/></StgValue>
</operation>

<operation id="2986" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1024  %rr_0_V_106 = extractvalue { i16, i16 } %MUL_DP_ret96, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_106"/></StgValue>
</operation>

<operation id="2987" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1025  %rr_1_V_106 = extractvalue { i16, i16 } %MUL_DP_ret96, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_106"/></StgValue>
</operation>

<operation id="2988" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1026  %buffer1_1_96_4x4_p_V_239 = load i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_239"/></StgValue>
</operation>

<operation id="2989" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1033  %tmp_1407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_106, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1407"/></StgValue>
</operation>

<operation id="2990" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1073  %tmp_1412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_106, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1412"/></StgValue>
</operation>

<operation id="2991" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1108  %MUL_DP_ret98 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load_6, i8 %weight_13_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret98"/></StgValue>
</operation>

<operation id="2992" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1109  %rr_0_V_107 = extractvalue { i16, i16 } %MUL_DP_ret98, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_107"/></StgValue>
</operation>

<operation id="2993" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1110  %rr_1_V_107 = extractvalue { i16, i16 } %MUL_DP_ret98, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_107"/></StgValue>
</operation>

<operation id="2994" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1111  %buffer1_1_96_4x4_p_V_241 = load i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_241"/></StgValue>
</operation>

<operation id="2995" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1118  %tmp_1417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_107, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1417"/></StgValue>
</operation>

<operation id="2996" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1158  %tmp_1422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_107, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="2997" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1193  %MUL_DP_ret100 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load_6, i8 %weight_14_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret100"/></StgValue>
</operation>

<operation id="2998" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1194  %rr_0_V_108 = extractvalue { i16, i16 } %MUL_DP_ret100, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_108"/></StgValue>
</operation>

<operation id="2999" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1195  %rr_1_V_108 = extractvalue { i16, i16 } %MUL_DP_ret100, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_108"/></StgValue>
</operation>

<operation id="3000" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1196  %buffer1_1_96_4x4_p_V_243 = load i8* %buffer1_1_96_4x4_p_V_175, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_243"/></StgValue>
</operation>

<operation id="3001" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1203  %tmp_1427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_108, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1427"/></StgValue>
</operation>

<operation id="3002" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1243  %tmp_1432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_108, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1432"/></StgValue>
</operation>

<operation id="3003" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1278  %MUL_DP_ret102 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load_6, i8 %weight_15_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret102"/></StgValue>
</operation>

<operation id="3004" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1279  %rr_0_V_109 = extractvalue { i16, i16 } %MUL_DP_ret102, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_109"/></StgValue>
</operation>

<operation id="3005" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1280  %rr_1_V_109 = extractvalue { i16, i16 } %MUL_DP_ret102, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_109"/></StgValue>
</operation>

<operation id="3006" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1281  %buffer1_1_96_4x4_p_V_245 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_245"/></StgValue>
</operation>

<operation id="3007" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1288  %tmp_1437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_109, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="3008" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1328  %tmp_1442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_109, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="3009" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1363  %MUL_DP_ret104 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load_6, i8 %weight_16_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret104"/></StgValue>
</operation>

<operation id="3010" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1364  %rr_0_V_110 = extractvalue { i16, i16 } %MUL_DP_ret104, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_110"/></StgValue>
</operation>

<operation id="3011" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1365  %rr_1_V_110 = extractvalue { i16, i16 } %MUL_DP_ret104, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_110"/></StgValue>
</operation>

<operation id="3012" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1366  %buffer1_1_96_4x4_p_V_247 = load i8* %buffer1_1_96_4x4_p_V_169, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_247"/></StgValue>
</operation>

<operation id="3013" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1373  %tmp_1447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_110, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="3014" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1413  %tmp_1452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_110, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1452"/></StgValue>
</operation>

<operation id="3015" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1448  %MUL_DP_ret106 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load_6, i8 %weight_17_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret106"/></StgValue>
</operation>

<operation id="3016" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1449  %rr_0_V_111 = extractvalue { i16, i16 } %MUL_DP_ret106, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_111"/></StgValue>
</operation>

<operation id="3017" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1450  %rr_1_V_111 = extractvalue { i16, i16 } %MUL_DP_ret106, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_111"/></StgValue>
</operation>

<operation id="3018" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1451  %buffer1_1_96_4x4_p_V_249 = load i8* %buffer1_1_96_4x4_p_V_177, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_249"/></StgValue>
</operation>

<operation id="3019" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1458  %tmp_1457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_111, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1457"/></StgValue>
</operation>

<operation id="3020" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1498  %tmp_1462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_111, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1462"/></StgValue>
</operation>

<operation id="3021" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1533  %MUL_DP_ret108 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load_6, i8 %weight_18_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret108"/></StgValue>
</operation>

<operation id="3022" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1534  %rr_0_V_112 = extractvalue { i16, i16 } %MUL_DP_ret108, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_112"/></StgValue>
</operation>

<operation id="3023" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1535  %rr_1_V_112 = extractvalue { i16, i16 } %MUL_DP_ret108, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_112"/></StgValue>
</operation>

<operation id="3024" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1536  %buffer1_1_96_4x4_p_V_251 = load i8* %buffer1_1_96_4x4_p_V_189, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_251"/></StgValue>
</operation>

<operation id="3025" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1543  %tmp_1467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_112, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1467"/></StgValue>
</operation>

<operation id="3026" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1583  %tmp_1472 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_112, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1472"/></StgValue>
</operation>

<operation id="3027" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1618  %MUL_DP_ret110 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load_6, i8 %weight_19_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret110"/></StgValue>
</operation>

<operation id="3028" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1619  %rr_0_V_113 = extractvalue { i16, i16 } %MUL_DP_ret110, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_113"/></StgValue>
</operation>

<operation id="3029" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1620  %rr_1_V_113 = extractvalue { i16, i16 } %MUL_DP_ret110, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_113"/></StgValue>
</operation>

<operation id="3030" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1621  %buffer1_1_96_4x4_p_V_253 = load i8* %buffer1_1_96_4x4_p_V_191, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_253"/></StgValue>
</operation>

<operation id="3031" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1628  %tmp_1477 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_113, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1477"/></StgValue>
</operation>

<operation id="3032" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1668  %tmp_1482 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_113, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1482"/></StgValue>
</operation>

<operation id="3033" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1703  %MUL_DP_ret112 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load_6, i8 %weight_20_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret112"/></StgValue>
</operation>

<operation id="3034" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1704  %rr_0_V_114 = extractvalue { i16, i16 } %MUL_DP_ret112, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_114"/></StgValue>
</operation>

<operation id="3035" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1705  %rr_1_V_114 = extractvalue { i16, i16 } %MUL_DP_ret112, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_114"/></StgValue>
</operation>

<operation id="3036" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1706  %buffer1_1_96_4x4_p_V_255 = load i8* %buffer1_1_96_4x4_p_V_167, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_255"/></StgValue>
</operation>

<operation id="3037" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1713  %tmp_1487 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_114, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1487"/></StgValue>
</operation>

<operation id="3038" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1753  %tmp_1492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_114, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1492"/></StgValue>
</operation>

<operation id="3039" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1788  %MUL_DP_ret114 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load_6, i8 %weight_21_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret114"/></StgValue>
</operation>

<operation id="3040" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1789  %rr_0_V_115 = extractvalue { i16, i16 } %MUL_DP_ret114, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_115"/></StgValue>
</operation>

<operation id="3041" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1790  %rr_1_V_115 = extractvalue { i16, i16 } %MUL_DP_ret114, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_115"/></StgValue>
</operation>

<operation id="3042" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1791  %buffer1_1_96_4x4_p_V_257 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_257"/></StgValue>
</operation>

<operation id="3043" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1798  %tmp_1497 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_115, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1497"/></StgValue>
</operation>

<operation id="3044" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1838  %tmp_1502 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_115, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1502"/></StgValue>
</operation>

<operation id="3045" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1873  %MUL_DP_ret116 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load_6, i8 %weight_22_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret116"/></StgValue>
</operation>

<operation id="3046" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1874  %rr_0_V_116 = extractvalue { i16, i16 } %MUL_DP_ret116, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_116"/></StgValue>
</operation>

<operation id="3047" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1875  %rr_1_V_116 = extractvalue { i16, i16 } %MUL_DP_ret116, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_116"/></StgValue>
</operation>

<operation id="3048" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1876  %buffer1_1_96_4x4_p_V_259 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_259"/></StgValue>
</operation>

<operation id="3049" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1883  %tmp_1507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_116, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1507"/></StgValue>
</operation>

<operation id="3050" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1923  %tmp_1512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_116, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1512"/></StgValue>
</operation>

<operation id="3051" st_id="40" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1958  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load_6, i8 %weight_23_V_load_7, i8 %input_V_load_4)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="3052" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1959  %rr_0_V_117 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_117"/></StgValue>
</operation>

<operation id="3053" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="16" op_0_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1960  %rr_1_V_117 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_117"/></StgValue>
</operation>

<operation id="3054" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1961  %buffer1_1_96_4x4_p_V_261 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_261"/></StgValue>
</operation>

<operation id="3055" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1968  %tmp_1517 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_117, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1517"/></StgValue>
</operation>

<operation id="3056" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2008  %tmp_1522 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_117, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1522"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="3057" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:7  %tmp_156 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_215, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="3058" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:8  %tmp_226_cast = sext i14 %tmp_156 to i17

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="3059" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:9  %tmp_157 = sext i16 %rr_0_V_94 to i17

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="3060" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:10  %p_Val2_31 = add i17 %tmp_157, %tmp_226_cast

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="3061" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:11  %tmp_1286 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_31, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="3062" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:12  %p_Val2_32 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_31, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="3063" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:14  %tmp_158 = zext i1 %tmp_1287 to i8

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="3064" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:15  %tmp_1288 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_31, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="3065" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:16  %p_Val2_33 = add i8 %tmp_158, %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="3066" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:17  %tmp_1289 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="3067" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:18  %tmp_159 = xor i1 %tmp_1289, true

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="3068" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:19  %carry_8 = and i1 %tmp_1288, %tmp_159

]]></Node>
<StgValue><ssdm name="carry_8"/></StgValue>
</operation>

<operation id="3069" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:21  %p_Result_22 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_31, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="3070" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:22  %Range2_all_ones_9 = icmp eq i2 %p_Result_22, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="3071" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:23  %p_Result_23 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_31, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="3072" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:24  %Range1_all_ones_9 = icmp eq i3 %p_Result_23, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="3073" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:25  %Range1_all_zeros_9 = icmp eq i3 %p_Result_23, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="3074" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:92  %tmp_310_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_217, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_1"/></StgValue>
</operation>

<operation id="3075" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:93  %tmp_310_1_cast = sext i14 %tmp_310_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_1_cast"/></StgValue>
</operation>

<operation id="3076" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:94  %tmp_311_1 = sext i16 %rr_0_V_95 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_1"/></StgValue>
</operation>

<operation id="3077" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:95  %p_Val2_103_1 = add i17 %tmp_311_1, %tmp_310_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_1"/></StgValue>
</operation>

<operation id="3078" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:96  %tmp_1296 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="3079" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:97  %p_Val2_104_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_1"/></StgValue>
</operation>

<operation id="3080" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:99  %tmp_314_1 = zext i1 %tmp_1297 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_1"/></StgValue>
</operation>

<operation id="3081" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:100  %tmp_1298 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="3082" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:101  %p_Val2_105_1 = add i8 %tmp_314_1, %p_Val2_104_1

]]></Node>
<StgValue><ssdm name="p_Val2_105_1"/></StgValue>
</operation>

<operation id="3083" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:102  %tmp_1299 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="3084" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:103  %tmp_320_1 = xor i1 %tmp_1299, true

]]></Node>
<StgValue><ssdm name="tmp_320_1"/></StgValue>
</operation>

<operation id="3085" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:104  %carry_27_1 = and i1 %tmp_1298, %tmp_320_1

]]></Node>
<StgValue><ssdm name="carry_27_1"/></StgValue>
</operation>

<operation id="3086" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:106  %p_Result_200_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_1"/></StgValue>
</operation>

<operation id="3087" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:107  %Range2_all_ones_9_1 = icmp eq i2 %p_Result_200_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_1"/></StgValue>
</operation>

<operation id="3088" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:108  %p_Result_201_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_1"/></StgValue>
</operation>

<operation id="3089" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:109  %Range1_all_ones_9_1 = icmp eq i3 %p_Result_201_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_1"/></StgValue>
</operation>

<operation id="3090" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:110  %Range1_all_zeros_9_1 = icmp eq i3 %p_Result_201_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_1"/></StgValue>
</operation>

<operation id="3091" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:177  %tmp_310_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_219, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_2"/></StgValue>
</operation>

<operation id="3092" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:178  %tmp_310_2_cast = sext i14 %tmp_310_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_2_cast"/></StgValue>
</operation>

<operation id="3093" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:179  %tmp_311_2 = sext i16 %rr_0_V_96 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_2"/></StgValue>
</operation>

<operation id="3094" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:180  %p_Val2_103_2 = add i17 %tmp_311_2, %tmp_310_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_2"/></StgValue>
</operation>

<operation id="3095" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:181  %tmp_1306 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="3096" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:182  %p_Val2_104_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_2"/></StgValue>
</operation>

<operation id="3097" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:184  %tmp_314_2 = zext i1 %tmp_1307 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_2"/></StgValue>
</operation>

<operation id="3098" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:185  %tmp_1308 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="3099" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:186  %p_Val2_105_2 = add i8 %tmp_314_2, %p_Val2_104_2

]]></Node>
<StgValue><ssdm name="p_Val2_105_2"/></StgValue>
</operation>

<operation id="3100" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:187  %tmp_1309 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="3101" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:188  %tmp_320_2 = xor i1 %tmp_1309, true

]]></Node>
<StgValue><ssdm name="tmp_320_2"/></StgValue>
</operation>

<operation id="3102" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:189  %carry_27_2 = and i1 %tmp_1308, %tmp_320_2

]]></Node>
<StgValue><ssdm name="carry_27_2"/></StgValue>
</operation>

<operation id="3103" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:191  %p_Result_200_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_2"/></StgValue>
</operation>

<operation id="3104" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:192  %Range2_all_ones_9_2 = icmp eq i2 %p_Result_200_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_2"/></StgValue>
</operation>

<operation id="3105" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:193  %p_Result_201_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_2"/></StgValue>
</operation>

<operation id="3106" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:194  %Range1_all_ones_9_2 = icmp eq i3 %p_Result_201_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_2"/></StgValue>
</operation>

<operation id="3107" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:195  %Range1_all_zeros_9_2 = icmp eq i3 %p_Result_201_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_2"/></StgValue>
</operation>

<operation id="3108" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:262  %tmp_310_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_221, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_3"/></StgValue>
</operation>

<operation id="3109" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:263  %tmp_310_3_cast = sext i14 %tmp_310_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_3_cast"/></StgValue>
</operation>

<operation id="3110" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:264  %tmp_311_3 = sext i16 %rr_0_V_97 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_3"/></StgValue>
</operation>

<operation id="3111" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:265  %p_Val2_103_3 = add i17 %tmp_311_3, %tmp_310_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_3"/></StgValue>
</operation>

<operation id="3112" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:266  %tmp_1316 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>

<operation id="3113" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:267  %p_Val2_104_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_3"/></StgValue>
</operation>

<operation id="3114" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:269  %tmp_314_3 = zext i1 %tmp_1317 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_3"/></StgValue>
</operation>

<operation id="3115" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:270  %tmp_1318 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1318"/></StgValue>
</operation>

<operation id="3116" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:271  %p_Val2_105_3 = add i8 %tmp_314_3, %p_Val2_104_3

]]></Node>
<StgValue><ssdm name="p_Val2_105_3"/></StgValue>
</operation>

<operation id="3117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:272  %tmp_1319 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1319"/></StgValue>
</operation>

<operation id="3118" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:273  %tmp_320_3 = xor i1 %tmp_1319, true

]]></Node>
<StgValue><ssdm name="tmp_320_3"/></StgValue>
</operation>

<operation id="3119" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:274  %carry_27_3 = and i1 %tmp_1318, %tmp_320_3

]]></Node>
<StgValue><ssdm name="carry_27_3"/></StgValue>
</operation>

<operation id="3120" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:276  %p_Result_200_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_3"/></StgValue>
</operation>

<operation id="3121" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:277  %Range2_all_ones_9_3 = icmp eq i2 %p_Result_200_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_3"/></StgValue>
</operation>

<operation id="3122" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:278  %p_Result_201_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_3"/></StgValue>
</operation>

<operation id="3123" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:279  %Range1_all_ones_9_3 = icmp eq i3 %p_Result_201_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_3"/></StgValue>
</operation>

<operation id="3124" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:280  %Range1_all_zeros_9_3 = icmp eq i3 %p_Result_201_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_3"/></StgValue>
</operation>

<operation id="3125" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:347  %tmp_310_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_223, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_4"/></StgValue>
</operation>

<operation id="3126" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:348  %tmp_310_4_cast = sext i14 %tmp_310_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_4_cast"/></StgValue>
</operation>

<operation id="3127" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:349  %tmp_311_4 = sext i16 %rr_0_V_98 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_4"/></StgValue>
</operation>

<operation id="3128" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:350  %p_Val2_103_4 = add i17 %tmp_311_4, %tmp_310_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_4"/></StgValue>
</operation>

<operation id="3129" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:351  %tmp_1326 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1326"/></StgValue>
</operation>

<operation id="3130" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:352  %p_Val2_104_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_4"/></StgValue>
</operation>

<operation id="3131" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:354  %tmp_314_4 = zext i1 %tmp_1327 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_4"/></StgValue>
</operation>

<operation id="3132" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:355  %tmp_1328 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1328"/></StgValue>
</operation>

<operation id="3133" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:356  %p_Val2_105_4 = add i8 %tmp_314_4, %p_Val2_104_4

]]></Node>
<StgValue><ssdm name="p_Val2_105_4"/></StgValue>
</operation>

<operation id="3134" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:357  %tmp_1329 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1329"/></StgValue>
</operation>

<operation id="3135" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:358  %tmp_320_4 = xor i1 %tmp_1329, true

]]></Node>
<StgValue><ssdm name="tmp_320_4"/></StgValue>
</operation>

<operation id="3136" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:359  %carry_27_4 = and i1 %tmp_1328, %tmp_320_4

]]></Node>
<StgValue><ssdm name="carry_27_4"/></StgValue>
</operation>

<operation id="3137" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:361  %p_Result_200_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_4"/></StgValue>
</operation>

<operation id="3138" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:362  %Range2_all_ones_9_4 = icmp eq i2 %p_Result_200_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_4"/></StgValue>
</operation>

<operation id="3139" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:363  %p_Result_201_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_4"/></StgValue>
</operation>

<operation id="3140" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:364  %Range1_all_ones_9_4 = icmp eq i3 %p_Result_201_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_4"/></StgValue>
</operation>

<operation id="3141" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:365  %Range1_all_zeros_9_4 = icmp eq i3 %p_Result_201_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_4"/></StgValue>
</operation>

<operation id="3142" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:432  %tmp_310_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_225, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_5"/></StgValue>
</operation>

<operation id="3143" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:433  %tmp_310_5_cast = sext i14 %tmp_310_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_5_cast"/></StgValue>
</operation>

<operation id="3144" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:434  %tmp_311_5 = sext i16 %rr_0_V_99 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_5"/></StgValue>
</operation>

<operation id="3145" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:435  %p_Val2_103_5 = add i17 %tmp_311_5, %tmp_310_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_5"/></StgValue>
</operation>

<operation id="3146" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:436  %tmp_1336 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1336"/></StgValue>
</operation>

<operation id="3147" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:437  %p_Val2_104_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_5"/></StgValue>
</operation>

<operation id="3148" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:439  %tmp_314_5 = zext i1 %tmp_1337 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_5"/></StgValue>
</operation>

<operation id="3149" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:440  %tmp_1338 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1338"/></StgValue>
</operation>

<operation id="3150" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:441  %p_Val2_105_5 = add i8 %tmp_314_5, %p_Val2_104_5

]]></Node>
<StgValue><ssdm name="p_Val2_105_5"/></StgValue>
</operation>

<operation id="3151" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:442  %tmp_1339 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="3152" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:443  %tmp_320_5 = xor i1 %tmp_1339, true

]]></Node>
<StgValue><ssdm name="tmp_320_5"/></StgValue>
</operation>

<operation id="3153" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:444  %carry_27_5 = and i1 %tmp_1338, %tmp_320_5

]]></Node>
<StgValue><ssdm name="carry_27_5"/></StgValue>
</operation>

<operation id="3154" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:446  %p_Result_200_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_5"/></StgValue>
</operation>

<operation id="3155" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:447  %Range2_all_ones_9_5 = icmp eq i2 %p_Result_200_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_5"/></StgValue>
</operation>

<operation id="3156" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:448  %p_Result_201_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_5"/></StgValue>
</operation>

<operation id="3157" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:449  %Range1_all_ones_9_5 = icmp eq i3 %p_Result_201_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_5"/></StgValue>
</operation>

<operation id="3158" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:450  %Range1_all_zeros_9_5 = icmp eq i3 %p_Result_201_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_5"/></StgValue>
</operation>

<operation id="3159" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:517  %tmp_310_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_227, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_6"/></StgValue>
</operation>

<operation id="3160" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:518  %tmp_310_6_cast = sext i14 %tmp_310_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_6_cast"/></StgValue>
</operation>

<operation id="3161" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:519  %tmp_311_6 = sext i16 %rr_0_V_100 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_6"/></StgValue>
</operation>

<operation id="3162" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:520  %p_Val2_103_6 = add i17 %tmp_311_6, %tmp_310_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_6"/></StgValue>
</operation>

<operation id="3163" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:521  %tmp_1346 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="3164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:522  %p_Val2_104_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_6"/></StgValue>
</operation>

<operation id="3165" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:524  %tmp_314_6 = zext i1 %tmp_1347 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_6"/></StgValue>
</operation>

<operation id="3166" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:525  %tmp_1348 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="3167" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:526  %p_Val2_105_6 = add i8 %tmp_314_6, %p_Val2_104_6

]]></Node>
<StgValue><ssdm name="p_Val2_105_6"/></StgValue>
</operation>

<operation id="3168" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:527  %tmp_1349 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="3169" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:528  %tmp_320_6 = xor i1 %tmp_1349, true

]]></Node>
<StgValue><ssdm name="tmp_320_6"/></StgValue>
</operation>

<operation id="3170" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:529  %carry_27_6 = and i1 %tmp_1348, %tmp_320_6

]]></Node>
<StgValue><ssdm name="carry_27_6"/></StgValue>
</operation>

<operation id="3171" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:531  %p_Result_200_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_6"/></StgValue>
</operation>

<operation id="3172" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:532  %Range2_all_ones_9_6 = icmp eq i2 %p_Result_200_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_6"/></StgValue>
</operation>

<operation id="3173" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:533  %p_Result_201_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_6"/></StgValue>
</operation>

<operation id="3174" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:534  %Range1_all_ones_9_6 = icmp eq i3 %p_Result_201_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_6"/></StgValue>
</operation>

<operation id="3175" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:535  %Range1_all_zeros_9_6 = icmp eq i3 %p_Result_201_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_6"/></StgValue>
</operation>

<operation id="3176" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:602  %tmp_310_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_229, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_7"/></StgValue>
</operation>

<operation id="3177" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:603  %tmp_310_7_cast = sext i14 %tmp_310_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_7_cast"/></StgValue>
</operation>

<operation id="3178" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:604  %tmp_311_7 = sext i16 %rr_0_V_101 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_7"/></StgValue>
</operation>

<operation id="3179" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:605  %p_Val2_103_7 = add i17 %tmp_311_7, %tmp_310_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_7"/></StgValue>
</operation>

<operation id="3180" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:606  %tmp_1356 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="3181" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:607  %p_Val2_104_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_7"/></StgValue>
</operation>

<operation id="3182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:609  %tmp_314_7 = zext i1 %tmp_1357 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_7"/></StgValue>
</operation>

<operation id="3183" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:610  %tmp_1358 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1358"/></StgValue>
</operation>

<operation id="3184" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:611  %p_Val2_105_7 = add i8 %tmp_314_7, %p_Val2_104_7

]]></Node>
<StgValue><ssdm name="p_Val2_105_7"/></StgValue>
</operation>

<operation id="3185" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:612  %tmp_1359 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1359"/></StgValue>
</operation>

<operation id="3186" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:613  %tmp_320_7 = xor i1 %tmp_1359, true

]]></Node>
<StgValue><ssdm name="tmp_320_7"/></StgValue>
</operation>

<operation id="3187" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:614  %carry_27_7 = and i1 %tmp_1358, %tmp_320_7

]]></Node>
<StgValue><ssdm name="carry_27_7"/></StgValue>
</operation>

<operation id="3188" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:616  %p_Result_200_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_7"/></StgValue>
</operation>

<operation id="3189" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:617  %Range2_all_ones_9_7 = icmp eq i2 %p_Result_200_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_7"/></StgValue>
</operation>

<operation id="3190" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:618  %p_Result_201_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_7"/></StgValue>
</operation>

<operation id="3191" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:619  %Range1_all_ones_9_7 = icmp eq i3 %p_Result_201_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_7"/></StgValue>
</operation>

<operation id="3192" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:620  %Range1_all_zeros_9_7 = icmp eq i3 %p_Result_201_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_7"/></StgValue>
</operation>

<operation id="3193" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:687  %tmp_310_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_231, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_8"/></StgValue>
</operation>

<operation id="3194" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:688  %tmp_310_8_cast = sext i14 %tmp_310_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_8_cast"/></StgValue>
</operation>

<operation id="3195" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:689  %tmp_311_8 = sext i16 %rr_0_V_102 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_8"/></StgValue>
</operation>

<operation id="3196" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:690  %p_Val2_103_8 = add i17 %tmp_311_8, %tmp_310_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_8"/></StgValue>
</operation>

<operation id="3197" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:691  %tmp_1366 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1366"/></StgValue>
</operation>

<operation id="3198" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:692  %p_Val2_104_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_8"/></StgValue>
</operation>

<operation id="3199" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:694  %tmp_314_8 = zext i1 %tmp_1367 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_8"/></StgValue>
</operation>

<operation id="3200" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:695  %tmp_1368 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1368"/></StgValue>
</operation>

<operation id="3201" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:696  %p_Val2_105_8 = add i8 %tmp_314_8, %p_Val2_104_8

]]></Node>
<StgValue><ssdm name="p_Val2_105_8"/></StgValue>
</operation>

<operation id="3202" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:697  %tmp_1369 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1369"/></StgValue>
</operation>

<operation id="3203" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:698  %tmp_320_8 = xor i1 %tmp_1369, true

]]></Node>
<StgValue><ssdm name="tmp_320_8"/></StgValue>
</operation>

<operation id="3204" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:699  %carry_27_8 = and i1 %tmp_1368, %tmp_320_8

]]></Node>
<StgValue><ssdm name="carry_27_8"/></StgValue>
</operation>

<operation id="3205" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:701  %p_Result_200_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_8"/></StgValue>
</operation>

<operation id="3206" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:702  %Range2_all_ones_9_8 = icmp eq i2 %p_Result_200_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_8"/></StgValue>
</operation>

<operation id="3207" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:703  %p_Result_201_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_8"/></StgValue>
</operation>

<operation id="3208" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:704  %Range1_all_ones_9_8 = icmp eq i3 %p_Result_201_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_8"/></StgValue>
</operation>

<operation id="3209" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:705  %Range1_all_zeros_9_8 = icmp eq i3 %p_Result_201_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_8"/></StgValue>
</operation>

<operation id="3210" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:772  %tmp_310_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_233, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_9"/></StgValue>
</operation>

<operation id="3211" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:773  %tmp_310_9_cast = sext i14 %tmp_310_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_9_cast"/></StgValue>
</operation>

<operation id="3212" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:774  %tmp_311_9 = sext i16 %rr_0_V_103 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_9"/></StgValue>
</operation>

<operation id="3213" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:775  %p_Val2_103_9 = add i17 %tmp_311_9, %tmp_310_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_9"/></StgValue>
</operation>

<operation id="3214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:776  %tmp_1376 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="3215" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:777  %p_Val2_104_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_9"/></StgValue>
</operation>

<operation id="3216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:779  %tmp_314_9 = zext i1 %tmp_1377 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_9"/></StgValue>
</operation>

<operation id="3217" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:780  %tmp_1378 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="3218" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:781  %p_Val2_105_9 = add i8 %tmp_314_9, %p_Val2_104_9

]]></Node>
<StgValue><ssdm name="p_Val2_105_9"/></StgValue>
</operation>

<operation id="3219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:782  %tmp_1379 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>

<operation id="3220" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:783  %tmp_320_9 = xor i1 %tmp_1379, true

]]></Node>
<StgValue><ssdm name="tmp_320_9"/></StgValue>
</operation>

<operation id="3221" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:784  %carry_27_9 = and i1 %tmp_1378, %tmp_320_9

]]></Node>
<StgValue><ssdm name="carry_27_9"/></StgValue>
</operation>

<operation id="3222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:786  %p_Result_200_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_9"/></StgValue>
</operation>

<operation id="3223" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:787  %Range2_all_ones_9_9 = icmp eq i2 %p_Result_200_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_9"/></StgValue>
</operation>

<operation id="3224" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:788  %p_Result_201_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_9"/></StgValue>
</operation>

<operation id="3225" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:789  %Range1_all_ones_9_9 = icmp eq i3 %p_Result_201_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_9"/></StgValue>
</operation>

<operation id="3226" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:790  %Range1_all_zeros_9_9 = icmp eq i3 %p_Result_201_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_9"/></StgValue>
</operation>

<operation id="3227" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:857  %tmp_310_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_235, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_s"/></StgValue>
</operation>

<operation id="3228" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:858  %tmp_310_cast = sext i14 %tmp_310_s to i17

]]></Node>
<StgValue><ssdm name="tmp_310_cast"/></StgValue>
</operation>

<operation id="3229" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:859  %tmp_311_s = sext i16 %rr_0_V_104 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_s"/></StgValue>
</operation>

<operation id="3230" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:860  %p_Val2_103_s = add i17 %tmp_311_s, %tmp_310_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_s"/></StgValue>
</operation>

<operation id="3231" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:861  %tmp_1386 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1386"/></StgValue>
</operation>

<operation id="3232" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:862  %p_Val2_104_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_s"/></StgValue>
</operation>

<operation id="3233" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:864  %tmp_314_s = zext i1 %tmp_1387 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_s"/></StgValue>
</operation>

<operation id="3234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:865  %tmp_1388 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="3235" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:866  %p_Val2_105_s = add i8 %tmp_314_s, %p_Val2_104_s

]]></Node>
<StgValue><ssdm name="p_Val2_105_s"/></StgValue>
</operation>

<operation id="3236" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:867  %tmp_1389 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1389"/></StgValue>
</operation>

<operation id="3237" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:868  %tmp_320_s = xor i1 %tmp_1389, true

]]></Node>
<StgValue><ssdm name="tmp_320_s"/></StgValue>
</operation>

<operation id="3238" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:869  %carry_27_s = and i1 %tmp_1388, %tmp_320_s

]]></Node>
<StgValue><ssdm name="carry_27_s"/></StgValue>
</operation>

<operation id="3239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:871  %p_Result_200_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_s"/></StgValue>
</operation>

<operation id="3240" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:872  %Range2_all_ones_9_s = icmp eq i2 %p_Result_200_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_s"/></StgValue>
</operation>

<operation id="3241" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:873  %p_Result_201_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_s"/></StgValue>
</operation>

<operation id="3242" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:874  %Range1_all_ones_9_s = icmp eq i3 %p_Result_201_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_s"/></StgValue>
</operation>

<operation id="3243" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:875  %Range1_all_zeros_9_s = icmp eq i3 %p_Result_201_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_s"/></StgValue>
</operation>

<operation id="3244" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:942  %tmp_310_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_237, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_10"/></StgValue>
</operation>

<operation id="3245" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:943  %tmp_310_10_cast = sext i14 %tmp_310_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_10_cast"/></StgValue>
</operation>

<operation id="3246" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:944  %tmp_311_10 = sext i16 %rr_0_V_105 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_10"/></StgValue>
</operation>

<operation id="3247" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:945  %p_Val2_103_10 = add i17 %tmp_311_10, %tmp_310_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_10"/></StgValue>
</operation>

<operation id="3248" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:946  %tmp_1396 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1396"/></StgValue>
</operation>

<operation id="3249" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:947  %p_Val2_104_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_10"/></StgValue>
</operation>

<operation id="3250" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:949  %tmp_314_10 = zext i1 %tmp_1397 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_10"/></StgValue>
</operation>

<operation id="3251" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:950  %tmp_1398 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1398"/></StgValue>
</operation>

<operation id="3252" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:951  %p_Val2_105_10 = add i8 %tmp_314_10, %p_Val2_104_10

]]></Node>
<StgValue><ssdm name="p_Val2_105_10"/></StgValue>
</operation>

<operation id="3253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:952  %tmp_1399 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1399"/></StgValue>
</operation>

<operation id="3254" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:953  %tmp_320_10 = xor i1 %tmp_1399, true

]]></Node>
<StgValue><ssdm name="tmp_320_10"/></StgValue>
</operation>

<operation id="3255" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:954  %carry_27_10 = and i1 %tmp_1398, %tmp_320_10

]]></Node>
<StgValue><ssdm name="carry_27_10"/></StgValue>
</operation>

<operation id="3256" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:956  %p_Result_200_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_10"/></StgValue>
</operation>

<operation id="3257" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:957  %Range2_all_ones_9_10 = icmp eq i2 %p_Result_200_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_10"/></StgValue>
</operation>

<operation id="3258" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:958  %p_Result_201_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_10"/></StgValue>
</operation>

<operation id="3259" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:959  %Range1_all_ones_9_10 = icmp eq i3 %p_Result_201_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_10"/></StgValue>
</operation>

<operation id="3260" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:960  %Range1_all_zeros_9_10 = icmp eq i3 %p_Result_201_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_10"/></StgValue>
</operation>

<operation id="3261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1027  %tmp_310_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_239, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_11"/></StgValue>
</operation>

<operation id="3262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1028  %tmp_310_11_cast = sext i14 %tmp_310_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_11_cast"/></StgValue>
</operation>

<operation id="3263" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1029  %tmp_311_11 = sext i16 %rr_0_V_106 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_11"/></StgValue>
</operation>

<operation id="3264" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1030  %p_Val2_103_11 = add i17 %tmp_311_11, %tmp_310_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_11"/></StgValue>
</operation>

<operation id="3265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1031  %tmp_1406 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_11, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1406"/></StgValue>
</operation>

<operation id="3266" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1032  %p_Val2_104_11 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_11, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_11"/></StgValue>
</operation>

<operation id="3267" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1034  %tmp_314_11 = zext i1 %tmp_1407 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_11"/></StgValue>
</operation>

<operation id="3268" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1035  %tmp_1408 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1408"/></StgValue>
</operation>

<operation id="3269" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1036  %p_Val2_105_11 = add i8 %tmp_314_11, %p_Val2_104_11

]]></Node>
<StgValue><ssdm name="p_Val2_105_11"/></StgValue>
</operation>

<operation id="3270" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1037  %tmp_1409 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1409"/></StgValue>
</operation>

<operation id="3271" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1038  %tmp_320_11 = xor i1 %tmp_1409, true

]]></Node>
<StgValue><ssdm name="tmp_320_11"/></StgValue>
</operation>

<operation id="3272" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1039  %carry_27_11 = and i1 %tmp_1408, %tmp_320_11

]]></Node>
<StgValue><ssdm name="carry_27_11"/></StgValue>
</operation>

<operation id="3273" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1041  %p_Result_200_11 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_11, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_11"/></StgValue>
</operation>

<operation id="3274" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1042  %Range2_all_ones_9_11 = icmp eq i2 %p_Result_200_11, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_11"/></StgValue>
</operation>

<operation id="3275" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1043  %p_Result_201_11 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_11, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_11"/></StgValue>
</operation>

<operation id="3276" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1044  %Range1_all_ones_9_11 = icmp eq i3 %p_Result_201_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_11"/></StgValue>
</operation>

<operation id="3277" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1045  %Range1_all_zeros_9_11 = icmp eq i3 %p_Result_201_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_11"/></StgValue>
</operation>

<operation id="3278" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1112  %tmp_310_12 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_241, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_12"/></StgValue>
</operation>

<operation id="3279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1113  %tmp_310_12_cast = sext i14 %tmp_310_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_12_cast"/></StgValue>
</operation>

<operation id="3280" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1114  %tmp_311_12 = sext i16 %rr_0_V_107 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_12"/></StgValue>
</operation>

<operation id="3281" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1115  %p_Val2_103_12 = add i17 %tmp_311_12, %tmp_310_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_12"/></StgValue>
</operation>

<operation id="3282" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1116  %tmp_1416 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_12, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1416"/></StgValue>
</operation>

<operation id="3283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1117  %p_Val2_104_12 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_12, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_12"/></StgValue>
</operation>

<operation id="3284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1119  %tmp_314_12 = zext i1 %tmp_1417 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_12"/></StgValue>
</operation>

<operation id="3285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1120  %tmp_1418 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1418"/></StgValue>
</operation>

<operation id="3286" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1121  %p_Val2_105_12 = add i8 %tmp_314_12, %p_Val2_104_12

]]></Node>
<StgValue><ssdm name="p_Val2_105_12"/></StgValue>
</operation>

<operation id="3287" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1122  %tmp_1419 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1419"/></StgValue>
</operation>

<operation id="3288" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1123  %tmp_320_12 = xor i1 %tmp_1419, true

]]></Node>
<StgValue><ssdm name="tmp_320_12"/></StgValue>
</operation>

<operation id="3289" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1124  %carry_27_12 = and i1 %tmp_1418, %tmp_320_12

]]></Node>
<StgValue><ssdm name="carry_27_12"/></StgValue>
</operation>

<operation id="3290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1126  %p_Result_200_12 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_12, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_12"/></StgValue>
</operation>

<operation id="3291" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1127  %Range2_all_ones_9_12 = icmp eq i2 %p_Result_200_12, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_12"/></StgValue>
</operation>

<operation id="3292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1128  %p_Result_201_12 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_12, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_12"/></StgValue>
</operation>

<operation id="3293" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1129  %Range1_all_ones_9_12 = icmp eq i3 %p_Result_201_12, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_12"/></StgValue>
</operation>

<operation id="3294" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1130  %Range1_all_zeros_9_12 = icmp eq i3 %p_Result_201_12, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_12"/></StgValue>
</operation>

<operation id="3295" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1197  %tmp_310_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_243, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_13"/></StgValue>
</operation>

<operation id="3296" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1198  %tmp_310_13_cast = sext i14 %tmp_310_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_13_cast"/></StgValue>
</operation>

<operation id="3297" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1199  %tmp_311_13 = sext i16 %rr_0_V_108 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_13"/></StgValue>
</operation>

<operation id="3298" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1200  %p_Val2_103_13 = add i17 %tmp_311_13, %tmp_310_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_13"/></StgValue>
</operation>

<operation id="3299" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1201  %tmp_1426 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_13, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1426"/></StgValue>
</operation>

<operation id="3300" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1202  %p_Val2_104_13 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_13, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_13"/></StgValue>
</operation>

<operation id="3301" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1204  %tmp_314_13 = zext i1 %tmp_1427 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_13"/></StgValue>
</operation>

<operation id="3302" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1205  %tmp_1428 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1428"/></StgValue>
</operation>

<operation id="3303" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1206  %p_Val2_105_13 = add i8 %tmp_314_13, %p_Val2_104_13

]]></Node>
<StgValue><ssdm name="p_Val2_105_13"/></StgValue>
</operation>

<operation id="3304" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1207  %tmp_1429 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1429"/></StgValue>
</operation>

<operation id="3305" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1208  %tmp_320_13 = xor i1 %tmp_1429, true

]]></Node>
<StgValue><ssdm name="tmp_320_13"/></StgValue>
</operation>

<operation id="3306" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1209  %carry_27_13 = and i1 %tmp_1428, %tmp_320_13

]]></Node>
<StgValue><ssdm name="carry_27_13"/></StgValue>
</operation>

<operation id="3307" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1211  %p_Result_200_13 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_13, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_13"/></StgValue>
</operation>

<operation id="3308" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1212  %Range2_all_ones_9_13 = icmp eq i2 %p_Result_200_13, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_13"/></StgValue>
</operation>

<operation id="3309" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1213  %p_Result_201_13 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_13, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_13"/></StgValue>
</operation>

<operation id="3310" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1214  %Range1_all_ones_9_13 = icmp eq i3 %p_Result_201_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_13"/></StgValue>
</operation>

<operation id="3311" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1215  %Range1_all_zeros_9_13 = icmp eq i3 %p_Result_201_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_13"/></StgValue>
</operation>

<operation id="3312" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1282  %tmp_310_14 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_245, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_14"/></StgValue>
</operation>

<operation id="3313" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1283  %tmp_310_14_cast = sext i14 %tmp_310_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_14_cast"/></StgValue>
</operation>

<operation id="3314" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1284  %tmp_311_14 = sext i16 %rr_0_V_109 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_14"/></StgValue>
</operation>

<operation id="3315" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1285  %p_Val2_103_14 = add i17 %tmp_311_14, %tmp_310_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_14"/></StgValue>
</operation>

<operation id="3316" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1286  %tmp_1436 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_14, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="3317" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1287  %p_Val2_104_14 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_14, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_14"/></StgValue>
</operation>

<operation id="3318" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1289  %tmp_314_14 = zext i1 %tmp_1437 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_14"/></StgValue>
</operation>

<operation id="3319" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1290  %tmp_1438 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_14, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="3320" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1291  %p_Val2_105_14 = add i8 %tmp_314_14, %p_Val2_104_14

]]></Node>
<StgValue><ssdm name="p_Val2_105_14"/></StgValue>
</operation>

<operation id="3321" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1292  %tmp_1439 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="3322" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1293  %tmp_320_14 = xor i1 %tmp_1439, true

]]></Node>
<StgValue><ssdm name="tmp_320_14"/></StgValue>
</operation>

<operation id="3323" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1294  %carry_27_14 = and i1 %tmp_1438, %tmp_320_14

]]></Node>
<StgValue><ssdm name="carry_27_14"/></StgValue>
</operation>

<operation id="3324" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1296  %p_Result_200_14 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_14, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_14"/></StgValue>
</operation>

<operation id="3325" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1297  %Range2_all_ones_9_14 = icmp eq i2 %p_Result_200_14, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_14"/></StgValue>
</operation>

<operation id="3326" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1298  %p_Result_201_14 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_14, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_14"/></StgValue>
</operation>

<operation id="3327" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1299  %Range1_all_ones_9_14 = icmp eq i3 %p_Result_201_14, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_14"/></StgValue>
</operation>

<operation id="3328" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1300  %Range1_all_zeros_9_14 = icmp eq i3 %p_Result_201_14, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_14"/></StgValue>
</operation>

<operation id="3329" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1367  %tmp_310_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_247, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_15"/></StgValue>
</operation>

<operation id="3330" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1368  %tmp_310_15_cast = sext i14 %tmp_310_15 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_15_cast"/></StgValue>
</operation>

<operation id="3331" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1369  %tmp_311_15 = sext i16 %rr_0_V_110 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_15"/></StgValue>
</operation>

<operation id="3332" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1370  %p_Val2_103_15 = add i17 %tmp_311_15, %tmp_310_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_15"/></StgValue>
</operation>

<operation id="3333" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1371  %tmp_1446 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="3334" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1372  %p_Val2_104_15 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_15, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_15"/></StgValue>
</operation>

<operation id="3335" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1374  %tmp_314_15 = zext i1 %tmp_1447 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_15"/></StgValue>
</operation>

<operation id="3336" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1375  %tmp_1448 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="3337" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1376  %p_Val2_105_15 = add i8 %tmp_314_15, %p_Val2_104_15

]]></Node>
<StgValue><ssdm name="p_Val2_105_15"/></StgValue>
</operation>

<operation id="3338" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1377  %tmp_1449 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="3339" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1378  %tmp_320_15 = xor i1 %tmp_1449, true

]]></Node>
<StgValue><ssdm name="tmp_320_15"/></StgValue>
</operation>

<operation id="3340" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1379  %carry_27_15 = and i1 %tmp_1448, %tmp_320_15

]]></Node>
<StgValue><ssdm name="carry_27_15"/></StgValue>
</operation>

<operation id="3341" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1381  %p_Result_200_15 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_15, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_15"/></StgValue>
</operation>

<operation id="3342" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1382  %Range2_all_ones_9_15 = icmp eq i2 %p_Result_200_15, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_15"/></StgValue>
</operation>

<operation id="3343" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1383  %p_Result_201_15 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_15, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_15"/></StgValue>
</operation>

<operation id="3344" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1384  %Range1_all_ones_9_15 = icmp eq i3 %p_Result_201_15, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_15"/></StgValue>
</operation>

<operation id="3345" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1385  %Range1_all_zeros_9_15 = icmp eq i3 %p_Result_201_15, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_15"/></StgValue>
</operation>

<operation id="3346" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1452  %tmp_310_16 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_249, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_16"/></StgValue>
</operation>

<operation id="3347" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1453  %tmp_310_16_cast = sext i14 %tmp_310_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_16_cast"/></StgValue>
</operation>

<operation id="3348" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1454  %tmp_311_16 = sext i16 %rr_0_V_111 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_16"/></StgValue>
</operation>

<operation id="3349" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1455  %p_Val2_103_16 = add i17 %tmp_311_16, %tmp_310_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_16"/></StgValue>
</operation>

<operation id="3350" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1456  %tmp_1456 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_16, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1456"/></StgValue>
</operation>

<operation id="3351" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1457  %p_Val2_104_16 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_16, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_16"/></StgValue>
</operation>

<operation id="3352" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1459  %tmp_314_16 = zext i1 %tmp_1457 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_16"/></StgValue>
</operation>

<operation id="3353" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1460  %tmp_1458 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_16, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1458"/></StgValue>
</operation>

<operation id="3354" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1461  %p_Val2_105_16 = add i8 %tmp_314_16, %p_Val2_104_16

]]></Node>
<StgValue><ssdm name="p_Val2_105_16"/></StgValue>
</operation>

<operation id="3355" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1462  %tmp_1459 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1459"/></StgValue>
</operation>

<operation id="3356" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1463  %tmp_320_16 = xor i1 %tmp_1459, true

]]></Node>
<StgValue><ssdm name="tmp_320_16"/></StgValue>
</operation>

<operation id="3357" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1464  %carry_27_16 = and i1 %tmp_1458, %tmp_320_16

]]></Node>
<StgValue><ssdm name="carry_27_16"/></StgValue>
</operation>

<operation id="3358" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1466  %p_Result_200_16 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_16, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_16"/></StgValue>
</operation>

<operation id="3359" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1467  %Range2_all_ones_9_16 = icmp eq i2 %p_Result_200_16, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_16"/></StgValue>
</operation>

<operation id="3360" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1468  %p_Result_201_16 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_16, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_16"/></StgValue>
</operation>

<operation id="3361" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1469  %Range1_all_ones_9_16 = icmp eq i3 %p_Result_201_16, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_16"/></StgValue>
</operation>

<operation id="3362" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1470  %Range1_all_zeros_9_16 = icmp eq i3 %p_Result_201_16, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_16"/></StgValue>
</operation>

<operation id="3363" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1537  %tmp_310_17 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_251, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_17"/></StgValue>
</operation>

<operation id="3364" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1538  %tmp_310_17_cast = sext i14 %tmp_310_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_17_cast"/></StgValue>
</operation>

<operation id="3365" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1539  %tmp_311_17 = sext i16 %rr_0_V_112 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_17"/></StgValue>
</operation>

<operation id="3366" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1540  %p_Val2_103_17 = add i17 %tmp_311_17, %tmp_310_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_17"/></StgValue>
</operation>

<operation id="3367" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1541  %tmp_1466 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1466"/></StgValue>
</operation>

<operation id="3368" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1542  %p_Val2_104_17 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_17, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_17"/></StgValue>
</operation>

<operation id="3369" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1544  %tmp_314_17 = zext i1 %tmp_1467 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_17"/></StgValue>
</operation>

<operation id="3370" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1545  %tmp_1468 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1468"/></StgValue>
</operation>

<operation id="3371" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1546  %p_Val2_105_17 = add i8 %tmp_314_17, %p_Val2_104_17

]]></Node>
<StgValue><ssdm name="p_Val2_105_17"/></StgValue>
</operation>

<operation id="3372" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1547  %tmp_1469 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1469"/></StgValue>
</operation>

<operation id="3373" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1548  %tmp_320_17 = xor i1 %tmp_1469, true

]]></Node>
<StgValue><ssdm name="tmp_320_17"/></StgValue>
</operation>

<operation id="3374" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1549  %carry_27_17 = and i1 %tmp_1468, %tmp_320_17

]]></Node>
<StgValue><ssdm name="carry_27_17"/></StgValue>
</operation>

<operation id="3375" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1551  %p_Result_200_17 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_17, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_17"/></StgValue>
</operation>

<operation id="3376" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1552  %Range2_all_ones_9_17 = icmp eq i2 %p_Result_200_17, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_17"/></StgValue>
</operation>

<operation id="3377" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1553  %p_Result_201_17 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_17, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_17"/></StgValue>
</operation>

<operation id="3378" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1554  %Range1_all_ones_9_17 = icmp eq i3 %p_Result_201_17, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_17"/></StgValue>
</operation>

<operation id="3379" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1555  %Range1_all_zeros_9_17 = icmp eq i3 %p_Result_201_17, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_17"/></StgValue>
</operation>

<operation id="3380" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1622  %tmp_310_18 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_253, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_18"/></StgValue>
</operation>

<operation id="3381" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1623  %tmp_310_18_cast = sext i14 %tmp_310_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_18_cast"/></StgValue>
</operation>

<operation id="3382" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1624  %tmp_311_18 = sext i16 %rr_0_V_113 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_18"/></StgValue>
</operation>

<operation id="3383" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1625  %p_Val2_103_18 = add i17 %tmp_311_18, %tmp_310_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_18"/></StgValue>
</operation>

<operation id="3384" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1626  %tmp_1476 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_18, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1476"/></StgValue>
</operation>

<operation id="3385" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1627  %p_Val2_104_18 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_18, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_18"/></StgValue>
</operation>

<operation id="3386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1629  %tmp_314_18 = zext i1 %tmp_1477 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_18"/></StgValue>
</operation>

<operation id="3387" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1630  %tmp_1478 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1478"/></StgValue>
</operation>

<operation id="3388" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1631  %p_Val2_105_18 = add i8 %tmp_314_18, %p_Val2_104_18

]]></Node>
<StgValue><ssdm name="p_Val2_105_18"/></StgValue>
</operation>

<operation id="3389" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1632  %tmp_1479 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1479"/></StgValue>
</operation>

<operation id="3390" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1633  %tmp_320_18 = xor i1 %tmp_1479, true

]]></Node>
<StgValue><ssdm name="tmp_320_18"/></StgValue>
</operation>

<operation id="3391" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1634  %carry_27_18 = and i1 %tmp_1478, %tmp_320_18

]]></Node>
<StgValue><ssdm name="carry_27_18"/></StgValue>
</operation>

<operation id="3392" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1636  %p_Result_200_18 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_18, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_18"/></StgValue>
</operation>

<operation id="3393" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1637  %Range2_all_ones_9_18 = icmp eq i2 %p_Result_200_18, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_18"/></StgValue>
</operation>

<operation id="3394" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1638  %p_Result_201_18 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_18, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_18"/></StgValue>
</operation>

<operation id="3395" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1639  %Range1_all_ones_9_18 = icmp eq i3 %p_Result_201_18, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_18"/></StgValue>
</operation>

<operation id="3396" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1640  %Range1_all_zeros_9_18 = icmp eq i3 %p_Result_201_18, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_18"/></StgValue>
</operation>

<operation id="3397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1707  %tmp_310_19 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_255, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_19"/></StgValue>
</operation>

<operation id="3398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1708  %tmp_310_19_cast = sext i14 %tmp_310_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_19_cast"/></StgValue>
</operation>

<operation id="3399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1709  %tmp_311_19 = sext i16 %rr_0_V_114 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_19"/></StgValue>
</operation>

<operation id="3400" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1710  %p_Val2_103_19 = add i17 %tmp_311_19, %tmp_310_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_19"/></StgValue>
</operation>

<operation id="3401" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1711  %tmp_1486 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1486"/></StgValue>
</operation>

<operation id="3402" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1712  %p_Val2_104_19 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_19, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_19"/></StgValue>
</operation>

<operation id="3403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1714  %tmp_314_19 = zext i1 %tmp_1487 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_19"/></StgValue>
</operation>

<operation id="3404" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1715  %tmp_1488 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1488"/></StgValue>
</operation>

<operation id="3405" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1716  %p_Val2_105_19 = add i8 %tmp_314_19, %p_Val2_104_19

]]></Node>
<StgValue><ssdm name="p_Val2_105_19"/></StgValue>
</operation>

<operation id="3406" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1717  %tmp_1489 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1489"/></StgValue>
</operation>

<operation id="3407" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1718  %tmp_320_19 = xor i1 %tmp_1489, true

]]></Node>
<StgValue><ssdm name="tmp_320_19"/></StgValue>
</operation>

<operation id="3408" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1719  %carry_27_19 = and i1 %tmp_1488, %tmp_320_19

]]></Node>
<StgValue><ssdm name="carry_27_19"/></StgValue>
</operation>

<operation id="3409" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1721  %p_Result_200_19 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_19, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_19"/></StgValue>
</operation>

<operation id="3410" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1722  %Range2_all_ones_9_19 = icmp eq i2 %p_Result_200_19, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_19"/></StgValue>
</operation>

<operation id="3411" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1723  %p_Result_201_19 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_19, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_19"/></StgValue>
</operation>

<operation id="3412" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1724  %Range1_all_ones_9_19 = icmp eq i3 %p_Result_201_19, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_19"/></StgValue>
</operation>

<operation id="3413" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1725  %Range1_all_zeros_9_19 = icmp eq i3 %p_Result_201_19, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_19"/></StgValue>
</operation>

<operation id="3414" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1792  %tmp_310_20 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_257, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_20"/></StgValue>
</operation>

<operation id="3415" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1793  %tmp_310_20_cast = sext i14 %tmp_310_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_20_cast"/></StgValue>
</operation>

<operation id="3416" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1794  %tmp_311_20 = sext i16 %rr_0_V_115 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_20"/></StgValue>
</operation>

<operation id="3417" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1795  %p_Val2_103_20 = add i17 %tmp_311_20, %tmp_310_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_20"/></StgValue>
</operation>

<operation id="3418" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1796  %tmp_1496 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_20, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1496"/></StgValue>
</operation>

<operation id="3419" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1797  %p_Val2_104_20 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_20, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_20"/></StgValue>
</operation>

<operation id="3420" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1799  %tmp_314_20 = zext i1 %tmp_1497 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_20"/></StgValue>
</operation>

<operation id="3421" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1800  %tmp_1498 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_20, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1498"/></StgValue>
</operation>

<operation id="3422" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1801  %p_Val2_105_20 = add i8 %tmp_314_20, %p_Val2_104_20

]]></Node>
<StgValue><ssdm name="p_Val2_105_20"/></StgValue>
</operation>

<operation id="3423" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1802  %tmp_1499 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1499"/></StgValue>
</operation>

<operation id="3424" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1803  %tmp_320_20 = xor i1 %tmp_1499, true

]]></Node>
<StgValue><ssdm name="tmp_320_20"/></StgValue>
</operation>

<operation id="3425" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1804  %carry_27_20 = and i1 %tmp_1498, %tmp_320_20

]]></Node>
<StgValue><ssdm name="carry_27_20"/></StgValue>
</operation>

<operation id="3426" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1806  %p_Result_200_20 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_20, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_20"/></StgValue>
</operation>

<operation id="3427" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1807  %Range2_all_ones_9_20 = icmp eq i2 %p_Result_200_20, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_20"/></StgValue>
</operation>

<operation id="3428" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1808  %p_Result_201_20 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_20, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_20"/></StgValue>
</operation>

<operation id="3429" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1809  %Range1_all_ones_9_20 = icmp eq i3 %p_Result_201_20, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_20"/></StgValue>
</operation>

<operation id="3430" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1810  %Range1_all_zeros_9_20 = icmp eq i3 %p_Result_201_20, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_20"/></StgValue>
</operation>

<operation id="3431" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1877  %tmp_310_21 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_259, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_21"/></StgValue>
</operation>

<operation id="3432" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1878  %tmp_310_21_cast = sext i14 %tmp_310_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_21_cast"/></StgValue>
</operation>

<operation id="3433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1879  %tmp_311_21 = sext i16 %rr_0_V_116 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_21"/></StgValue>
</operation>

<operation id="3434" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1880  %p_Val2_103_21 = add i17 %tmp_311_21, %tmp_310_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_21"/></StgValue>
</operation>

<operation id="3435" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1881  %tmp_1506 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1506"/></StgValue>
</operation>

<operation id="3436" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1882  %p_Val2_104_21 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_21, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_21"/></StgValue>
</operation>

<operation id="3437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1884  %tmp_314_21 = zext i1 %tmp_1507 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_21"/></StgValue>
</operation>

<operation id="3438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1885  %tmp_1508 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1508"/></StgValue>
</operation>

<operation id="3439" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1886  %p_Val2_105_21 = add i8 %tmp_314_21, %p_Val2_104_21

]]></Node>
<StgValue><ssdm name="p_Val2_105_21"/></StgValue>
</operation>

<operation id="3440" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1887  %tmp_1509 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1509"/></StgValue>
</operation>

<operation id="3441" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1888  %tmp_320_21 = xor i1 %tmp_1509, true

]]></Node>
<StgValue><ssdm name="tmp_320_21"/></StgValue>
</operation>

<operation id="3442" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1889  %carry_27_21 = and i1 %tmp_1508, %tmp_320_21

]]></Node>
<StgValue><ssdm name="carry_27_21"/></StgValue>
</operation>

<operation id="3443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1891  %p_Result_200_21 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_21, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_21"/></StgValue>
</operation>

<operation id="3444" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1892  %Range2_all_ones_9_21 = icmp eq i2 %p_Result_200_21, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_21"/></StgValue>
</operation>

<operation id="3445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1893  %p_Result_201_21 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_21, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_21"/></StgValue>
</operation>

<operation id="3446" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1894  %Range1_all_ones_9_21 = icmp eq i3 %p_Result_201_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_21"/></StgValue>
</operation>

<operation id="3447" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1895  %Range1_all_zeros_9_21 = icmp eq i3 %p_Result_201_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_21"/></StgValue>
</operation>

<operation id="3448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1962  %tmp_310_22 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_261, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_310_22"/></StgValue>
</operation>

<operation id="3449" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1963  %tmp_310_22_cast = sext i14 %tmp_310_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_310_22_cast"/></StgValue>
</operation>

<operation id="3450" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1964  %tmp_311_22 = sext i16 %rr_0_V_117 to i17

]]></Node>
<StgValue><ssdm name="tmp_311_22"/></StgValue>
</operation>

<operation id="3451" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1965  %p_Val2_103_22 = add i17 %tmp_311_22, %tmp_310_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_103_22"/></StgValue>
</operation>

<operation id="3452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1966  %tmp_1516 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_22, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1516"/></StgValue>
</operation>

<operation id="3453" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1967  %p_Val2_104_22 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_103_22, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_104_22"/></StgValue>
</operation>

<operation id="3454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1969  %tmp_314_22 = zext i1 %tmp_1517 to i8

]]></Node>
<StgValue><ssdm name="tmp_314_22"/></StgValue>
</operation>

<operation id="3455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1970  %tmp_1518 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_22, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1518"/></StgValue>
</operation>

<operation id="3456" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1971  %p_Val2_105_22 = add i8 %tmp_314_22, %p_Val2_104_22

]]></Node>
<StgValue><ssdm name="p_Val2_105_22"/></StgValue>
</operation>

<operation id="3457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1972  %tmp_1519 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_105_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1519"/></StgValue>
</operation>

<operation id="3458" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1973  %tmp_320_22 = xor i1 %tmp_1519, true

]]></Node>
<StgValue><ssdm name="tmp_320_22"/></StgValue>
</operation>

<operation id="3459" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1974  %carry_27_22 = and i1 %tmp_1518, %tmp_320_22

]]></Node>
<StgValue><ssdm name="carry_27_22"/></StgValue>
</operation>

<operation id="3460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1976  %p_Result_200_22 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_103_22, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_200_22"/></StgValue>
</operation>

<operation id="3461" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1977  %Range2_all_ones_9_22 = icmp eq i2 %p_Result_200_22, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9_22"/></StgValue>
</operation>

<operation id="3462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1978  %p_Result_201_22 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_103_22, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_201_22"/></StgValue>
</operation>

<operation id="3463" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1979  %Range1_all_ones_9_22 = icmp eq i3 %p_Result_201_22, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9_22"/></StgValue>
</operation>

<operation id="3464" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1980  %Range1_all_zeros_9_22 = icmp eq i3 %p_Result_201_22, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9_22"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="3465" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:20  %tmp_1290 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_31, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="3466" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:26  %deleted_zeros_9 = select i1 %carry_8, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="3467" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:27  %tmp_160 = xor i1 %tmp_1290, true

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="3468" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="carry_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:28  %p_41_i_i1 = and i1 %Range2_all_ones_9, %tmp_160

]]></Node>
<StgValue><ssdm name="p_41_i_i1"/></StgValue>
</operation>

<operation id="3469" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:29  %deleted_ones_9 = select i1 %carry_8, i1 %p_41_i_i1, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="3470" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:30  %p_38_i_i1 = and i1 %carry_8, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i1"/></StgValue>
</operation>

<operation id="3471" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:31  %p_not_i_i9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9"/></StgValue>
</operation>

<operation id="3472" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:32  %brmerge_i_i6 = or i1 %tmp_1289, %p_not_i_i9

]]></Node>
<StgValue><ssdm name="brmerge_i_i6"/></StgValue>
</operation>

<operation id="3473" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:33  %tmp_161 = xor i1 %tmp_1286, true

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="3474" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:34  %overflow_17 = and i1 %brmerge_i_i6, %tmp_161

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="3475" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:35  %brmerge40_demorgan_i_187 = and i1 %tmp_1289, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_187"/></StgValue>
</operation>

<operation id="3476" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:36  %tmp97_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i_187

]]></Node>
<StgValue><ssdm name="tmp97_demorgan"/></StgValue>
</operation>

<operation id="3477" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:37  %tmp97 = xor i1 %tmp97_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="3478" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:38  %underflow_17 = and i1 %tmp_1286, %tmp97

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="3479" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:39  %brmerge_i_i_i9 = or i1 %underflow_17, %overflow_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9"/></StgValue>
</operation>

<operation id="3480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="carry_27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:105  %tmp_1300 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1300"/></StgValue>
</operation>

<operation id="3481" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:111  %deleted_zeros_9_1 = select i1 %carry_27_1, i1 %Range1_all_ones_9_1, i1 %Range1_all_zeros_9_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_1"/></StgValue>
</operation>

<operation id="3482" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="carry_27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:112  %tmp_326_1 = xor i1 %tmp_1300, true

]]></Node>
<StgValue><ssdm name="tmp_326_1"/></StgValue>
</operation>

<operation id="3483" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="carry_27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:113  %p_41_i_i1_1 = and i1 %Range2_all_ones_9_1, %tmp_326_1

]]></Node>
<StgValue><ssdm name="p_41_i_i1_1"/></StgValue>
</operation>

<operation id="3484" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:114  %deleted_ones_9_1 = select i1 %carry_27_1, i1 %p_41_i_i1_1, i1 %Range1_all_ones_9_1

]]></Node>
<StgValue><ssdm name="deleted_ones_9_1"/></StgValue>
</operation>

<operation id="3485" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:115  %p_38_i_i1_1 = and i1 %carry_27_1, %Range1_all_ones_9_1

]]></Node>
<StgValue><ssdm name="p_38_i_i1_1"/></StgValue>
</operation>

<operation id="3486" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:116  %p_not_i_i9_1 = xor i1 %deleted_zeros_9_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_1"/></StgValue>
</operation>

<operation id="3487" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:117  %brmerge_i_i6_1 = or i1 %tmp_1299, %p_not_i_i9_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_1"/></StgValue>
</operation>

<operation id="3488" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:118  %tmp_328_1 = xor i1 %tmp_1296, true

]]></Node>
<StgValue><ssdm name="tmp_328_1"/></StgValue>
</operation>

<operation id="3489" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:119  %overflow_17_1 = and i1 %brmerge_i_i6_1, %tmp_328_1

]]></Node>
<StgValue><ssdm name="overflow_17_1"/></StgValue>
</operation>

<operation id="3490" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:120  %brmerge40_demorgan_i_189 = and i1 %tmp_1299, %deleted_ones_9_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_189"/></StgValue>
</operation>

<operation id="3491" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:121  %tmp101_demorgan = or i1 %p_38_i_i1_1, %brmerge40_demorgan_i_189

]]></Node>
<StgValue><ssdm name="tmp101_demorgan"/></StgValue>
</operation>

<operation id="3492" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:122  %tmp101 = xor i1 %tmp101_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="3493" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:123  %underflow_17_1 = and i1 %tmp_1296, %tmp101

]]></Node>
<StgValue><ssdm name="underflow_17_1"/></StgValue>
</operation>

<operation id="3494" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:124  %brmerge_i_i_i9_1 = or i1 %underflow_17_1, %overflow_17_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_1"/></StgValue>
</operation>

<operation id="3495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="carry_27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:190  %tmp_1310 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="3496" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:196  %deleted_zeros_9_2 = select i1 %carry_27_2, i1 %Range1_all_ones_9_2, i1 %Range1_all_zeros_9_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_2"/></StgValue>
</operation>

<operation id="3497" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="carry_27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:197  %tmp_326_2 = xor i1 %tmp_1310, true

]]></Node>
<StgValue><ssdm name="tmp_326_2"/></StgValue>
</operation>

<operation id="3498" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="carry_27_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:198  %p_41_i_i1_2 = and i1 %Range2_all_ones_9_2, %tmp_326_2

]]></Node>
<StgValue><ssdm name="p_41_i_i1_2"/></StgValue>
</operation>

<operation id="3499" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:199  %deleted_ones_9_2 = select i1 %carry_27_2, i1 %p_41_i_i1_2, i1 %Range1_all_ones_9_2

]]></Node>
<StgValue><ssdm name="deleted_ones_9_2"/></StgValue>
</operation>

<operation id="3500" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:200  %p_38_i_i1_2 = and i1 %carry_27_2, %Range1_all_ones_9_2

]]></Node>
<StgValue><ssdm name="p_38_i_i1_2"/></StgValue>
</operation>

<operation id="3501" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:201  %p_not_i_i9_2 = xor i1 %deleted_zeros_9_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_2"/></StgValue>
</operation>

<operation id="3502" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:202  %brmerge_i_i6_2 = or i1 %tmp_1309, %p_not_i_i9_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_2"/></StgValue>
</operation>

<operation id="3503" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:203  %tmp_328_2 = xor i1 %tmp_1306, true

]]></Node>
<StgValue><ssdm name="tmp_328_2"/></StgValue>
</operation>

<operation id="3504" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:204  %overflow_17_2 = and i1 %brmerge_i_i6_2, %tmp_328_2

]]></Node>
<StgValue><ssdm name="overflow_17_2"/></StgValue>
</operation>

<operation id="3505" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:205  %brmerge40_demorgan_i_191 = and i1 %tmp_1309, %deleted_ones_9_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_191"/></StgValue>
</operation>

<operation id="3506" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:206  %tmp105_demorgan = or i1 %p_38_i_i1_2, %brmerge40_demorgan_i_191

]]></Node>
<StgValue><ssdm name="tmp105_demorgan"/></StgValue>
</operation>

<operation id="3507" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:207  %tmp105 = xor i1 %tmp105_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="3508" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:208  %underflow_17_2 = and i1 %tmp_1306, %tmp105

]]></Node>
<StgValue><ssdm name="underflow_17_2"/></StgValue>
</operation>

<operation id="3509" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:209  %brmerge_i_i_i9_2 = or i1 %underflow_17_2, %overflow_17_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_2"/></StgValue>
</operation>

<operation id="3510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="carry_27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:275  %tmp_1320 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1320"/></StgValue>
</operation>

<operation id="3511" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:281  %deleted_zeros_9_3 = select i1 %carry_27_3, i1 %Range1_all_ones_9_3, i1 %Range1_all_zeros_9_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_3"/></StgValue>
</operation>

<operation id="3512" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="carry_27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:282  %tmp_326_3 = xor i1 %tmp_1320, true

]]></Node>
<StgValue><ssdm name="tmp_326_3"/></StgValue>
</operation>

<operation id="3513" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="carry_27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:283  %p_41_i_i1_3 = and i1 %Range2_all_ones_9_3, %tmp_326_3

]]></Node>
<StgValue><ssdm name="p_41_i_i1_3"/></StgValue>
</operation>

<operation id="3514" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:284  %deleted_ones_9_3 = select i1 %carry_27_3, i1 %p_41_i_i1_3, i1 %Range1_all_ones_9_3

]]></Node>
<StgValue><ssdm name="deleted_ones_9_3"/></StgValue>
</operation>

<operation id="3515" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:285  %p_38_i_i1_3 = and i1 %carry_27_3, %Range1_all_ones_9_3

]]></Node>
<StgValue><ssdm name="p_38_i_i1_3"/></StgValue>
</operation>

<operation id="3516" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:286  %p_not_i_i9_3 = xor i1 %deleted_zeros_9_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_3"/></StgValue>
</operation>

<operation id="3517" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:287  %brmerge_i_i6_3 = or i1 %tmp_1319, %p_not_i_i9_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_3"/></StgValue>
</operation>

<operation id="3518" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:288  %tmp_328_3 = xor i1 %tmp_1316, true

]]></Node>
<StgValue><ssdm name="tmp_328_3"/></StgValue>
</operation>

<operation id="3519" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:289  %overflow_17_3 = and i1 %brmerge_i_i6_3, %tmp_328_3

]]></Node>
<StgValue><ssdm name="overflow_17_3"/></StgValue>
</operation>

<operation id="3520" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:290  %brmerge40_demorgan_i_193 = and i1 %tmp_1319, %deleted_ones_9_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_193"/></StgValue>
</operation>

<operation id="3521" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:291  %tmp109_demorgan = or i1 %p_38_i_i1_3, %brmerge40_demorgan_i_193

]]></Node>
<StgValue><ssdm name="tmp109_demorgan"/></StgValue>
</operation>

<operation id="3522" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:292  %tmp109 = xor i1 %tmp109_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="3523" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:293  %underflow_17_3 = and i1 %tmp_1316, %tmp109

]]></Node>
<StgValue><ssdm name="underflow_17_3"/></StgValue>
</operation>

<operation id="3524" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:294  %brmerge_i_i_i9_3 = or i1 %underflow_17_3, %overflow_17_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_3"/></StgValue>
</operation>

<operation id="3525" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="carry_27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:360  %tmp_1330 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1330"/></StgValue>
</operation>

<operation id="3526" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:366  %deleted_zeros_9_4 = select i1 %carry_27_4, i1 %Range1_all_ones_9_4, i1 %Range1_all_zeros_9_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_4"/></StgValue>
</operation>

<operation id="3527" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="carry_27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:367  %tmp_326_4 = xor i1 %tmp_1330, true

]]></Node>
<StgValue><ssdm name="tmp_326_4"/></StgValue>
</operation>

<operation id="3528" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="carry_27_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:368  %p_41_i_i1_4 = and i1 %Range2_all_ones_9_4, %tmp_326_4

]]></Node>
<StgValue><ssdm name="p_41_i_i1_4"/></StgValue>
</operation>

<operation id="3529" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:369  %deleted_ones_9_4 = select i1 %carry_27_4, i1 %p_41_i_i1_4, i1 %Range1_all_ones_9_4

]]></Node>
<StgValue><ssdm name="deleted_ones_9_4"/></StgValue>
</operation>

<operation id="3530" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:370  %p_38_i_i1_4 = and i1 %carry_27_4, %Range1_all_ones_9_4

]]></Node>
<StgValue><ssdm name="p_38_i_i1_4"/></StgValue>
</operation>

<operation id="3531" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:371  %p_not_i_i9_4 = xor i1 %deleted_zeros_9_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_4"/></StgValue>
</operation>

<operation id="3532" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:372  %brmerge_i_i6_4 = or i1 %tmp_1329, %p_not_i_i9_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_4"/></StgValue>
</operation>

<operation id="3533" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:373  %tmp_328_4 = xor i1 %tmp_1326, true

]]></Node>
<StgValue><ssdm name="tmp_328_4"/></StgValue>
</operation>

<operation id="3534" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:374  %overflow_17_4 = and i1 %brmerge_i_i6_4, %tmp_328_4

]]></Node>
<StgValue><ssdm name="overflow_17_4"/></StgValue>
</operation>

<operation id="3535" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:375  %brmerge40_demorgan_i_195 = and i1 %tmp_1329, %deleted_ones_9_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_195"/></StgValue>
</operation>

<operation id="3536" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:376  %tmp113_demorgan = or i1 %p_38_i_i1_4, %brmerge40_demorgan_i_195

]]></Node>
<StgValue><ssdm name="tmp113_demorgan"/></StgValue>
</operation>

<operation id="3537" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:377  %tmp113 = xor i1 %tmp113_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="3538" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:378  %underflow_17_4 = and i1 %tmp_1326, %tmp113

]]></Node>
<StgValue><ssdm name="underflow_17_4"/></StgValue>
</operation>

<operation id="3539" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:379  %brmerge_i_i_i9_4 = or i1 %underflow_17_4, %overflow_17_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_4"/></StgValue>
</operation>

<operation id="3540" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="carry_27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:445  %tmp_1340 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="3541" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:451  %deleted_zeros_9_5 = select i1 %carry_27_5, i1 %Range1_all_ones_9_5, i1 %Range1_all_zeros_9_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_5"/></StgValue>
</operation>

<operation id="3542" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="carry_27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:452  %tmp_326_5 = xor i1 %tmp_1340, true

]]></Node>
<StgValue><ssdm name="tmp_326_5"/></StgValue>
</operation>

<operation id="3543" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="carry_27_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:453  %p_41_i_i1_5 = and i1 %Range2_all_ones_9_5, %tmp_326_5

]]></Node>
<StgValue><ssdm name="p_41_i_i1_5"/></StgValue>
</operation>

<operation id="3544" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:454  %deleted_ones_9_5 = select i1 %carry_27_5, i1 %p_41_i_i1_5, i1 %Range1_all_ones_9_5

]]></Node>
<StgValue><ssdm name="deleted_ones_9_5"/></StgValue>
</operation>

<operation id="3545" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:455  %p_38_i_i1_5 = and i1 %carry_27_5, %Range1_all_ones_9_5

]]></Node>
<StgValue><ssdm name="p_38_i_i1_5"/></StgValue>
</operation>

<operation id="3546" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:456  %p_not_i_i9_5 = xor i1 %deleted_zeros_9_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_5"/></StgValue>
</operation>

<operation id="3547" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:457  %brmerge_i_i6_5 = or i1 %tmp_1339, %p_not_i_i9_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_5"/></StgValue>
</operation>

<operation id="3548" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:458  %tmp_328_5 = xor i1 %tmp_1336, true

]]></Node>
<StgValue><ssdm name="tmp_328_5"/></StgValue>
</operation>

<operation id="3549" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:459  %overflow_17_5 = and i1 %brmerge_i_i6_5, %tmp_328_5

]]></Node>
<StgValue><ssdm name="overflow_17_5"/></StgValue>
</operation>

<operation id="3550" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:460  %brmerge40_demorgan_i_197 = and i1 %tmp_1339, %deleted_ones_9_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_197"/></StgValue>
</operation>

<operation id="3551" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:461  %tmp117_demorgan = or i1 %p_38_i_i1_5, %brmerge40_demorgan_i_197

]]></Node>
<StgValue><ssdm name="tmp117_demorgan"/></StgValue>
</operation>

<operation id="3552" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:462  %tmp117 = xor i1 %tmp117_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="3553" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:463  %underflow_17_5 = and i1 %tmp_1336, %tmp117

]]></Node>
<StgValue><ssdm name="underflow_17_5"/></StgValue>
</operation>

<operation id="3554" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:464  %brmerge_i_i_i9_5 = or i1 %underflow_17_5, %overflow_17_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_5"/></StgValue>
</operation>

<operation id="3555" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="carry_27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:530  %tmp_1350 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="3556" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:536  %deleted_zeros_9_6 = select i1 %carry_27_6, i1 %Range1_all_ones_9_6, i1 %Range1_all_zeros_9_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_6"/></StgValue>
</operation>

<operation id="3557" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="carry_27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:537  %tmp_326_6 = xor i1 %tmp_1350, true

]]></Node>
<StgValue><ssdm name="tmp_326_6"/></StgValue>
</operation>

<operation id="3558" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="carry_27_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:538  %p_41_i_i1_6 = and i1 %Range2_all_ones_9_6, %tmp_326_6

]]></Node>
<StgValue><ssdm name="p_41_i_i1_6"/></StgValue>
</operation>

<operation id="3559" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:539  %deleted_ones_9_6 = select i1 %carry_27_6, i1 %p_41_i_i1_6, i1 %Range1_all_ones_9_6

]]></Node>
<StgValue><ssdm name="deleted_ones_9_6"/></StgValue>
</operation>

<operation id="3560" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:540  %p_38_i_i1_6 = and i1 %carry_27_6, %Range1_all_ones_9_6

]]></Node>
<StgValue><ssdm name="p_38_i_i1_6"/></StgValue>
</operation>

<operation id="3561" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:541  %p_not_i_i9_6 = xor i1 %deleted_zeros_9_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_6"/></StgValue>
</operation>

<operation id="3562" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:542  %brmerge_i_i6_6 = or i1 %tmp_1349, %p_not_i_i9_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_6"/></StgValue>
</operation>

<operation id="3563" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:543  %tmp_328_6 = xor i1 %tmp_1346, true

]]></Node>
<StgValue><ssdm name="tmp_328_6"/></StgValue>
</operation>

<operation id="3564" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:544  %overflow_17_6 = and i1 %brmerge_i_i6_6, %tmp_328_6

]]></Node>
<StgValue><ssdm name="overflow_17_6"/></StgValue>
</operation>

<operation id="3565" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:545  %brmerge40_demorgan_i_199 = and i1 %tmp_1349, %deleted_ones_9_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_199"/></StgValue>
</operation>

<operation id="3566" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:546  %tmp121_demorgan = or i1 %p_38_i_i1_6, %brmerge40_demorgan_i_199

]]></Node>
<StgValue><ssdm name="tmp121_demorgan"/></StgValue>
</operation>

<operation id="3567" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:547  %tmp121 = xor i1 %tmp121_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="3568" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:548  %underflow_17_6 = and i1 %tmp_1346, %tmp121

]]></Node>
<StgValue><ssdm name="underflow_17_6"/></StgValue>
</operation>

<operation id="3569" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:549  %brmerge_i_i_i9_6 = or i1 %underflow_17_6, %overflow_17_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_6"/></StgValue>
</operation>

<operation id="3570" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="carry_27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:615  %tmp_1360 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1360"/></StgValue>
</operation>

<operation id="3571" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:621  %deleted_zeros_9_7 = select i1 %carry_27_7, i1 %Range1_all_ones_9_7, i1 %Range1_all_zeros_9_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_7"/></StgValue>
</operation>

<operation id="3572" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="carry_27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:622  %tmp_326_7 = xor i1 %tmp_1360, true

]]></Node>
<StgValue><ssdm name="tmp_326_7"/></StgValue>
</operation>

<operation id="3573" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="carry_27_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:623  %p_41_i_i1_7 = and i1 %Range2_all_ones_9_7, %tmp_326_7

]]></Node>
<StgValue><ssdm name="p_41_i_i1_7"/></StgValue>
</operation>

<operation id="3574" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:624  %deleted_ones_9_7 = select i1 %carry_27_7, i1 %p_41_i_i1_7, i1 %Range1_all_ones_9_7

]]></Node>
<StgValue><ssdm name="deleted_ones_9_7"/></StgValue>
</operation>

<operation id="3575" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:625  %p_38_i_i1_7 = and i1 %carry_27_7, %Range1_all_ones_9_7

]]></Node>
<StgValue><ssdm name="p_38_i_i1_7"/></StgValue>
</operation>

<operation id="3576" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:626  %p_not_i_i9_7 = xor i1 %deleted_zeros_9_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_7"/></StgValue>
</operation>

<operation id="3577" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:627  %brmerge_i_i6_7 = or i1 %tmp_1359, %p_not_i_i9_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_7"/></StgValue>
</operation>

<operation id="3578" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:628  %tmp_328_7 = xor i1 %tmp_1356, true

]]></Node>
<StgValue><ssdm name="tmp_328_7"/></StgValue>
</operation>

<operation id="3579" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:629  %overflow_17_7 = and i1 %brmerge_i_i6_7, %tmp_328_7

]]></Node>
<StgValue><ssdm name="overflow_17_7"/></StgValue>
</operation>

<operation id="3580" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:630  %brmerge40_demorgan_i_201 = and i1 %tmp_1359, %deleted_ones_9_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_201"/></StgValue>
</operation>

<operation id="3581" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:631  %tmp125_demorgan = or i1 %p_38_i_i1_7, %brmerge40_demorgan_i_201

]]></Node>
<StgValue><ssdm name="tmp125_demorgan"/></StgValue>
</operation>

<operation id="3582" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:632  %tmp125 = xor i1 %tmp125_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="3583" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:633  %underflow_17_7 = and i1 %tmp_1356, %tmp125

]]></Node>
<StgValue><ssdm name="underflow_17_7"/></StgValue>
</operation>

<operation id="3584" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:634  %brmerge_i_i_i9_7 = or i1 %underflow_17_7, %overflow_17_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_7"/></StgValue>
</operation>

<operation id="3585" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="carry_27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:700  %tmp_1370 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1370"/></StgValue>
</operation>

<operation id="3586" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:706  %deleted_zeros_9_8 = select i1 %carry_27_8, i1 %Range1_all_ones_9_8, i1 %Range1_all_zeros_9_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_8"/></StgValue>
</operation>

<operation id="3587" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="carry_27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:707  %tmp_326_8 = xor i1 %tmp_1370, true

]]></Node>
<StgValue><ssdm name="tmp_326_8"/></StgValue>
</operation>

<operation id="3588" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="carry_27_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:708  %p_41_i_i1_8 = and i1 %Range2_all_ones_9_8, %tmp_326_8

]]></Node>
<StgValue><ssdm name="p_41_i_i1_8"/></StgValue>
</operation>

<operation id="3589" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:709  %deleted_ones_9_8 = select i1 %carry_27_8, i1 %p_41_i_i1_8, i1 %Range1_all_ones_9_8

]]></Node>
<StgValue><ssdm name="deleted_ones_9_8"/></StgValue>
</operation>

<operation id="3590" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:710  %p_38_i_i1_8 = and i1 %carry_27_8, %Range1_all_ones_9_8

]]></Node>
<StgValue><ssdm name="p_38_i_i1_8"/></StgValue>
</operation>

<operation id="3591" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:711  %p_not_i_i9_8 = xor i1 %deleted_zeros_9_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_8"/></StgValue>
</operation>

<operation id="3592" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:712  %brmerge_i_i6_8 = or i1 %tmp_1369, %p_not_i_i9_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_8"/></StgValue>
</operation>

<operation id="3593" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:713  %tmp_328_8 = xor i1 %tmp_1366, true

]]></Node>
<StgValue><ssdm name="tmp_328_8"/></StgValue>
</operation>

<operation id="3594" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:714  %overflow_17_8 = and i1 %brmerge_i_i6_8, %tmp_328_8

]]></Node>
<StgValue><ssdm name="overflow_17_8"/></StgValue>
</operation>

<operation id="3595" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:715  %brmerge40_demorgan_i_203 = and i1 %tmp_1369, %deleted_ones_9_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_203"/></StgValue>
</operation>

<operation id="3596" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:716  %tmp129_demorgan = or i1 %p_38_i_i1_8, %brmerge40_demorgan_i_203

]]></Node>
<StgValue><ssdm name="tmp129_demorgan"/></StgValue>
</operation>

<operation id="3597" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:717  %tmp129 = xor i1 %tmp129_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="3598" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:718  %underflow_17_8 = and i1 %tmp_1366, %tmp129

]]></Node>
<StgValue><ssdm name="underflow_17_8"/></StgValue>
</operation>

<operation id="3599" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:719  %brmerge_i_i_i9_8 = or i1 %underflow_17_8, %overflow_17_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_8"/></StgValue>
</operation>

<operation id="3600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="carry_27_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:785  %tmp_1380 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="3601" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:791  %deleted_zeros_9_9 = select i1 %carry_27_9, i1 %Range1_all_ones_9_9, i1 %Range1_all_zeros_9_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_9"/></StgValue>
</operation>

<operation id="3602" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="carry_27_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:792  %tmp_326_9 = xor i1 %tmp_1380, true

]]></Node>
<StgValue><ssdm name="tmp_326_9"/></StgValue>
</operation>

<operation id="3603" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="carry_27_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:793  %p_41_i_i1_9 = and i1 %Range2_all_ones_9_9, %tmp_326_9

]]></Node>
<StgValue><ssdm name="p_41_i_i1_9"/></StgValue>
</operation>

<operation id="3604" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:794  %deleted_ones_9_9 = select i1 %carry_27_9, i1 %p_41_i_i1_9, i1 %Range1_all_ones_9_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9_9"/></StgValue>
</operation>

<operation id="3605" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:795  %p_38_i_i1_9 = and i1 %carry_27_9, %Range1_all_ones_9_9

]]></Node>
<StgValue><ssdm name="p_38_i_i1_9"/></StgValue>
</operation>

<operation id="3606" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:796  %p_not_i_i9_9 = xor i1 %deleted_zeros_9_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_9"/></StgValue>
</operation>

<operation id="3607" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:797  %brmerge_i_i6_9 = or i1 %tmp_1379, %p_not_i_i9_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_9"/></StgValue>
</operation>

<operation id="3608" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:798  %tmp_328_9 = xor i1 %tmp_1376, true

]]></Node>
<StgValue><ssdm name="tmp_328_9"/></StgValue>
</operation>

<operation id="3609" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:799  %overflow_17_9 = and i1 %brmerge_i_i6_9, %tmp_328_9

]]></Node>
<StgValue><ssdm name="overflow_17_9"/></StgValue>
</operation>

<operation id="3610" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:800  %brmerge40_demorgan_i_205 = and i1 %tmp_1379, %deleted_ones_9_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_205"/></StgValue>
</operation>

<operation id="3611" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:801  %tmp133_demorgan = or i1 %p_38_i_i1_9, %brmerge40_demorgan_i_205

]]></Node>
<StgValue><ssdm name="tmp133_demorgan"/></StgValue>
</operation>

<operation id="3612" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:802  %tmp133 = xor i1 %tmp133_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="3613" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:803  %underflow_17_9 = and i1 %tmp_1376, %tmp133

]]></Node>
<StgValue><ssdm name="underflow_17_9"/></StgValue>
</operation>

<operation id="3614" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:804  %brmerge_i_i_i9_9 = or i1 %underflow_17_9, %overflow_17_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_9"/></StgValue>
</operation>

<operation id="3615" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="carry_27_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:870  %tmp_1390 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1390"/></StgValue>
</operation>

<operation id="3616" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:876  %deleted_zeros_9_s = select i1 %carry_27_s, i1 %Range1_all_ones_9_s, i1 %Range1_all_zeros_9_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_s"/></StgValue>
</operation>

<operation id="3617" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="carry_27_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:877  %tmp_326_s = xor i1 %tmp_1390, true

]]></Node>
<StgValue><ssdm name="tmp_326_s"/></StgValue>
</operation>

<operation id="3618" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="carry_27_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:878  %p_41_i_i1_10 = and i1 %Range2_all_ones_9_s, %tmp_326_s

]]></Node>
<StgValue><ssdm name="p_41_i_i1_10"/></StgValue>
</operation>

<operation id="3619" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:879  %deleted_ones_9_s = select i1 %carry_27_s, i1 %p_41_i_i1_10, i1 %Range1_all_ones_9_s

]]></Node>
<StgValue><ssdm name="deleted_ones_9_s"/></StgValue>
</operation>

<operation id="3620" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:880  %p_38_i_i1_10 = and i1 %carry_27_s, %Range1_all_ones_9_s

]]></Node>
<StgValue><ssdm name="p_38_i_i1_10"/></StgValue>
</operation>

<operation id="3621" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:881  %p_not_i_i9_s = xor i1 %deleted_zeros_9_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_s"/></StgValue>
</operation>

<operation id="3622" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:882  %brmerge_i_i6_s = or i1 %tmp_1389, %p_not_i_i9_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_s"/></StgValue>
</operation>

<operation id="3623" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:883  %tmp_328_s = xor i1 %tmp_1386, true

]]></Node>
<StgValue><ssdm name="tmp_328_s"/></StgValue>
</operation>

<operation id="3624" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:884  %overflow_17_s = and i1 %brmerge_i_i6_s, %tmp_328_s

]]></Node>
<StgValue><ssdm name="overflow_17_s"/></StgValue>
</operation>

<operation id="3625" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:885  %brmerge40_demorgan_i_207 = and i1 %tmp_1389, %deleted_ones_9_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_207"/></StgValue>
</operation>

<operation id="3626" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:886  %tmp137_demorgan = or i1 %p_38_i_i1_10, %brmerge40_demorgan_i_207

]]></Node>
<StgValue><ssdm name="tmp137_demorgan"/></StgValue>
</operation>

<operation id="3627" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:887  %tmp137 = xor i1 %tmp137_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="3628" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:888  %underflow_17_s = and i1 %tmp_1386, %tmp137

]]></Node>
<StgValue><ssdm name="underflow_17_s"/></StgValue>
</operation>

<operation id="3629" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:889  %brmerge_i_i_i9_s = or i1 %underflow_17_s, %overflow_17_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_s"/></StgValue>
</operation>

<operation id="3630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="carry_27_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:955  %tmp_1400 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1400"/></StgValue>
</operation>

<operation id="3631" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:961  %deleted_zeros_9_10 = select i1 %carry_27_10, i1 %Range1_all_ones_9_10, i1 %Range1_all_zeros_9_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_10"/></StgValue>
</operation>

<operation id="3632" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="carry_27_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:962  %tmp_326_10 = xor i1 %tmp_1400, true

]]></Node>
<StgValue><ssdm name="tmp_326_10"/></StgValue>
</operation>

<operation id="3633" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="carry_27_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:963  %p_41_i_i1_s = and i1 %Range2_all_ones_9_10, %tmp_326_10

]]></Node>
<StgValue><ssdm name="p_41_i_i1_s"/></StgValue>
</operation>

<operation id="3634" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:964  %deleted_ones_9_10 = select i1 %carry_27_10, i1 %p_41_i_i1_s, i1 %Range1_all_ones_9_10

]]></Node>
<StgValue><ssdm name="deleted_ones_9_10"/></StgValue>
</operation>

<operation id="3635" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:965  %p_38_i_i1_s = and i1 %carry_27_10, %Range1_all_ones_9_10

]]></Node>
<StgValue><ssdm name="p_38_i_i1_s"/></StgValue>
</operation>

<operation id="3636" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:966  %p_not_i_i9_10 = xor i1 %deleted_zeros_9_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_10"/></StgValue>
</operation>

<operation id="3637" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:967  %brmerge_i_i6_10 = or i1 %tmp_1399, %p_not_i_i9_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_10"/></StgValue>
</operation>

<operation id="3638" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:968  %tmp_328_10 = xor i1 %tmp_1396, true

]]></Node>
<StgValue><ssdm name="tmp_328_10"/></StgValue>
</operation>

<operation id="3639" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:969  %overflow_17_10 = and i1 %brmerge_i_i6_10, %tmp_328_10

]]></Node>
<StgValue><ssdm name="overflow_17_10"/></StgValue>
</operation>

<operation id="3640" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:970  %brmerge40_demorgan_i_209 = and i1 %tmp_1399, %deleted_ones_9_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_209"/></StgValue>
</operation>

<operation id="3641" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:971  %tmp141_demorgan = or i1 %p_38_i_i1_s, %brmerge40_demorgan_i_209

]]></Node>
<StgValue><ssdm name="tmp141_demorgan"/></StgValue>
</operation>

<operation id="3642" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:972  %tmp141 = xor i1 %tmp141_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="3643" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:973  %underflow_17_10 = and i1 %tmp_1396, %tmp141

]]></Node>
<StgValue><ssdm name="underflow_17_10"/></StgValue>
</operation>

<operation id="3644" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:974  %brmerge_i_i_i9_10 = or i1 %underflow_17_10, %overflow_17_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_10"/></StgValue>
</operation>

<operation id="3645" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="carry_27_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1040  %tmp_1410 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_11, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1410"/></StgValue>
</operation>

<operation id="3646" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1046  %deleted_zeros_9_11 = select i1 %carry_27_11, i1 %Range1_all_ones_9_11, i1 %Range1_all_zeros_9_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_11"/></StgValue>
</operation>

<operation id="3647" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="carry_27_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1047  %tmp_326_11 = xor i1 %tmp_1410, true

]]></Node>
<StgValue><ssdm name="tmp_326_11"/></StgValue>
</operation>

<operation id="3648" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="carry_27_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1048  %p_41_i_i1_11 = and i1 %Range2_all_ones_9_11, %tmp_326_11

]]></Node>
<StgValue><ssdm name="p_41_i_i1_11"/></StgValue>
</operation>

<operation id="3649" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1049  %deleted_ones_9_11 = select i1 %carry_27_11, i1 %p_41_i_i1_11, i1 %Range1_all_ones_9_11

]]></Node>
<StgValue><ssdm name="deleted_ones_9_11"/></StgValue>
</operation>

<operation id="3650" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1050  %p_38_i_i1_11 = and i1 %carry_27_11, %Range1_all_ones_9_11

]]></Node>
<StgValue><ssdm name="p_38_i_i1_11"/></StgValue>
</operation>

<operation id="3651" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1051  %p_not_i_i9_11 = xor i1 %deleted_zeros_9_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_11"/></StgValue>
</operation>

<operation id="3652" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1052  %brmerge_i_i6_11 = or i1 %tmp_1409, %p_not_i_i9_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_11"/></StgValue>
</operation>

<operation id="3653" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1053  %tmp_328_11 = xor i1 %tmp_1406, true

]]></Node>
<StgValue><ssdm name="tmp_328_11"/></StgValue>
</operation>

<operation id="3654" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1054  %overflow_17_11 = and i1 %brmerge_i_i6_11, %tmp_328_11

]]></Node>
<StgValue><ssdm name="overflow_17_11"/></StgValue>
</operation>

<operation id="3655" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1055  %brmerge40_demorgan_i_211 = and i1 %tmp_1409, %deleted_ones_9_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_211"/></StgValue>
</operation>

<operation id="3656" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1056  %tmp145_demorgan = or i1 %p_38_i_i1_11, %brmerge40_demorgan_i_211

]]></Node>
<StgValue><ssdm name="tmp145_demorgan"/></StgValue>
</operation>

<operation id="3657" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1057  %tmp145 = xor i1 %tmp145_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="3658" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1058  %underflow_17_11 = and i1 %tmp_1406, %tmp145

]]></Node>
<StgValue><ssdm name="underflow_17_11"/></StgValue>
</operation>

<operation id="3659" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1059  %brmerge_i_i_i9_11 = or i1 %underflow_17_11, %overflow_17_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_11"/></StgValue>
</operation>

<operation id="3660" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="carry_27_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1125  %tmp_1420 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_12, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1420"/></StgValue>
</operation>

<operation id="3661" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1131  %deleted_zeros_9_12 = select i1 %carry_27_12, i1 %Range1_all_ones_9_12, i1 %Range1_all_zeros_9_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_12"/></StgValue>
</operation>

<operation id="3662" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="carry_27_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1132  %tmp_326_12 = xor i1 %tmp_1420, true

]]></Node>
<StgValue><ssdm name="tmp_326_12"/></StgValue>
</operation>

<operation id="3663" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="carry_27_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1133  %p_41_i_i1_12 = and i1 %Range2_all_ones_9_12, %tmp_326_12

]]></Node>
<StgValue><ssdm name="p_41_i_i1_12"/></StgValue>
</operation>

<operation id="3664" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1134  %deleted_ones_9_12 = select i1 %carry_27_12, i1 %p_41_i_i1_12, i1 %Range1_all_ones_9_12

]]></Node>
<StgValue><ssdm name="deleted_ones_9_12"/></StgValue>
</operation>

<operation id="3665" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1135  %p_38_i_i1_12 = and i1 %carry_27_12, %Range1_all_ones_9_12

]]></Node>
<StgValue><ssdm name="p_38_i_i1_12"/></StgValue>
</operation>

<operation id="3666" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1136  %p_not_i_i9_12 = xor i1 %deleted_zeros_9_12, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_12"/></StgValue>
</operation>

<operation id="3667" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1137  %brmerge_i_i6_12 = or i1 %tmp_1419, %p_not_i_i9_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_12"/></StgValue>
</operation>

<operation id="3668" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1138  %tmp_328_12 = xor i1 %tmp_1416, true

]]></Node>
<StgValue><ssdm name="tmp_328_12"/></StgValue>
</operation>

<operation id="3669" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1139  %overflow_17_12 = and i1 %brmerge_i_i6_12, %tmp_328_12

]]></Node>
<StgValue><ssdm name="overflow_17_12"/></StgValue>
</operation>

<operation id="3670" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1140  %brmerge40_demorgan_i_213 = and i1 %tmp_1419, %deleted_ones_9_12

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_213"/></StgValue>
</operation>

<operation id="3671" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1141  %tmp149_demorgan = or i1 %p_38_i_i1_12, %brmerge40_demorgan_i_213

]]></Node>
<StgValue><ssdm name="tmp149_demorgan"/></StgValue>
</operation>

<operation id="3672" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1142  %tmp149 = xor i1 %tmp149_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="3673" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1143  %underflow_17_12 = and i1 %tmp_1416, %tmp149

]]></Node>
<StgValue><ssdm name="underflow_17_12"/></StgValue>
</operation>

<operation id="3674" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1144  %brmerge_i_i_i9_12 = or i1 %underflow_17_12, %overflow_17_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_12"/></StgValue>
</operation>

<operation id="3675" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="carry_27_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1210  %tmp_1430 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1430"/></StgValue>
</operation>

<operation id="3676" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1216  %deleted_zeros_9_13 = select i1 %carry_27_13, i1 %Range1_all_ones_9_13, i1 %Range1_all_zeros_9_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_13"/></StgValue>
</operation>

<operation id="3677" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="carry_27_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1217  %tmp_326_13 = xor i1 %tmp_1430, true

]]></Node>
<StgValue><ssdm name="tmp_326_13"/></StgValue>
</operation>

<operation id="3678" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="carry_27_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1218  %p_41_i_i1_13 = and i1 %Range2_all_ones_9_13, %tmp_326_13

]]></Node>
<StgValue><ssdm name="p_41_i_i1_13"/></StgValue>
</operation>

<operation id="3679" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1219  %deleted_ones_9_13 = select i1 %carry_27_13, i1 %p_41_i_i1_13, i1 %Range1_all_ones_9_13

]]></Node>
<StgValue><ssdm name="deleted_ones_9_13"/></StgValue>
</operation>

<operation id="3680" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1220  %p_38_i_i1_13 = and i1 %carry_27_13, %Range1_all_ones_9_13

]]></Node>
<StgValue><ssdm name="p_38_i_i1_13"/></StgValue>
</operation>

<operation id="3681" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1221  %p_not_i_i9_13 = xor i1 %deleted_zeros_9_13, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_13"/></StgValue>
</operation>

<operation id="3682" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1222  %brmerge_i_i6_13 = or i1 %tmp_1429, %p_not_i_i9_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_13"/></StgValue>
</operation>

<operation id="3683" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1223  %tmp_328_13 = xor i1 %tmp_1426, true

]]></Node>
<StgValue><ssdm name="tmp_328_13"/></StgValue>
</operation>

<operation id="3684" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1224  %overflow_17_13 = and i1 %brmerge_i_i6_13, %tmp_328_13

]]></Node>
<StgValue><ssdm name="overflow_17_13"/></StgValue>
</operation>

<operation id="3685" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1225  %brmerge40_demorgan_i_215 = and i1 %tmp_1429, %deleted_ones_9_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_215"/></StgValue>
</operation>

<operation id="3686" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1226  %tmp153_demorgan = or i1 %p_38_i_i1_13, %brmerge40_demorgan_i_215

]]></Node>
<StgValue><ssdm name="tmp153_demorgan"/></StgValue>
</operation>

<operation id="3687" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1227  %tmp153 = xor i1 %tmp153_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="3688" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1228  %underflow_17_13 = and i1 %tmp_1426, %tmp153

]]></Node>
<StgValue><ssdm name="underflow_17_13"/></StgValue>
</operation>

<operation id="3689" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1229  %brmerge_i_i_i9_13 = or i1 %underflow_17_13, %overflow_17_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_13"/></StgValue>
</operation>

<operation id="3690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="carry_27_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1295  %tmp_1440 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_14, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="3691" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1301  %deleted_zeros_9_14 = select i1 %carry_27_14, i1 %Range1_all_ones_9_14, i1 %Range1_all_zeros_9_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_14"/></StgValue>
</operation>

<operation id="3692" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="carry_27_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1302  %tmp_326_14 = xor i1 %tmp_1440, true

]]></Node>
<StgValue><ssdm name="tmp_326_14"/></StgValue>
</operation>

<operation id="3693" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="carry_27_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1303  %p_41_i_i1_14 = and i1 %Range2_all_ones_9_14, %tmp_326_14

]]></Node>
<StgValue><ssdm name="p_41_i_i1_14"/></StgValue>
</operation>

<operation id="3694" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1304  %deleted_ones_9_14 = select i1 %carry_27_14, i1 %p_41_i_i1_14, i1 %Range1_all_ones_9_14

]]></Node>
<StgValue><ssdm name="deleted_ones_9_14"/></StgValue>
</operation>

<operation id="3695" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1305  %p_38_i_i1_14 = and i1 %carry_27_14, %Range1_all_ones_9_14

]]></Node>
<StgValue><ssdm name="p_38_i_i1_14"/></StgValue>
</operation>

<operation id="3696" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1306  %p_not_i_i9_14 = xor i1 %deleted_zeros_9_14, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_14"/></StgValue>
</operation>

<operation id="3697" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1307  %brmerge_i_i6_14 = or i1 %tmp_1439, %p_not_i_i9_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_14"/></StgValue>
</operation>

<operation id="3698" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1308  %tmp_328_14 = xor i1 %tmp_1436, true

]]></Node>
<StgValue><ssdm name="tmp_328_14"/></StgValue>
</operation>

<operation id="3699" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1309  %overflow_17_14 = and i1 %brmerge_i_i6_14, %tmp_328_14

]]></Node>
<StgValue><ssdm name="overflow_17_14"/></StgValue>
</operation>

<operation id="3700" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1310  %brmerge40_demorgan_i_217 = and i1 %tmp_1439, %deleted_ones_9_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_217"/></StgValue>
</operation>

<operation id="3701" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1311  %tmp157_demorgan = or i1 %p_38_i_i1_14, %brmerge40_demorgan_i_217

]]></Node>
<StgValue><ssdm name="tmp157_demorgan"/></StgValue>
</operation>

<operation id="3702" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1312  %tmp157 = xor i1 %tmp157_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="3703" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1313  %underflow_17_14 = and i1 %tmp_1436, %tmp157

]]></Node>
<StgValue><ssdm name="underflow_17_14"/></StgValue>
</operation>

<operation id="3704" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1314  %brmerge_i_i_i9_14 = or i1 %underflow_17_14, %overflow_17_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_14"/></StgValue>
</operation>

<operation id="3705" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="carry_27_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1380  %tmp_1450 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_15, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="3706" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1386  %deleted_zeros_9_15 = select i1 %carry_27_15, i1 %Range1_all_ones_9_15, i1 %Range1_all_zeros_9_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_15"/></StgValue>
</operation>

<operation id="3707" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="carry_27_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1387  %tmp_326_15 = xor i1 %tmp_1450, true

]]></Node>
<StgValue><ssdm name="tmp_326_15"/></StgValue>
</operation>

<operation id="3708" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="carry_27_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1388  %p_41_i_i1_15 = and i1 %Range2_all_ones_9_15, %tmp_326_15

]]></Node>
<StgValue><ssdm name="p_41_i_i1_15"/></StgValue>
</operation>

<operation id="3709" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1389  %deleted_ones_9_15 = select i1 %carry_27_15, i1 %p_41_i_i1_15, i1 %Range1_all_ones_9_15

]]></Node>
<StgValue><ssdm name="deleted_ones_9_15"/></StgValue>
</operation>

<operation id="3710" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1390  %p_38_i_i1_15 = and i1 %carry_27_15, %Range1_all_ones_9_15

]]></Node>
<StgValue><ssdm name="p_38_i_i1_15"/></StgValue>
</operation>

<operation id="3711" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1391  %p_not_i_i9_15 = xor i1 %deleted_zeros_9_15, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_15"/></StgValue>
</operation>

<operation id="3712" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1392  %brmerge_i_i6_15 = or i1 %tmp_1449, %p_not_i_i9_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_15"/></StgValue>
</operation>

<operation id="3713" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1393  %tmp_328_15 = xor i1 %tmp_1446, true

]]></Node>
<StgValue><ssdm name="tmp_328_15"/></StgValue>
</operation>

<operation id="3714" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1394  %overflow_17_15 = and i1 %brmerge_i_i6_15, %tmp_328_15

]]></Node>
<StgValue><ssdm name="overflow_17_15"/></StgValue>
</operation>

<operation id="3715" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1395  %brmerge40_demorgan_i_219 = and i1 %tmp_1449, %deleted_ones_9_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_219"/></StgValue>
</operation>

<operation id="3716" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1396  %tmp161_demorgan = or i1 %p_38_i_i1_15, %brmerge40_demorgan_i_219

]]></Node>
<StgValue><ssdm name="tmp161_demorgan"/></StgValue>
</operation>

<operation id="3717" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1397  %tmp161 = xor i1 %tmp161_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="3718" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1398  %underflow_17_15 = and i1 %tmp_1446, %tmp161

]]></Node>
<StgValue><ssdm name="underflow_17_15"/></StgValue>
</operation>

<operation id="3719" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1399  %brmerge_i_i_i9_15 = or i1 %underflow_17_15, %overflow_17_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_15"/></StgValue>
</operation>

<operation id="3720" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="carry_27_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1465  %tmp_1460 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_16, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1460"/></StgValue>
</operation>

<operation id="3721" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1471  %deleted_zeros_9_16 = select i1 %carry_27_16, i1 %Range1_all_ones_9_16, i1 %Range1_all_zeros_9_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_16"/></StgValue>
</operation>

<operation id="3722" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="carry_27_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1472  %tmp_326_16 = xor i1 %tmp_1460, true

]]></Node>
<StgValue><ssdm name="tmp_326_16"/></StgValue>
</operation>

<operation id="3723" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="carry_27_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1473  %p_41_i_i1_16 = and i1 %Range2_all_ones_9_16, %tmp_326_16

]]></Node>
<StgValue><ssdm name="p_41_i_i1_16"/></StgValue>
</operation>

<operation id="3724" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1474  %deleted_ones_9_16 = select i1 %carry_27_16, i1 %p_41_i_i1_16, i1 %Range1_all_ones_9_16

]]></Node>
<StgValue><ssdm name="deleted_ones_9_16"/></StgValue>
</operation>

<operation id="3725" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1475  %p_38_i_i1_16 = and i1 %carry_27_16, %Range1_all_ones_9_16

]]></Node>
<StgValue><ssdm name="p_38_i_i1_16"/></StgValue>
</operation>

<operation id="3726" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1476  %p_not_i_i9_16 = xor i1 %deleted_zeros_9_16, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_16"/></StgValue>
</operation>

<operation id="3727" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1477  %brmerge_i_i6_16 = or i1 %tmp_1459, %p_not_i_i9_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_16"/></StgValue>
</operation>

<operation id="3728" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1478  %tmp_328_16 = xor i1 %tmp_1456, true

]]></Node>
<StgValue><ssdm name="tmp_328_16"/></StgValue>
</operation>

<operation id="3729" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1479  %overflow_17_16 = and i1 %brmerge_i_i6_16, %tmp_328_16

]]></Node>
<StgValue><ssdm name="overflow_17_16"/></StgValue>
</operation>

<operation id="3730" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1480  %brmerge40_demorgan_i_221 = and i1 %tmp_1459, %deleted_ones_9_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_221"/></StgValue>
</operation>

<operation id="3731" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1481  %tmp165_demorgan = or i1 %p_38_i_i1_16, %brmerge40_demorgan_i_221

]]></Node>
<StgValue><ssdm name="tmp165_demorgan"/></StgValue>
</operation>

<operation id="3732" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1482  %tmp165 = xor i1 %tmp165_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="3733" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1483  %underflow_17_16 = and i1 %tmp_1456, %tmp165

]]></Node>
<StgValue><ssdm name="underflow_17_16"/></StgValue>
</operation>

<operation id="3734" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1484  %brmerge_i_i_i9_16 = or i1 %underflow_17_16, %overflow_17_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_16"/></StgValue>
</operation>

<operation id="3735" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="carry_27_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1550  %tmp_1470 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1470"/></StgValue>
</operation>

<operation id="3736" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1556  %deleted_zeros_9_17 = select i1 %carry_27_17, i1 %Range1_all_ones_9_17, i1 %Range1_all_zeros_9_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_17"/></StgValue>
</operation>

<operation id="3737" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="carry_27_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1557  %tmp_326_17 = xor i1 %tmp_1470, true

]]></Node>
<StgValue><ssdm name="tmp_326_17"/></StgValue>
</operation>

<operation id="3738" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="carry_27_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1558  %p_41_i_i1_17 = and i1 %Range2_all_ones_9_17, %tmp_326_17

]]></Node>
<StgValue><ssdm name="p_41_i_i1_17"/></StgValue>
</operation>

<operation id="3739" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1559  %deleted_ones_9_17 = select i1 %carry_27_17, i1 %p_41_i_i1_17, i1 %Range1_all_ones_9_17

]]></Node>
<StgValue><ssdm name="deleted_ones_9_17"/></StgValue>
</operation>

<operation id="3740" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1560  %p_38_i_i1_17 = and i1 %carry_27_17, %Range1_all_ones_9_17

]]></Node>
<StgValue><ssdm name="p_38_i_i1_17"/></StgValue>
</operation>

<operation id="3741" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1561  %p_not_i_i9_17 = xor i1 %deleted_zeros_9_17, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_17"/></StgValue>
</operation>

<operation id="3742" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1562  %brmerge_i_i6_17 = or i1 %tmp_1469, %p_not_i_i9_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_17"/></StgValue>
</operation>

<operation id="3743" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1563  %tmp_328_17 = xor i1 %tmp_1466, true

]]></Node>
<StgValue><ssdm name="tmp_328_17"/></StgValue>
</operation>

<operation id="3744" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1564  %overflow_17_17 = and i1 %brmerge_i_i6_17, %tmp_328_17

]]></Node>
<StgValue><ssdm name="overflow_17_17"/></StgValue>
</operation>

<operation id="3745" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1565  %brmerge40_demorgan_i_223 = and i1 %tmp_1469, %deleted_ones_9_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_223"/></StgValue>
</operation>

<operation id="3746" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1566  %tmp169_demorgan = or i1 %p_38_i_i1_17, %brmerge40_demorgan_i_223

]]></Node>
<StgValue><ssdm name="tmp169_demorgan"/></StgValue>
</operation>

<operation id="3747" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1567  %tmp169 = xor i1 %tmp169_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="3748" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1568  %underflow_17_17 = and i1 %tmp_1466, %tmp169

]]></Node>
<StgValue><ssdm name="underflow_17_17"/></StgValue>
</operation>

<operation id="3749" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1569  %brmerge_i_i_i9_17 = or i1 %underflow_17_17, %overflow_17_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_17"/></StgValue>
</operation>

<operation id="3750" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="carry_27_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1635  %tmp_1480 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_18, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1480"/></StgValue>
</operation>

<operation id="3751" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1641  %deleted_zeros_9_18 = select i1 %carry_27_18, i1 %Range1_all_ones_9_18, i1 %Range1_all_zeros_9_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_18"/></StgValue>
</operation>

<operation id="3752" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="carry_27_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1642  %tmp_326_18 = xor i1 %tmp_1480, true

]]></Node>
<StgValue><ssdm name="tmp_326_18"/></StgValue>
</operation>

<operation id="3753" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="carry_27_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1643  %p_41_i_i1_18 = and i1 %Range2_all_ones_9_18, %tmp_326_18

]]></Node>
<StgValue><ssdm name="p_41_i_i1_18"/></StgValue>
</operation>

<operation id="3754" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1644  %deleted_ones_9_18 = select i1 %carry_27_18, i1 %p_41_i_i1_18, i1 %Range1_all_ones_9_18

]]></Node>
<StgValue><ssdm name="deleted_ones_9_18"/></StgValue>
</operation>

<operation id="3755" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1645  %p_38_i_i1_18 = and i1 %carry_27_18, %Range1_all_ones_9_18

]]></Node>
<StgValue><ssdm name="p_38_i_i1_18"/></StgValue>
</operation>

<operation id="3756" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1646  %p_not_i_i9_18 = xor i1 %deleted_zeros_9_18, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_18"/></StgValue>
</operation>

<operation id="3757" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1647  %brmerge_i_i6_18 = or i1 %tmp_1479, %p_not_i_i9_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_18"/></StgValue>
</operation>

<operation id="3758" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1648  %tmp_328_18 = xor i1 %tmp_1476, true

]]></Node>
<StgValue><ssdm name="tmp_328_18"/></StgValue>
</operation>

<operation id="3759" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1649  %overflow_17_18 = and i1 %brmerge_i_i6_18, %tmp_328_18

]]></Node>
<StgValue><ssdm name="overflow_17_18"/></StgValue>
</operation>

<operation id="3760" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1650  %brmerge40_demorgan_i_225 = and i1 %tmp_1479, %deleted_ones_9_18

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_225"/></StgValue>
</operation>

<operation id="3761" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1651  %tmp173_demorgan = or i1 %p_38_i_i1_18, %brmerge40_demorgan_i_225

]]></Node>
<StgValue><ssdm name="tmp173_demorgan"/></StgValue>
</operation>

<operation id="3762" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1652  %tmp173 = xor i1 %tmp173_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="3763" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1653  %underflow_17_18 = and i1 %tmp_1476, %tmp173

]]></Node>
<StgValue><ssdm name="underflow_17_18"/></StgValue>
</operation>

<operation id="3764" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1654  %brmerge_i_i_i9_18 = or i1 %underflow_17_18, %overflow_17_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_18"/></StgValue>
</operation>

<operation id="3765" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="carry_27_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1720  %tmp_1490 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_19, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1490"/></StgValue>
</operation>

<operation id="3766" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1726  %deleted_zeros_9_19 = select i1 %carry_27_19, i1 %Range1_all_ones_9_19, i1 %Range1_all_zeros_9_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_19"/></StgValue>
</operation>

<operation id="3767" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="carry_27_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1727  %tmp_326_19 = xor i1 %tmp_1490, true

]]></Node>
<StgValue><ssdm name="tmp_326_19"/></StgValue>
</operation>

<operation id="3768" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="carry_27_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1728  %p_41_i_i1_19 = and i1 %Range2_all_ones_9_19, %tmp_326_19

]]></Node>
<StgValue><ssdm name="p_41_i_i1_19"/></StgValue>
</operation>

<operation id="3769" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1729  %deleted_ones_9_19 = select i1 %carry_27_19, i1 %p_41_i_i1_19, i1 %Range1_all_ones_9_19

]]></Node>
<StgValue><ssdm name="deleted_ones_9_19"/></StgValue>
</operation>

<operation id="3770" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1730  %p_38_i_i1_19 = and i1 %carry_27_19, %Range1_all_ones_9_19

]]></Node>
<StgValue><ssdm name="p_38_i_i1_19"/></StgValue>
</operation>

<operation id="3771" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1731  %p_not_i_i9_19 = xor i1 %deleted_zeros_9_19, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_19"/></StgValue>
</operation>

<operation id="3772" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1732  %brmerge_i_i6_19 = or i1 %tmp_1489, %p_not_i_i9_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_19"/></StgValue>
</operation>

<operation id="3773" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1733  %tmp_328_19 = xor i1 %tmp_1486, true

]]></Node>
<StgValue><ssdm name="tmp_328_19"/></StgValue>
</operation>

<operation id="3774" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1734  %overflow_17_19 = and i1 %brmerge_i_i6_19, %tmp_328_19

]]></Node>
<StgValue><ssdm name="overflow_17_19"/></StgValue>
</operation>

<operation id="3775" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1735  %brmerge40_demorgan_i_227 = and i1 %tmp_1489, %deleted_ones_9_19

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_227"/></StgValue>
</operation>

<operation id="3776" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1736  %tmp177_demorgan = or i1 %p_38_i_i1_19, %brmerge40_demorgan_i_227

]]></Node>
<StgValue><ssdm name="tmp177_demorgan"/></StgValue>
</operation>

<operation id="3777" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1737  %tmp177 = xor i1 %tmp177_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="3778" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1738  %underflow_17_19 = and i1 %tmp_1486, %tmp177

]]></Node>
<StgValue><ssdm name="underflow_17_19"/></StgValue>
</operation>

<operation id="3779" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1739  %brmerge_i_i_i9_19 = or i1 %underflow_17_19, %overflow_17_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_19"/></StgValue>
</operation>

<operation id="3780" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="carry_27_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1805  %tmp_1500 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_20, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1500"/></StgValue>
</operation>

<operation id="3781" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1811  %deleted_zeros_9_20 = select i1 %carry_27_20, i1 %Range1_all_ones_9_20, i1 %Range1_all_zeros_9_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_20"/></StgValue>
</operation>

<operation id="3782" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="carry_27_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1812  %tmp_326_20 = xor i1 %tmp_1500, true

]]></Node>
<StgValue><ssdm name="tmp_326_20"/></StgValue>
</operation>

<operation id="3783" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="carry_27_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1813  %p_41_i_i1_20 = and i1 %Range2_all_ones_9_20, %tmp_326_20

]]></Node>
<StgValue><ssdm name="p_41_i_i1_20"/></StgValue>
</operation>

<operation id="3784" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1814  %deleted_ones_9_20 = select i1 %carry_27_20, i1 %p_41_i_i1_20, i1 %Range1_all_ones_9_20

]]></Node>
<StgValue><ssdm name="deleted_ones_9_20"/></StgValue>
</operation>

<operation id="3785" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1815  %p_38_i_i1_20 = and i1 %carry_27_20, %Range1_all_ones_9_20

]]></Node>
<StgValue><ssdm name="p_38_i_i1_20"/></StgValue>
</operation>

<operation id="3786" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1816  %p_not_i_i9_20 = xor i1 %deleted_zeros_9_20, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_20"/></StgValue>
</operation>

<operation id="3787" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1817  %brmerge_i_i6_20 = or i1 %tmp_1499, %p_not_i_i9_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_20"/></StgValue>
</operation>

<operation id="3788" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1818  %tmp_328_20 = xor i1 %tmp_1496, true

]]></Node>
<StgValue><ssdm name="tmp_328_20"/></StgValue>
</operation>

<operation id="3789" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1819  %overflow_17_20 = and i1 %brmerge_i_i6_20, %tmp_328_20

]]></Node>
<StgValue><ssdm name="overflow_17_20"/></StgValue>
</operation>

<operation id="3790" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1820  %brmerge40_demorgan_i_229 = and i1 %tmp_1499, %deleted_ones_9_20

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_229"/></StgValue>
</operation>

<operation id="3791" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1821  %tmp181_demorgan = or i1 %p_38_i_i1_20, %brmerge40_demorgan_i_229

]]></Node>
<StgValue><ssdm name="tmp181_demorgan"/></StgValue>
</operation>

<operation id="3792" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1822  %tmp181 = xor i1 %tmp181_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="3793" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1823  %underflow_17_20 = and i1 %tmp_1496, %tmp181

]]></Node>
<StgValue><ssdm name="underflow_17_20"/></StgValue>
</operation>

<operation id="3794" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1824  %brmerge_i_i_i9_20 = or i1 %underflow_17_20, %overflow_17_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_20"/></StgValue>
</operation>

<operation id="3795" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="carry_27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1890  %tmp_1510 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1510"/></StgValue>
</operation>

<operation id="3796" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1896  %deleted_zeros_9_21 = select i1 %carry_27_21, i1 %Range1_all_ones_9_21, i1 %Range1_all_zeros_9_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_21"/></StgValue>
</operation>

<operation id="3797" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="carry_27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1897  %tmp_326_21 = xor i1 %tmp_1510, true

]]></Node>
<StgValue><ssdm name="tmp_326_21"/></StgValue>
</operation>

<operation id="3798" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="carry_27_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1898  %p_41_i_i1_21 = and i1 %Range2_all_ones_9_21, %tmp_326_21

]]></Node>
<StgValue><ssdm name="p_41_i_i1_21"/></StgValue>
</operation>

<operation id="3799" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1899  %deleted_ones_9_21 = select i1 %carry_27_21, i1 %p_41_i_i1_21, i1 %Range1_all_ones_9_21

]]></Node>
<StgValue><ssdm name="deleted_ones_9_21"/></StgValue>
</operation>

<operation id="3800" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1900  %p_38_i_i1_21 = and i1 %carry_27_21, %Range1_all_ones_9_21

]]></Node>
<StgValue><ssdm name="p_38_i_i1_21"/></StgValue>
</operation>

<operation id="3801" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1901  %p_not_i_i9_21 = xor i1 %deleted_zeros_9_21, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_21"/></StgValue>
</operation>

<operation id="3802" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1902  %brmerge_i_i6_21 = or i1 %tmp_1509, %p_not_i_i9_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_21"/></StgValue>
</operation>

<operation id="3803" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1903  %tmp_328_21 = xor i1 %tmp_1506, true

]]></Node>
<StgValue><ssdm name="tmp_328_21"/></StgValue>
</operation>

<operation id="3804" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1904  %overflow_17_21 = and i1 %brmerge_i_i6_21, %tmp_328_21

]]></Node>
<StgValue><ssdm name="overflow_17_21"/></StgValue>
</operation>

<operation id="3805" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1905  %brmerge40_demorgan_i_231 = and i1 %tmp_1509, %deleted_ones_9_21

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_231"/></StgValue>
</operation>

<operation id="3806" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1906  %tmp185_demorgan = or i1 %p_38_i_i1_21, %brmerge40_demorgan_i_231

]]></Node>
<StgValue><ssdm name="tmp185_demorgan"/></StgValue>
</operation>

<operation id="3807" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1907  %tmp185 = xor i1 %tmp185_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="3808" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1908  %underflow_17_21 = and i1 %tmp_1506, %tmp185

]]></Node>
<StgValue><ssdm name="underflow_17_21"/></StgValue>
</operation>

<operation id="3809" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1909  %brmerge_i_i_i9_21 = or i1 %underflow_17_21, %overflow_17_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_21"/></StgValue>
</operation>

<operation id="3810" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="carry_27_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1975  %tmp_1520 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_103_22, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1520"/></StgValue>
</operation>

<operation id="3811" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1981  %deleted_zeros_9_22 = select i1 %carry_27_22, i1 %Range1_all_ones_9_22, i1 %Range1_all_zeros_9_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_9_22"/></StgValue>
</operation>

<operation id="3812" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="carry_27_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1982  %tmp_326_22 = xor i1 %tmp_1520, true

]]></Node>
<StgValue><ssdm name="tmp_326_22"/></StgValue>
</operation>

<operation id="3813" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="carry_27_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1983  %p_41_i_i1_22 = and i1 %Range2_all_ones_9_22, %tmp_326_22

]]></Node>
<StgValue><ssdm name="p_41_i_i1_22"/></StgValue>
</operation>

<operation id="3814" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1984  %deleted_ones_9_22 = select i1 %carry_27_22, i1 %p_41_i_i1_22, i1 %Range1_all_ones_9_22

]]></Node>
<StgValue><ssdm name="deleted_ones_9_22"/></StgValue>
</operation>

<operation id="3815" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1985  %p_38_i_i1_22 = and i1 %carry_27_22, %Range1_all_ones_9_22

]]></Node>
<StgValue><ssdm name="p_38_i_i1_22"/></StgValue>
</operation>

<operation id="3816" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1986  %p_not_i_i9_22 = xor i1 %deleted_zeros_9_22, true

]]></Node>
<StgValue><ssdm name="p_not_i_i9_22"/></StgValue>
</operation>

<operation id="3817" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1987  %brmerge_i_i6_22 = or i1 %tmp_1519, %p_not_i_i9_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i6_22"/></StgValue>
</operation>

<operation id="3818" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1988  %tmp_328_22 = xor i1 %tmp_1516, true

]]></Node>
<StgValue><ssdm name="tmp_328_22"/></StgValue>
</operation>

<operation id="3819" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1989  %overflow_17_22 = and i1 %brmerge_i_i6_22, %tmp_328_22

]]></Node>
<StgValue><ssdm name="overflow_17_22"/></StgValue>
</operation>

<operation id="3820" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1990  %brmerge40_demorgan_i_233 = and i1 %tmp_1519, %deleted_ones_9_22

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_233"/></StgValue>
</operation>

<operation id="3821" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1991  %tmp189_demorgan = or i1 %p_38_i_i1_22, %brmerge40_demorgan_i_233

]]></Node>
<StgValue><ssdm name="tmp189_demorgan"/></StgValue>
</operation>

<operation id="3822" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1992  %tmp189 = xor i1 %tmp189_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="3823" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1993  %underflow_17_22 = and i1 %tmp_1516, %tmp189

]]></Node>
<StgValue><ssdm name="underflow_17_22"/></StgValue>
</operation>

<operation id="3824" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1994  %brmerge_i_i_i9_22 = or i1 %underflow_17_22, %overflow_17_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i9_22"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="3825" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:40  %tmp98 = or i1 %brmerge40_demorgan_i_187, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="3826" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:41  %underflow_17_not = or i1 %tmp98, %p_38_i_i1

]]></Node>
<StgValue><ssdm name="underflow_17_not"/></StgValue>
</operation>

<operation id="3827" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:42  %p_Val2_105_mux = select i1 %brmerge_i_i_i9, i8 127, i8 %p_Val2_33

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux"/></StgValue>
</operation>

<operation id="3828" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:43  %p_Val2_9 = select i1 %underflow_17, i8 -128, i8 %p_Val2_33

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="3829" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:44  %this_assign_47_1 = select i1 %underflow_17_not, i8 %p_Val2_105_mux, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="this_assign_47_1"/></StgValue>
</operation>

<operation id="3830" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:45  store i8 %this_assign_47_1, i8* %buffer1_1_96_4x4_p_V_193, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3831" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:125  %tmp102 = or i1 %brmerge40_demorgan_i_189, %tmp_328_1

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="3832" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:126  %underflow_17_not_1 = or i1 %tmp102, %p_38_i_i1_1

]]></Node>
<StgValue><ssdm name="underflow_17_not_1"/></StgValue>
</operation>

<operation id="3833" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:127  %p_Val2_105_mux_1 = select i1 %brmerge_i_i_i9_1, i8 127, i8 %p_Val2_105_1

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_1"/></StgValue>
</operation>

<operation id="3834" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:128  %p_Val2_105_1_295 = select i1 %underflow_17_1, i8 -128, i8 %p_Val2_105_1

]]></Node>
<StgValue><ssdm name="p_Val2_105_1_295"/></StgValue>
</operation>

<operation id="3835" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:129  %this_assign_47_1_1 = select i1 %underflow_17_not_1, i8 %p_Val2_105_mux_1, i8 %p_Val2_105_1_295

]]></Node>
<StgValue><ssdm name="this_assign_47_1_1"/></StgValue>
</operation>

<operation id="3836" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:130  store i8 %this_assign_47_1_1, i8* %buffer1_1_96_4x4_p_V_199, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3837" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:210  %tmp106 = or i1 %brmerge40_demorgan_i_191, %tmp_328_2

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="3838" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:211  %underflow_17_not_2 = or i1 %tmp106, %p_38_i_i1_2

]]></Node>
<StgValue><ssdm name="underflow_17_not_2"/></StgValue>
</operation>

<operation id="3839" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:212  %p_Val2_105_mux_2 = select i1 %brmerge_i_i_i9_2, i8 127, i8 %p_Val2_105_2

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_2"/></StgValue>
</operation>

<operation id="3840" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:213  %p_Val2_105_2_297 = select i1 %underflow_17_2, i8 -128, i8 %p_Val2_105_2

]]></Node>
<StgValue><ssdm name="p_Val2_105_2_297"/></StgValue>
</operation>

<operation id="3841" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:214  %this_assign_47_1_2 = select i1 %underflow_17_not_2, i8 %p_Val2_105_mux_2, i8 %p_Val2_105_2_297

]]></Node>
<StgValue><ssdm name="this_assign_47_1_2"/></StgValue>
</operation>

<operation id="3842" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:215  store i8 %this_assign_47_1_2, i8* %buffer1_1_96_4x4_p_V_195, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3843" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:295  %tmp110 = or i1 %brmerge40_demorgan_i_193, %tmp_328_3

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="3844" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:296  %underflow_17_not_3 = or i1 %tmp110, %p_38_i_i1_3

]]></Node>
<StgValue><ssdm name="underflow_17_not_3"/></StgValue>
</operation>

<operation id="3845" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:297  %p_Val2_105_mux_3 = select i1 %brmerge_i_i_i9_3, i8 127, i8 %p_Val2_105_3

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_3"/></StgValue>
</operation>

<operation id="3846" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:298  %p_Val2_105_3_299 = select i1 %underflow_17_3, i8 -128, i8 %p_Val2_105_3

]]></Node>
<StgValue><ssdm name="p_Val2_105_3_299"/></StgValue>
</operation>

<operation id="3847" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:299  %this_assign_47_1_3 = select i1 %underflow_17_not_3, i8 %p_Val2_105_mux_3, i8 %p_Val2_105_3_299

]]></Node>
<StgValue><ssdm name="this_assign_47_1_3"/></StgValue>
</operation>

<operation id="3848" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:300  store i8 %this_assign_47_1_3, i8* %buffer1_1_96_4x4_p_V_203, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3849" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:380  %tmp114 = or i1 %brmerge40_demorgan_i_195, %tmp_328_4

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="3850" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:381  %underflow_17_not_4 = or i1 %tmp114, %p_38_i_i1_4

]]></Node>
<StgValue><ssdm name="underflow_17_not_4"/></StgValue>
</operation>

<operation id="3851" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:382  %p_Val2_105_mux_4 = select i1 %brmerge_i_i_i9_4, i8 127, i8 %p_Val2_105_4

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_4"/></StgValue>
</operation>

<operation id="3852" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:383  %p_Val2_105_4_301 = select i1 %underflow_17_4, i8 -128, i8 %p_Val2_105_4

]]></Node>
<StgValue><ssdm name="p_Val2_105_4_301"/></StgValue>
</operation>

<operation id="3853" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:384  %this_assign_47_1_4 = select i1 %underflow_17_not_4, i8 %p_Val2_105_mux_4, i8 %p_Val2_105_4_301

]]></Node>
<StgValue><ssdm name="this_assign_47_1_4"/></StgValue>
</operation>

<operation id="3854" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:385  store i8 %this_assign_47_1_4, i8* %buffer1_1_96_4x4_p_V_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3855" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:465  %tmp118 = or i1 %brmerge40_demorgan_i_197, %tmp_328_5

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="3856" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:466  %underflow_17_not_5 = or i1 %tmp118, %p_38_i_i1_5

]]></Node>
<StgValue><ssdm name="underflow_17_not_5"/></StgValue>
</operation>

<operation id="3857" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:467  %p_Val2_105_mux_5 = select i1 %brmerge_i_i_i9_5, i8 127, i8 %p_Val2_105_5

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_5"/></StgValue>
</operation>

<operation id="3858" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:468  %p_Val2_105_5_303 = select i1 %underflow_17_5, i8 -128, i8 %p_Val2_105_5

]]></Node>
<StgValue><ssdm name="p_Val2_105_5_303"/></StgValue>
</operation>

<operation id="3859" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:469  %this_assign_47_1_5 = select i1 %underflow_17_not_5, i8 %p_Val2_105_mux_5, i8 %p_Val2_105_5_303

]]></Node>
<StgValue><ssdm name="this_assign_47_1_5"/></StgValue>
</operation>

<operation id="3860" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:470  store i8 %this_assign_47_1_5, i8* %buffer1_1_96_4x4_p_V_201, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3861" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:550  %tmp122 = or i1 %brmerge40_demorgan_i_199, %tmp_328_6

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="3862" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:551  %underflow_17_not_6 = or i1 %tmp122, %p_38_i_i1_6

]]></Node>
<StgValue><ssdm name="underflow_17_not_6"/></StgValue>
</operation>

<operation id="3863" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:552  %p_Val2_105_mux_6 = select i1 %brmerge_i_i_i9_6, i8 127, i8 %p_Val2_105_6

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_6"/></StgValue>
</operation>

<operation id="3864" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:553  %p_Val2_105_6_305 = select i1 %underflow_17_6, i8 -128, i8 %p_Val2_105_6

]]></Node>
<StgValue><ssdm name="p_Val2_105_6_305"/></StgValue>
</operation>

<operation id="3865" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:554  %this_assign_47_1_6 = select i1 %underflow_17_not_6, i8 %p_Val2_105_mux_6, i8 %p_Val2_105_6_305

]]></Node>
<StgValue><ssdm name="this_assign_47_1_6"/></StgValue>
</operation>

<operation id="3866" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:555  store i8 %this_assign_47_1_6, i8* %buffer1_1_96_4x4_p_V_205, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3867" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:635  %tmp126 = or i1 %brmerge40_demorgan_i_201, %tmp_328_7

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="3868" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:636  %underflow_17_not_7 = or i1 %tmp126, %p_38_i_i1_7

]]></Node>
<StgValue><ssdm name="underflow_17_not_7"/></StgValue>
</operation>

<operation id="3869" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:637  %p_Val2_105_mux_7 = select i1 %brmerge_i_i_i9_7, i8 127, i8 %p_Val2_105_7

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_7"/></StgValue>
</operation>

<operation id="3870" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:638  %p_Val2_105_7_307 = select i1 %underflow_17_7, i8 -128, i8 %p_Val2_105_7

]]></Node>
<StgValue><ssdm name="p_Val2_105_7_307"/></StgValue>
</operation>

<operation id="3871" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:639  %this_assign_47_1_7 = select i1 %underflow_17_not_7, i8 %p_Val2_105_mux_7, i8 %p_Val2_105_7_307

]]></Node>
<StgValue><ssdm name="this_assign_47_1_7"/></StgValue>
</operation>

<operation id="3872" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:640  store i8 %this_assign_47_1_7, i8* %buffer1_1_96_4x4_p_V_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3873" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:720  %tmp130 = or i1 %brmerge40_demorgan_i_203, %tmp_328_8

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="3874" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:721  %underflow_17_not_8 = or i1 %tmp130, %p_38_i_i1_8

]]></Node>
<StgValue><ssdm name="underflow_17_not_8"/></StgValue>
</operation>

<operation id="3875" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:722  %p_Val2_105_mux_8 = select i1 %brmerge_i_i_i9_8, i8 127, i8 %p_Val2_105_8

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_8"/></StgValue>
</operation>

<operation id="3876" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:723  %p_Val2_105_8_309 = select i1 %underflow_17_8, i8 -128, i8 %p_Val2_105_8

]]></Node>
<StgValue><ssdm name="p_Val2_105_8_309"/></StgValue>
</operation>

<operation id="3877" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:724  %this_assign_47_1_8 = select i1 %underflow_17_not_8, i8 %p_Val2_105_mux_8, i8 %p_Val2_105_8_309

]]></Node>
<StgValue><ssdm name="this_assign_47_1_8"/></StgValue>
</operation>

<operation id="3878" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:725  store i8 %this_assign_47_1_8, i8* %buffer1_1_96_4x4_p_V_197, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3879" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:805  %tmp134 = or i1 %brmerge40_demorgan_i_205, %tmp_328_9

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="3880" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:806  %underflow_17_not_9 = or i1 %tmp134, %p_38_i_i1_9

]]></Node>
<StgValue><ssdm name="underflow_17_not_9"/></StgValue>
</operation>

<operation id="3881" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:807  %p_Val2_105_mux_9 = select i1 %brmerge_i_i_i9_9, i8 127, i8 %p_Val2_105_9

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_9"/></StgValue>
</operation>

<operation id="3882" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:808  %p_Val2_105_9_311 = select i1 %underflow_17_9, i8 -128, i8 %p_Val2_105_9

]]></Node>
<StgValue><ssdm name="p_Val2_105_9_311"/></StgValue>
</operation>

<operation id="3883" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:809  %this_assign_47_1_9 = select i1 %underflow_17_not_9, i8 %p_Val2_105_mux_9, i8 %p_Val2_105_9_311

]]></Node>
<StgValue><ssdm name="this_assign_47_1_9"/></StgValue>
</operation>

<operation id="3884" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:810  store i8 %this_assign_47_1_9, i8* %buffer1_1_96_4x4_p_V_209, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3885" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:890  %tmp138 = or i1 %brmerge40_demorgan_i_207, %tmp_328_s

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="3886" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:891  %underflow_17_not_s = or i1 %tmp138, %p_38_i_i1_10

]]></Node>
<StgValue><ssdm name="underflow_17_not_s"/></StgValue>
</operation>

<operation id="3887" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:892  %p_Val2_105_mux_s = select i1 %brmerge_i_i_i9_s, i8 127, i8 %p_Val2_105_s

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_s"/></StgValue>
</operation>

<operation id="3888" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:893  %p_Val2_105_s_313 = select i1 %underflow_17_s, i8 -128, i8 %p_Val2_105_s

]]></Node>
<StgValue><ssdm name="p_Val2_105_s_313"/></StgValue>
</operation>

<operation id="3889" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:894  %this_assign_47_1_s = select i1 %underflow_17_not_s, i8 %p_Val2_105_mux_s, i8 %p_Val2_105_s_313

]]></Node>
<StgValue><ssdm name="this_assign_47_1_s"/></StgValue>
</operation>

<operation id="3890" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:895  store i8 %this_assign_47_1_s, i8* %buffer1_1_96_4x4_p_V_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3891" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:975  %tmp142 = or i1 %brmerge40_demorgan_i_209, %tmp_328_10

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="3892" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:976  %underflow_17_not_10 = or i1 %tmp142, %p_38_i_i1_s

]]></Node>
<StgValue><ssdm name="underflow_17_not_10"/></StgValue>
</operation>

<operation id="3893" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:977  %p_Val2_105_mux_10 = select i1 %brmerge_i_i_i9_10, i8 127, i8 %p_Val2_105_10

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_10"/></StgValue>
</operation>

<operation id="3894" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:978  %p_Val2_105_10_315 = select i1 %underflow_17_10, i8 -128, i8 %p_Val2_105_10

]]></Node>
<StgValue><ssdm name="p_Val2_105_10_315"/></StgValue>
</operation>

<operation id="3895" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:979  %this_assign_47_1_10 = select i1 %underflow_17_not_10, i8 %p_Val2_105_mux_10, i8 %p_Val2_105_10_315

]]></Node>
<StgValue><ssdm name="this_assign_47_1_10"/></StgValue>
</operation>

<operation id="3896" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:980  store i8 %this_assign_47_1_10, i8* %buffer1_1_96_4x4_p_V_211, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3897" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1060  %tmp146 = or i1 %brmerge40_demorgan_i_211, %tmp_328_11

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="3898" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1061  %underflow_17_not_11 = or i1 %tmp146, %p_38_i_i1_11

]]></Node>
<StgValue><ssdm name="underflow_17_not_11"/></StgValue>
</operation>

<operation id="3899" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1062  %p_Val2_105_mux_11 = select i1 %brmerge_i_i_i9_11, i8 127, i8 %p_Val2_105_11

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_11"/></StgValue>
</operation>

<operation id="3900" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1063  %p_Val2_105_11_317 = select i1 %underflow_17_11, i8 -128, i8 %p_Val2_105_11

]]></Node>
<StgValue><ssdm name="p_Val2_105_11_317"/></StgValue>
</operation>

<operation id="3901" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1064  %this_assign_47_1_11 = select i1 %underflow_17_not_11, i8 %p_Val2_105_mux_11, i8 %p_Val2_105_11_317

]]></Node>
<StgValue><ssdm name="this_assign_47_1_11"/></StgValue>
</operation>

<operation id="3902" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1065  store i8 %this_assign_47_1_11, i8* %buffer1_1_96_4x4_p_V_213, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3903" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1145  %tmp150 = or i1 %brmerge40_demorgan_i_213, %tmp_328_12

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="3904" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1146  %underflow_17_not_12 = or i1 %tmp150, %p_38_i_i1_12

]]></Node>
<StgValue><ssdm name="underflow_17_not_12"/></StgValue>
</operation>

<operation id="3905" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1147  %p_Val2_105_mux_12 = select i1 %brmerge_i_i_i9_12, i8 127, i8 %p_Val2_105_12

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_12"/></StgValue>
</operation>

<operation id="3906" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1148  %p_Val2_105_12_319 = select i1 %underflow_17_12, i8 -128, i8 %p_Val2_105_12

]]></Node>
<StgValue><ssdm name="p_Val2_105_12_319"/></StgValue>
</operation>

<operation id="3907" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1149  %this_assign_47_1_12 = select i1 %underflow_17_not_12, i8 %p_Val2_105_mux_12, i8 %p_Val2_105_12_319

]]></Node>
<StgValue><ssdm name="this_assign_47_1_12"/></StgValue>
</operation>

<operation id="3908" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1150  store i8 %this_assign_47_1_12, i8* %buffer1_1_96_4x4_p_V_207, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3909" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1230  %tmp154 = or i1 %brmerge40_demorgan_i_215, %tmp_328_13

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="3910" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1231  %underflow_17_not_13 = or i1 %tmp154, %p_38_i_i1_13

]]></Node>
<StgValue><ssdm name="underflow_17_not_13"/></StgValue>
</operation>

<operation id="3911" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1232  %p_Val2_105_mux_13 = select i1 %brmerge_i_i_i9_13, i8 127, i8 %p_Val2_105_13

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_13"/></StgValue>
</operation>

<operation id="3912" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1233  %p_Val2_105_13_321 = select i1 %underflow_17_13, i8 -128, i8 %p_Val2_105_13

]]></Node>
<StgValue><ssdm name="p_Val2_105_13_321"/></StgValue>
</operation>

<operation id="3913" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1234  %this_assign_47_1_13 = select i1 %underflow_17_not_13, i8 %p_Val2_105_mux_13, i8 %p_Val2_105_13_321

]]></Node>
<StgValue><ssdm name="this_assign_47_1_13"/></StgValue>
</operation>

<operation id="3914" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1235  store i8 %this_assign_47_1_13, i8* %buffer1_1_96_4x4_p_V_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3915" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1315  %tmp158 = or i1 %brmerge40_demorgan_i_217, %tmp_328_14

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="3916" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1316  %underflow_17_not_14 = or i1 %tmp158, %p_38_i_i1_14

]]></Node>
<StgValue><ssdm name="underflow_17_not_14"/></StgValue>
</operation>

<operation id="3917" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1317  %p_Val2_105_mux_14 = select i1 %brmerge_i_i_i9_14, i8 127, i8 %p_Val2_105_14

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_14"/></StgValue>
</operation>

<operation id="3918" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1318  %p_Val2_105_14_323 = select i1 %underflow_17_14, i8 -128, i8 %p_Val2_105_14

]]></Node>
<StgValue><ssdm name="p_Val2_105_14_323"/></StgValue>
</operation>

<operation id="3919" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1319  %this_assign_47_1_14 = select i1 %underflow_17_not_14, i8 %p_Val2_105_mux_14, i8 %p_Val2_105_14_323

]]></Node>
<StgValue><ssdm name="this_assign_47_1_14"/></StgValue>
</operation>

<operation id="3920" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1320  store i8 %this_assign_47_1_14, i8* %buffer1_1_96_4x4_p_V_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3921" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1400  %tmp162 = or i1 %brmerge40_demorgan_i_219, %tmp_328_15

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="3922" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1401  %underflow_17_not_15 = or i1 %tmp162, %p_38_i_i1_15

]]></Node>
<StgValue><ssdm name="underflow_17_not_15"/></StgValue>
</operation>

<operation id="3923" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1402  %p_Val2_105_mux_15 = select i1 %brmerge_i_i_i9_15, i8 127, i8 %p_Val2_105_15

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_15"/></StgValue>
</operation>

<operation id="3924" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1403  %p_Val2_105_15_325 = select i1 %underflow_17_15, i8 -128, i8 %p_Val2_105_15

]]></Node>
<StgValue><ssdm name="p_Val2_105_15_325"/></StgValue>
</operation>

<operation id="3925" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1404  %this_assign_47_1_15 = select i1 %underflow_17_not_15, i8 %p_Val2_105_mux_15, i8 %p_Val2_105_15_325

]]></Node>
<StgValue><ssdm name="this_assign_47_1_15"/></StgValue>
</operation>

<operation id="3926" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1405  store i8 %this_assign_47_1_15, i8* %buffer1_1_96_4x4_p_V_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3927" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1485  %tmp166 = or i1 %brmerge40_demorgan_i_221, %tmp_328_16

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="3928" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1486  %underflow_17_not_16 = or i1 %tmp166, %p_38_i_i1_16

]]></Node>
<StgValue><ssdm name="underflow_17_not_16"/></StgValue>
</operation>

<operation id="3929" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1487  %p_Val2_105_mux_16 = select i1 %brmerge_i_i_i9_16, i8 127, i8 %p_Val2_105_16

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_16"/></StgValue>
</operation>

<operation id="3930" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1488  %p_Val2_105_16_327 = select i1 %underflow_17_16, i8 -128, i8 %p_Val2_105_16

]]></Node>
<StgValue><ssdm name="p_Val2_105_16_327"/></StgValue>
</operation>

<operation id="3931" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1489  %this_assign_47_1_16 = select i1 %underflow_17_not_16, i8 %p_Val2_105_mux_16, i8 %p_Val2_105_16_327

]]></Node>
<StgValue><ssdm name="this_assign_47_1_16"/></StgValue>
</operation>

<operation id="3932" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1490  store i8 %this_assign_47_1_16, i8* %buffer1_1_96_4x4_p_V_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3933" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1570  %tmp170 = or i1 %brmerge40_demorgan_i_223, %tmp_328_17

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="3934" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1571  %underflow_17_not_17 = or i1 %tmp170, %p_38_i_i1_17

]]></Node>
<StgValue><ssdm name="underflow_17_not_17"/></StgValue>
</operation>

<operation id="3935" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1572  %p_Val2_105_mux_17 = select i1 %brmerge_i_i_i9_17, i8 127, i8 %p_Val2_105_17

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_17"/></StgValue>
</operation>

<operation id="3936" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1573  %p_Val2_105_17_329 = select i1 %underflow_17_17, i8 -128, i8 %p_Val2_105_17

]]></Node>
<StgValue><ssdm name="p_Val2_105_17_329"/></StgValue>
</operation>

<operation id="3937" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1574  %this_assign_47_1_17 = select i1 %underflow_17_not_17, i8 %p_Val2_105_mux_17, i8 %p_Val2_105_17_329

]]></Node>
<StgValue><ssdm name="this_assign_47_1_17"/></StgValue>
</operation>

<operation id="3938" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1575  store i8 %this_assign_47_1_17, i8* %buffer1_1_96_4x4_p_V_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3939" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1655  %tmp174 = or i1 %brmerge40_demorgan_i_225, %tmp_328_18

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="3940" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1656  %underflow_17_not_18 = or i1 %tmp174, %p_38_i_i1_18

]]></Node>
<StgValue><ssdm name="underflow_17_not_18"/></StgValue>
</operation>

<operation id="3941" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1657  %p_Val2_105_mux_18 = select i1 %brmerge_i_i_i9_18, i8 127, i8 %p_Val2_105_18

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_18"/></StgValue>
</operation>

<operation id="3942" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1658  %p_Val2_105_18_331 = select i1 %underflow_17_18, i8 -128, i8 %p_Val2_105_18

]]></Node>
<StgValue><ssdm name="p_Val2_105_18_331"/></StgValue>
</operation>

<operation id="3943" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1659  %this_assign_47_1_18 = select i1 %underflow_17_not_18, i8 %p_Val2_105_mux_18, i8 %p_Val2_105_18_331

]]></Node>
<StgValue><ssdm name="this_assign_47_1_18"/></StgValue>
</operation>

<operation id="3944" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1660  store i8 %this_assign_47_1_18, i8* %buffer1_1_96_4x4_p_V_191, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3945" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1740  %tmp178 = or i1 %brmerge40_demorgan_i_227, %tmp_328_19

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="3946" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1741  %underflow_17_not_19 = or i1 %tmp178, %p_38_i_i1_19

]]></Node>
<StgValue><ssdm name="underflow_17_not_19"/></StgValue>
</operation>

<operation id="3947" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1742  %p_Val2_105_mux_19 = select i1 %brmerge_i_i_i9_19, i8 127, i8 %p_Val2_105_19

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_19"/></StgValue>
</operation>

<operation id="3948" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1743  %p_Val2_105_19_333 = select i1 %underflow_17_19, i8 -128, i8 %p_Val2_105_19

]]></Node>
<StgValue><ssdm name="p_Val2_105_19_333"/></StgValue>
</operation>

<operation id="3949" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1744  %this_assign_47_1_19 = select i1 %underflow_17_not_19, i8 %p_Val2_105_mux_19, i8 %p_Val2_105_19_333

]]></Node>
<StgValue><ssdm name="this_assign_47_1_19"/></StgValue>
</operation>

<operation id="3950" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1745  store i8 %this_assign_47_1_19, i8* %buffer1_1_96_4x4_p_V_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3951" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1825  %tmp182 = or i1 %brmerge40_demorgan_i_229, %tmp_328_20

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="3952" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1826  %underflow_17_not_20 = or i1 %tmp182, %p_38_i_i1_20

]]></Node>
<StgValue><ssdm name="underflow_17_not_20"/></StgValue>
</operation>

<operation id="3953" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1827  %p_Val2_105_mux_20 = select i1 %brmerge_i_i_i9_20, i8 127, i8 %p_Val2_105_20

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_20"/></StgValue>
</operation>

<operation id="3954" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1828  %p_Val2_105_20_335 = select i1 %underflow_17_20, i8 -128, i8 %p_Val2_105_20

]]></Node>
<StgValue><ssdm name="p_Val2_105_20_335"/></StgValue>
</operation>

<operation id="3955" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1829  %this_assign_47_1_20 = select i1 %underflow_17_not_20, i8 %p_Val2_105_mux_20, i8 %p_Val2_105_20_335

]]></Node>
<StgValue><ssdm name="this_assign_47_1_20"/></StgValue>
</operation>

<operation id="3956" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1830  store i8 %this_assign_47_1_20, i8* %buffer1_1_96_4x4_p_V_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3957" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1910  %tmp186 = or i1 %brmerge40_demorgan_i_231, %tmp_328_21

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="3958" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1911  %underflow_17_not_21 = or i1 %tmp186, %p_38_i_i1_21

]]></Node>
<StgValue><ssdm name="underflow_17_not_21"/></StgValue>
</operation>

<operation id="3959" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1912  %p_Val2_105_mux_21 = select i1 %brmerge_i_i_i9_21, i8 127, i8 %p_Val2_105_21

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_21"/></StgValue>
</operation>

<operation id="3960" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1913  %p_Val2_105_21_337 = select i1 %underflow_17_21, i8 -128, i8 %p_Val2_105_21

]]></Node>
<StgValue><ssdm name="p_Val2_105_21_337"/></StgValue>
</operation>

<operation id="3961" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1914  %this_assign_47_1_21 = select i1 %underflow_17_not_21, i8 %p_Val2_105_mux_21, i8 %p_Val2_105_21_337

]]></Node>
<StgValue><ssdm name="this_assign_47_1_21"/></StgValue>
</operation>

<operation id="3962" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1915  store i8 %this_assign_47_1_21, i8* %buffer1_1_96_4x4_p_V_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3963" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1995  %tmp190 = or i1 %brmerge40_demorgan_i_233, %tmp_328_22

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="3964" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1996  %underflow_17_not_22 = or i1 %tmp190, %p_38_i_i1_22

]]></Node>
<StgValue><ssdm name="underflow_17_not_22"/></StgValue>
</operation>

<operation id="3965" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1997  %p_Val2_105_mux_22 = select i1 %brmerge_i_i_i9_22, i8 127, i8 %p_Val2_105_22

]]></Node>
<StgValue><ssdm name="p_Val2_105_mux_22"/></StgValue>
</operation>

<operation id="3966" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1998  %p_Val2_105_22_339 = select i1 %underflow_17_22, i8 -128, i8 %p_Val2_105_22

]]></Node>
<StgValue><ssdm name="p_Val2_105_22_339"/></StgValue>
</operation>

<operation id="3967" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1999  %this_assign_47_1_22 = select i1 %underflow_17_not_22, i8 %p_Val2_105_mux_22, i8 %p_Val2_105_22_339

]]></Node>
<StgValue><ssdm name="this_assign_47_1_22"/></StgValue>
</operation>

<operation id="3968" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2000  store i8 %this_assign_47_1_22, i8* %buffer1_1_96_4x4_p_V_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="3969" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:46  %buffer1_1_96_4x4_p_V_216 = load i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_216"/></StgValue>
</operation>

<operation id="3970" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:131  %buffer1_1_96_4x4_p_V_218 = load i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_218"/></StgValue>
</operation>

<operation id="3971" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:216  %buffer1_1_96_4x4_p_V_220 = load i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_220"/></StgValue>
</operation>

<operation id="3972" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:301  %buffer1_1_96_4x4_p_V_222 = load i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_222"/></StgValue>
</operation>

<operation id="3973" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:386  %buffer1_1_96_4x4_p_V_224 = load i8* %buffer1_1_96_4x4_p_V_172, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_224"/></StgValue>
</operation>

<operation id="3974" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:471  %buffer1_1_96_4x4_p_V_226 = load i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_226"/></StgValue>
</operation>

<operation id="3975" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:556  %buffer1_1_96_4x4_p_V_228 = load i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_228"/></StgValue>
</operation>

<operation id="3976" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:641  %buffer1_1_96_4x4_p_V_230 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_230"/></StgValue>
</operation>

<operation id="3977" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:726  %buffer1_1_96_4x4_p_V_232 = load i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_232"/></StgValue>
</operation>

<operation id="3978" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:811  %buffer1_1_96_4x4_p_V_234 = load i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_234"/></StgValue>
</operation>

<operation id="3979" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:896  %buffer1_1_96_4x4_p_V_236 = load i8* %buffer1_1_96_4x4_p_V_174, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_236"/></StgValue>
</operation>

<operation id="3980" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:981  %buffer1_1_96_4x4_p_V_238 = load i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_238"/></StgValue>
</operation>

<operation id="3981" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1066  %buffer1_1_96_4x4_p_V_240 = load i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_240"/></StgValue>
</operation>

<operation id="3982" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1151  %buffer1_1_96_4x4_p_V_242 = load i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_242"/></StgValue>
</operation>

<operation id="3983" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1236  %buffer1_1_96_4x4_p_V_244 = load i8* %buffer1_1_96_4x4_p_V_176, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_244"/></StgValue>
</operation>

<operation id="3984" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1321  %buffer1_1_96_4x4_p_V_246 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_246"/></StgValue>
</operation>

<operation id="3985" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1406  %buffer1_1_96_4x4_p_V_248 = load i8* %buffer1_1_96_4x4_p_V_170, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_248"/></StgValue>
</operation>

<operation id="3986" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1491  %buffer1_1_96_4x4_p_V_250 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_250"/></StgValue>
</operation>

<operation id="3987" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1576  %buffer1_1_96_4x4_p_V_252 = load i8* %buffer1_1_96_4x4_p_V_190, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_252"/></StgValue>
</operation>

<operation id="3988" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1661  %buffer1_1_96_4x4_p_V_254 = load i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_254"/></StgValue>
</operation>

<operation id="3989" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1746  %buffer1_1_96_4x4_p_V_256 = load i8* %buffer1_1_96_4x4_p_V_168, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_256"/></StgValue>
</operation>

<operation id="3990" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1831  %buffer1_1_96_4x4_p_V_258 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_258"/></StgValue>
</operation>

<operation id="3991" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1916  %buffer1_1_96_4x4_p_V_260 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_260"/></StgValue>
</operation>

<operation id="3992" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2001  %buffer1_1_96_4x4_p_V_262 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_262"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="3993" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:46  %buffer1_1_96_4x4_p_V_216 = load i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_216"/></StgValue>
</operation>

<operation id="3994" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:131  %buffer1_1_96_4x4_p_V_218 = load i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_218"/></StgValue>
</operation>

<operation id="3995" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:216  %buffer1_1_96_4x4_p_V_220 = load i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_220"/></StgValue>
</operation>

<operation id="3996" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:301  %buffer1_1_96_4x4_p_V_222 = load i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_222"/></StgValue>
</operation>

<operation id="3997" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:386  %buffer1_1_96_4x4_p_V_224 = load i8* %buffer1_1_96_4x4_p_V_172, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_224"/></StgValue>
</operation>

<operation id="3998" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:471  %buffer1_1_96_4x4_p_V_226 = load i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_226"/></StgValue>
</operation>

<operation id="3999" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:556  %buffer1_1_96_4x4_p_V_228 = load i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_228"/></StgValue>
</operation>

<operation id="4000" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:641  %buffer1_1_96_4x4_p_V_230 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_230"/></StgValue>
</operation>

<operation id="4001" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:726  %buffer1_1_96_4x4_p_V_232 = load i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_232"/></StgValue>
</operation>

<operation id="4002" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:811  %buffer1_1_96_4x4_p_V_234 = load i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_234"/></StgValue>
</operation>

<operation id="4003" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:896  %buffer1_1_96_4x4_p_V_236 = load i8* %buffer1_1_96_4x4_p_V_174, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_236"/></StgValue>
</operation>

<operation id="4004" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:981  %buffer1_1_96_4x4_p_V_238 = load i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_238"/></StgValue>
</operation>

<operation id="4005" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1066  %buffer1_1_96_4x4_p_V_240 = load i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_240"/></StgValue>
</operation>

<operation id="4006" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1151  %buffer1_1_96_4x4_p_V_242 = load i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_242"/></StgValue>
</operation>

<operation id="4007" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1236  %buffer1_1_96_4x4_p_V_244 = load i8* %buffer1_1_96_4x4_p_V_176, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_244"/></StgValue>
</operation>

<operation id="4008" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1321  %buffer1_1_96_4x4_p_V_246 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_246"/></StgValue>
</operation>

<operation id="4009" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1406  %buffer1_1_96_4x4_p_V_248 = load i8* %buffer1_1_96_4x4_p_V_170, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_248"/></StgValue>
</operation>

<operation id="4010" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1491  %buffer1_1_96_4x4_p_V_250 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_250"/></StgValue>
</operation>

<operation id="4011" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1576  %buffer1_1_96_4x4_p_V_252 = load i8* %buffer1_1_96_4x4_p_V_190, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_252"/></StgValue>
</operation>

<operation id="4012" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1661  %buffer1_1_96_4x4_p_V_254 = load i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_254"/></StgValue>
</operation>

<operation id="4013" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1746  %buffer1_1_96_4x4_p_V_256 = load i8* %buffer1_1_96_4x4_p_V_168, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_256"/></StgValue>
</operation>

<operation id="4014" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1831  %buffer1_1_96_4x4_p_V_258 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_258"/></StgValue>
</operation>

<operation id="4015" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1916  %buffer1_1_96_4x4_p_V_260 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_260"/></StgValue>
</operation>

<operation id="4016" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="8" op_0_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2001  %buffer1_1_96_4x4_p_V_262 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_262"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="4017" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:47  %tmp_162 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_216, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="4018" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:48  %tmp_244_cast = sext i14 %tmp_162 to i17

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="4019" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:49  %tmp_163 = sext i16 %rr_1_V_94 to i17

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="4020" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:50  %p_Val2_37 = add i17 %tmp_163, %tmp_244_cast

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="4021" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:51  %tmp_1291 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_37, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="4022" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:52  %p_Val2_38 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_37, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="4023" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:54  %tmp_164 = zext i1 %tmp_1292 to i8

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4024" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:55  %tmp_1293 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="4025" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:56  %p_Val2_39 = add i8 %tmp_164, %p_Val2_38

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="4026" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:57  %tmp_1294 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_39, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="4027" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:58  %tmp_165 = xor i1 %tmp_1294, true

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4028" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:59  %carry_1 = and i1 %tmp_1293, %tmp_165

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="4029" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:61  %p_Result_24 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_37, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="4030" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:62  %Range2_all_ones_11 = icmp eq i2 %p_Result_24, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="4031" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:63  %p_Result_25 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_37, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="4032" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:64  %Range1_all_ones_11 = icmp eq i3 %p_Result_25, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="4033" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:65  %Range1_all_zeros_11 = icmp eq i3 %p_Result_25, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="4034" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:132  %tmp_340_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_218, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_1"/></StgValue>
</operation>

<operation id="4035" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:133  %tmp_340_1_cast = sext i14 %tmp_340_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_1_cast"/></StgValue>
</operation>

<operation id="4036" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:134  %tmp_341_1 = sext i16 %rr_1_V_95 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_1"/></StgValue>
</operation>

<operation id="4037" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:135  %p_Val2_113_1 = add i17 %tmp_341_1, %tmp_340_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_1"/></StgValue>
</operation>

<operation id="4038" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:136  %tmp_1301 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="4039" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:137  %p_Val2_114_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_1"/></StgValue>
</operation>

<operation id="4040" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:139  %tmp_344_1 = zext i1 %tmp_1302 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_1"/></StgValue>
</operation>

<operation id="4041" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:140  %tmp_1303 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="4042" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:141  %p_Val2_115_1 = add i8 %tmp_344_1, %p_Val2_114_1

]]></Node>
<StgValue><ssdm name="p_Val2_115_1"/></StgValue>
</operation>

<operation id="4043" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:142  %tmp_1304 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="4044" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:143  %tmp_350_1 = xor i1 %tmp_1304, true

]]></Node>
<StgValue><ssdm name="tmp_350_1"/></StgValue>
</operation>

<operation id="4045" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:144  %carry_31_1 = and i1 %tmp_1303, %tmp_350_1

]]></Node>
<StgValue><ssdm name="carry_31_1"/></StgValue>
</operation>

<operation id="4046" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:146  %p_Result_202_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_1"/></StgValue>
</operation>

<operation id="4047" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:147  %Range2_all_ones_11_1 = icmp eq i2 %p_Result_202_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_1"/></StgValue>
</operation>

<operation id="4048" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:148  %p_Result_203_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_1"/></StgValue>
</operation>

<operation id="4049" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:149  %Range1_all_ones_11_1 = icmp eq i3 %p_Result_203_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_1"/></StgValue>
</operation>

<operation id="4050" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:150  %Range1_all_zeros_11_1 = icmp eq i3 %p_Result_203_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_1"/></StgValue>
</operation>

<operation id="4051" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:217  %tmp_340_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_220, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_2"/></StgValue>
</operation>

<operation id="4052" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:218  %tmp_340_2_cast = sext i14 %tmp_340_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_2_cast"/></StgValue>
</operation>

<operation id="4053" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:219  %tmp_341_2 = sext i16 %rr_1_V_96 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_2"/></StgValue>
</operation>

<operation id="4054" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:220  %p_Val2_113_2 = add i17 %tmp_341_2, %tmp_340_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_2"/></StgValue>
</operation>

<operation id="4055" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:221  %tmp_1311 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="4056" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:222  %p_Val2_114_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_2"/></StgValue>
</operation>

<operation id="4057" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:224  %tmp_344_2 = zext i1 %tmp_1312 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_2"/></StgValue>
</operation>

<operation id="4058" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:225  %tmp_1313 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="4059" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:226  %p_Val2_115_2 = add i8 %tmp_344_2, %p_Val2_114_2

]]></Node>
<StgValue><ssdm name="p_Val2_115_2"/></StgValue>
</operation>

<operation id="4060" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:227  %tmp_1314 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="4061" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:228  %tmp_350_2 = xor i1 %tmp_1314, true

]]></Node>
<StgValue><ssdm name="tmp_350_2"/></StgValue>
</operation>

<operation id="4062" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:229  %carry_31_2 = and i1 %tmp_1313, %tmp_350_2

]]></Node>
<StgValue><ssdm name="carry_31_2"/></StgValue>
</operation>

<operation id="4063" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:231  %p_Result_202_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_2"/></StgValue>
</operation>

<operation id="4064" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:232  %Range2_all_ones_11_2 = icmp eq i2 %p_Result_202_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_2"/></StgValue>
</operation>

<operation id="4065" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:233  %p_Result_203_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_2"/></StgValue>
</operation>

<operation id="4066" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:234  %Range1_all_ones_11_2 = icmp eq i3 %p_Result_203_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_2"/></StgValue>
</operation>

<operation id="4067" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:235  %Range1_all_zeros_11_2 = icmp eq i3 %p_Result_203_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_2"/></StgValue>
</operation>

<operation id="4068" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:302  %tmp_340_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_222, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_3"/></StgValue>
</operation>

<operation id="4069" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:303  %tmp_340_3_cast = sext i14 %tmp_340_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_3_cast"/></StgValue>
</operation>

<operation id="4070" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:304  %tmp_341_3 = sext i16 %rr_1_V_97 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_3"/></StgValue>
</operation>

<operation id="4071" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:305  %p_Val2_113_3 = add i17 %tmp_341_3, %tmp_340_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_3"/></StgValue>
</operation>

<operation id="4072" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:306  %tmp_1321 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1321"/></StgValue>
</operation>

<operation id="4073" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:307  %p_Val2_114_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_3"/></StgValue>
</operation>

<operation id="4074" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:309  %tmp_344_3 = zext i1 %tmp_1322 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_3"/></StgValue>
</operation>

<operation id="4075" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:310  %tmp_1323 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1323"/></StgValue>
</operation>

<operation id="4076" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:311  %p_Val2_115_3 = add i8 %tmp_344_3, %p_Val2_114_3

]]></Node>
<StgValue><ssdm name="p_Val2_115_3"/></StgValue>
</operation>

<operation id="4077" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:312  %tmp_1324 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1324"/></StgValue>
</operation>

<operation id="4078" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:313  %tmp_350_3 = xor i1 %tmp_1324, true

]]></Node>
<StgValue><ssdm name="tmp_350_3"/></StgValue>
</operation>

<operation id="4079" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:314  %carry_31_3 = and i1 %tmp_1323, %tmp_350_3

]]></Node>
<StgValue><ssdm name="carry_31_3"/></StgValue>
</operation>

<operation id="4080" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:316  %p_Result_202_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_3"/></StgValue>
</operation>

<operation id="4081" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:317  %Range2_all_ones_11_3 = icmp eq i2 %p_Result_202_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_3"/></StgValue>
</operation>

<operation id="4082" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:318  %p_Result_203_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_3"/></StgValue>
</operation>

<operation id="4083" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:319  %Range1_all_ones_11_3 = icmp eq i3 %p_Result_203_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_3"/></StgValue>
</operation>

<operation id="4084" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:320  %Range1_all_zeros_11_3 = icmp eq i3 %p_Result_203_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_3"/></StgValue>
</operation>

<operation id="4085" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:387  %tmp_340_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_224, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_4"/></StgValue>
</operation>

<operation id="4086" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:388  %tmp_340_4_cast = sext i14 %tmp_340_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_4_cast"/></StgValue>
</operation>

<operation id="4087" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:389  %tmp_341_4 = sext i16 %rr_1_V_98 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_4"/></StgValue>
</operation>

<operation id="4088" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:390  %p_Val2_113_4 = add i17 %tmp_341_4, %tmp_340_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_4"/></StgValue>
</operation>

<operation id="4089" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:391  %tmp_1331 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1331"/></StgValue>
</operation>

<operation id="4090" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:392  %p_Val2_114_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_4"/></StgValue>
</operation>

<operation id="4091" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:394  %tmp_344_4 = zext i1 %tmp_1332 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_4"/></StgValue>
</operation>

<operation id="4092" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:395  %tmp_1333 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1333"/></StgValue>
</operation>

<operation id="4093" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:396  %p_Val2_115_4 = add i8 %tmp_344_4, %p_Val2_114_4

]]></Node>
<StgValue><ssdm name="p_Val2_115_4"/></StgValue>
</operation>

<operation id="4094" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:397  %tmp_1334 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1334"/></StgValue>
</operation>

<operation id="4095" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:398  %tmp_350_4 = xor i1 %tmp_1334, true

]]></Node>
<StgValue><ssdm name="tmp_350_4"/></StgValue>
</operation>

<operation id="4096" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:399  %carry_31_4 = and i1 %tmp_1333, %tmp_350_4

]]></Node>
<StgValue><ssdm name="carry_31_4"/></StgValue>
</operation>

<operation id="4097" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:401  %p_Result_202_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_4"/></StgValue>
</operation>

<operation id="4098" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:402  %Range2_all_ones_11_4 = icmp eq i2 %p_Result_202_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_4"/></StgValue>
</operation>

<operation id="4099" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:403  %p_Result_203_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_4"/></StgValue>
</operation>

<operation id="4100" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:404  %Range1_all_ones_11_4 = icmp eq i3 %p_Result_203_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_4"/></StgValue>
</operation>

<operation id="4101" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:405  %Range1_all_zeros_11_4 = icmp eq i3 %p_Result_203_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_4"/></StgValue>
</operation>

<operation id="4102" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:472  %tmp_340_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_226, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_5"/></StgValue>
</operation>

<operation id="4103" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:473  %tmp_340_5_cast = sext i14 %tmp_340_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_5_cast"/></StgValue>
</operation>

<operation id="4104" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:474  %tmp_341_5 = sext i16 %rr_1_V_99 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_5"/></StgValue>
</operation>

<operation id="4105" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:475  %p_Val2_113_5 = add i17 %tmp_341_5, %tmp_340_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_5"/></StgValue>
</operation>

<operation id="4106" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:476  %tmp_1341 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="4107" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:477  %p_Val2_114_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_5"/></StgValue>
</operation>

<operation id="4108" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:479  %tmp_344_5 = zext i1 %tmp_1342 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_5"/></StgValue>
</operation>

<operation id="4109" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:480  %tmp_1343 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="4110" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:481  %p_Val2_115_5 = add i8 %tmp_344_5, %p_Val2_114_5

]]></Node>
<StgValue><ssdm name="p_Val2_115_5"/></StgValue>
</operation>

<operation id="4111" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:482  %tmp_1344 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="4112" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:483  %tmp_350_5 = xor i1 %tmp_1344, true

]]></Node>
<StgValue><ssdm name="tmp_350_5"/></StgValue>
</operation>

<operation id="4113" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:484  %carry_31_5 = and i1 %tmp_1343, %tmp_350_5

]]></Node>
<StgValue><ssdm name="carry_31_5"/></StgValue>
</operation>

<operation id="4114" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:486  %p_Result_202_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_5"/></StgValue>
</operation>

<operation id="4115" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:487  %Range2_all_ones_11_5 = icmp eq i2 %p_Result_202_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_5"/></StgValue>
</operation>

<operation id="4116" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:488  %p_Result_203_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_5"/></StgValue>
</operation>

<operation id="4117" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:489  %Range1_all_ones_11_5 = icmp eq i3 %p_Result_203_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_5"/></StgValue>
</operation>

<operation id="4118" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:490  %Range1_all_zeros_11_5 = icmp eq i3 %p_Result_203_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_5"/></StgValue>
</operation>

<operation id="4119" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:557  %tmp_340_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_228, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_6"/></StgValue>
</operation>

<operation id="4120" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:558  %tmp_340_6_cast = sext i14 %tmp_340_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_6_cast"/></StgValue>
</operation>

<operation id="4121" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:559  %tmp_341_6 = sext i16 %rr_1_V_100 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_6"/></StgValue>
</operation>

<operation id="4122" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:560  %p_Val2_113_6 = add i17 %tmp_341_6, %tmp_340_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_6"/></StgValue>
</operation>

<operation id="4123" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:561  %tmp_1351 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="4124" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:562  %p_Val2_114_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_6"/></StgValue>
</operation>

<operation id="4125" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:564  %tmp_344_6 = zext i1 %tmp_1352 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_6"/></StgValue>
</operation>

<operation id="4126" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:565  %tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="4127" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:566  %p_Val2_115_6 = add i8 %tmp_344_6, %p_Val2_114_6

]]></Node>
<StgValue><ssdm name="p_Val2_115_6"/></StgValue>
</operation>

<operation id="4128" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:567  %tmp_1354 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="4129" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:568  %tmp_350_6 = xor i1 %tmp_1354, true

]]></Node>
<StgValue><ssdm name="tmp_350_6"/></StgValue>
</operation>

<operation id="4130" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:569  %carry_31_6 = and i1 %tmp_1353, %tmp_350_6

]]></Node>
<StgValue><ssdm name="carry_31_6"/></StgValue>
</operation>

<operation id="4131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:571  %p_Result_202_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_6"/></StgValue>
</operation>

<operation id="4132" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:572  %Range2_all_ones_11_6 = icmp eq i2 %p_Result_202_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_6"/></StgValue>
</operation>

<operation id="4133" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:573  %p_Result_203_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_6"/></StgValue>
</operation>

<operation id="4134" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:574  %Range1_all_ones_11_6 = icmp eq i3 %p_Result_203_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_6"/></StgValue>
</operation>

<operation id="4135" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:575  %Range1_all_zeros_11_6 = icmp eq i3 %p_Result_203_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_6"/></StgValue>
</operation>

<operation id="4136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:642  %tmp_340_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_230, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_7"/></StgValue>
</operation>

<operation id="4137" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:643  %tmp_340_7_cast = sext i14 %tmp_340_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_7_cast"/></StgValue>
</operation>

<operation id="4138" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:644  %tmp_341_7 = sext i16 %rr_1_V_101 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_7"/></StgValue>
</operation>

<operation id="4139" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:645  %p_Val2_113_7 = add i17 %tmp_341_7, %tmp_340_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_7"/></StgValue>
</operation>

<operation id="4140" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:646  %tmp_1361 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1361"/></StgValue>
</operation>

<operation id="4141" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:647  %p_Val2_114_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_7"/></StgValue>
</operation>

<operation id="4142" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:649  %tmp_344_7 = zext i1 %tmp_1362 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_7"/></StgValue>
</operation>

<operation id="4143" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:650  %tmp_1363 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1363"/></StgValue>
</operation>

<operation id="4144" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:651  %p_Val2_115_7 = add i8 %tmp_344_7, %p_Val2_114_7

]]></Node>
<StgValue><ssdm name="p_Val2_115_7"/></StgValue>
</operation>

<operation id="4145" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:652  %tmp_1364 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1364"/></StgValue>
</operation>

<operation id="4146" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:653  %tmp_350_7 = xor i1 %tmp_1364, true

]]></Node>
<StgValue><ssdm name="tmp_350_7"/></StgValue>
</operation>

<operation id="4147" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:654  %carry_31_7 = and i1 %tmp_1363, %tmp_350_7

]]></Node>
<StgValue><ssdm name="carry_31_7"/></StgValue>
</operation>

<operation id="4148" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:656  %p_Result_202_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_7"/></StgValue>
</operation>

<operation id="4149" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:657  %Range2_all_ones_11_7 = icmp eq i2 %p_Result_202_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_7"/></StgValue>
</operation>

<operation id="4150" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:658  %p_Result_203_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_7"/></StgValue>
</operation>

<operation id="4151" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:659  %Range1_all_ones_11_7 = icmp eq i3 %p_Result_203_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_7"/></StgValue>
</operation>

<operation id="4152" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:660  %Range1_all_zeros_11_7 = icmp eq i3 %p_Result_203_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_7"/></StgValue>
</operation>

<operation id="4153" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:727  %tmp_340_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_232, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_8"/></StgValue>
</operation>

<operation id="4154" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:728  %tmp_340_8_cast = sext i14 %tmp_340_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_8_cast"/></StgValue>
</operation>

<operation id="4155" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:729  %tmp_341_8 = sext i16 %rr_1_V_102 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_8"/></StgValue>
</operation>

<operation id="4156" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:730  %p_Val2_113_8 = add i17 %tmp_341_8, %tmp_340_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_8"/></StgValue>
</operation>

<operation id="4157" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:731  %tmp_1371 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1371"/></StgValue>
</operation>

<operation id="4158" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:732  %p_Val2_114_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_8"/></StgValue>
</operation>

<operation id="4159" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:734  %tmp_344_8 = zext i1 %tmp_1372 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_8"/></StgValue>
</operation>

<operation id="4160" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:735  %tmp_1373 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="4161" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:736  %p_Val2_115_8 = add i8 %tmp_344_8, %p_Val2_114_8

]]></Node>
<StgValue><ssdm name="p_Val2_115_8"/></StgValue>
</operation>

<operation id="4162" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:737  %tmp_1374 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="4163" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:738  %tmp_350_8 = xor i1 %tmp_1374, true

]]></Node>
<StgValue><ssdm name="tmp_350_8"/></StgValue>
</operation>

<operation id="4164" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:739  %carry_31_8 = and i1 %tmp_1373, %tmp_350_8

]]></Node>
<StgValue><ssdm name="carry_31_8"/></StgValue>
</operation>

<operation id="4165" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:741  %p_Result_202_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_8"/></StgValue>
</operation>

<operation id="4166" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:742  %Range2_all_ones_11_8 = icmp eq i2 %p_Result_202_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_8"/></StgValue>
</operation>

<operation id="4167" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:743  %p_Result_203_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_8"/></StgValue>
</operation>

<operation id="4168" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:744  %Range1_all_ones_11_8 = icmp eq i3 %p_Result_203_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_8"/></StgValue>
</operation>

<operation id="4169" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:745  %Range1_all_zeros_11_8 = icmp eq i3 %p_Result_203_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_8"/></StgValue>
</operation>

<operation id="4170" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:812  %tmp_340_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_234, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_9"/></StgValue>
</operation>

<operation id="4171" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:813  %tmp_340_9_cast = sext i14 %tmp_340_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_9_cast"/></StgValue>
</operation>

<operation id="4172" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:814  %tmp_341_9 = sext i16 %rr_1_V_103 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_9"/></StgValue>
</operation>

<operation id="4173" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:815  %p_Val2_113_9 = add i17 %tmp_341_9, %tmp_340_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_9"/></StgValue>
</operation>

<operation id="4174" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:816  %tmp_1381 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="4175" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:817  %p_Val2_114_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_9"/></StgValue>
</operation>

<operation id="4176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:819  %tmp_344_9 = zext i1 %tmp_1382 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_9"/></StgValue>
</operation>

<operation id="4177" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:820  %tmp_1383 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="4178" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:821  %p_Val2_115_9 = add i8 %tmp_344_9, %p_Val2_114_9

]]></Node>
<StgValue><ssdm name="p_Val2_115_9"/></StgValue>
</operation>

<operation id="4179" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:822  %tmp_1384 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="4180" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:823  %tmp_350_9 = xor i1 %tmp_1384, true

]]></Node>
<StgValue><ssdm name="tmp_350_9"/></StgValue>
</operation>

<operation id="4181" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:824  %carry_31_9 = and i1 %tmp_1383, %tmp_350_9

]]></Node>
<StgValue><ssdm name="carry_31_9"/></StgValue>
</operation>

<operation id="4182" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:826  %p_Result_202_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_9"/></StgValue>
</operation>

<operation id="4183" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:827  %Range2_all_ones_11_9 = icmp eq i2 %p_Result_202_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_9"/></StgValue>
</operation>

<operation id="4184" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:828  %p_Result_203_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_9"/></StgValue>
</operation>

<operation id="4185" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:829  %Range1_all_ones_11_9 = icmp eq i3 %p_Result_203_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_9"/></StgValue>
</operation>

<operation id="4186" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:830  %Range1_all_zeros_11_9 = icmp eq i3 %p_Result_203_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_9"/></StgValue>
</operation>

<operation id="4187" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:897  %tmp_340_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_236, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_s"/></StgValue>
</operation>

<operation id="4188" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:898  %tmp_340_cast = sext i14 %tmp_340_s to i17

]]></Node>
<StgValue><ssdm name="tmp_340_cast"/></StgValue>
</operation>

<operation id="4189" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:899  %tmp_341_s = sext i16 %rr_1_V_104 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_s"/></StgValue>
</operation>

<operation id="4190" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:900  %p_Val2_113_s = add i17 %tmp_341_s, %tmp_340_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_s"/></StgValue>
</operation>

<operation id="4191" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:901  %tmp_1391 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1391"/></StgValue>
</operation>

<operation id="4192" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:902  %p_Val2_114_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_s"/></StgValue>
</operation>

<operation id="4193" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:904  %tmp_344_s = zext i1 %tmp_1392 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_s"/></StgValue>
</operation>

<operation id="4194" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:905  %tmp_1393 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1393"/></StgValue>
</operation>

<operation id="4195" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:906  %p_Val2_115_s = add i8 %tmp_344_s, %p_Val2_114_s

]]></Node>
<StgValue><ssdm name="p_Val2_115_s"/></StgValue>
</operation>

<operation id="4196" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:907  %tmp_1394 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1394"/></StgValue>
</operation>

<operation id="4197" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:908  %tmp_350_s = xor i1 %tmp_1394, true

]]></Node>
<StgValue><ssdm name="tmp_350_s"/></StgValue>
</operation>

<operation id="4198" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:909  %carry_31_s = and i1 %tmp_1393, %tmp_350_s

]]></Node>
<StgValue><ssdm name="carry_31_s"/></StgValue>
</operation>

<operation id="4199" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:911  %p_Result_202_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_s"/></StgValue>
</operation>

<operation id="4200" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:912  %Range2_all_ones_11_s = icmp eq i2 %p_Result_202_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_s"/></StgValue>
</operation>

<operation id="4201" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:913  %p_Result_203_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_s"/></StgValue>
</operation>

<operation id="4202" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:914  %Range1_all_ones_11_s = icmp eq i3 %p_Result_203_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_s"/></StgValue>
</operation>

<operation id="4203" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:915  %Range1_all_zeros_11_s = icmp eq i3 %p_Result_203_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_s"/></StgValue>
</operation>

<operation id="4204" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:982  %tmp_340_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_238, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_10"/></StgValue>
</operation>

<operation id="4205" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:983  %tmp_340_10_cast = sext i14 %tmp_340_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_10_cast"/></StgValue>
</operation>

<operation id="4206" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:984  %tmp_341_10 = sext i16 %rr_1_V_105 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_10"/></StgValue>
</operation>

<operation id="4207" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:985  %p_Val2_113_10 = add i17 %tmp_341_10, %tmp_340_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_10"/></StgValue>
</operation>

<operation id="4208" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:986  %tmp_1401 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1401"/></StgValue>
</operation>

<operation id="4209" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:987  %p_Val2_114_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_10"/></StgValue>
</operation>

<operation id="4210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:989  %tmp_344_10 = zext i1 %tmp_1402 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_10"/></StgValue>
</operation>

<operation id="4211" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:990  %tmp_1403 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1403"/></StgValue>
</operation>

<operation id="4212" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:991  %p_Val2_115_10 = add i8 %tmp_344_10, %p_Val2_114_10

]]></Node>
<StgValue><ssdm name="p_Val2_115_10"/></StgValue>
</operation>

<operation id="4213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:992  %tmp_1404 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1404"/></StgValue>
</operation>

<operation id="4214" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:993  %tmp_350_10 = xor i1 %tmp_1404, true

]]></Node>
<StgValue><ssdm name="tmp_350_10"/></StgValue>
</operation>

<operation id="4215" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:994  %carry_31_10 = and i1 %tmp_1403, %tmp_350_10

]]></Node>
<StgValue><ssdm name="carry_31_10"/></StgValue>
</operation>

<operation id="4216" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:996  %p_Result_202_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_10"/></StgValue>
</operation>

<operation id="4217" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:997  %Range2_all_ones_11_10 = icmp eq i2 %p_Result_202_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_10"/></StgValue>
</operation>

<operation id="4218" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:998  %p_Result_203_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_10"/></StgValue>
</operation>

<operation id="4219" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:999  %Range1_all_ones_11_10 = icmp eq i3 %p_Result_203_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_10"/></StgValue>
</operation>

<operation id="4220" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1000  %Range1_all_zeros_11_10 = icmp eq i3 %p_Result_203_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_10"/></StgValue>
</operation>

<operation id="4221" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1067  %tmp_340_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_240, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_11"/></StgValue>
</operation>

<operation id="4222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1068  %tmp_340_11_cast = sext i14 %tmp_340_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_11_cast"/></StgValue>
</operation>

<operation id="4223" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1069  %tmp_341_11 = sext i16 %rr_1_V_106 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_11"/></StgValue>
</operation>

<operation id="4224" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1070  %p_Val2_113_11 = add i17 %tmp_341_11, %tmp_340_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_11"/></StgValue>
</operation>

<operation id="4225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1071  %tmp_1411 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_11, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1411"/></StgValue>
</operation>

<operation id="4226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1072  %p_Val2_114_11 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_11, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_11"/></StgValue>
</operation>

<operation id="4227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1074  %tmp_344_11 = zext i1 %tmp_1412 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_11"/></StgValue>
</operation>

<operation id="4228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1075  %tmp_1413 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1413"/></StgValue>
</operation>

<operation id="4229" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1076  %p_Val2_115_11 = add i8 %tmp_344_11, %p_Val2_114_11

]]></Node>
<StgValue><ssdm name="p_Val2_115_11"/></StgValue>
</operation>

<operation id="4230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1077  %tmp_1414 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1414"/></StgValue>
</operation>

<operation id="4231" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1078  %tmp_350_11 = xor i1 %tmp_1414, true

]]></Node>
<StgValue><ssdm name="tmp_350_11"/></StgValue>
</operation>

<operation id="4232" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1079  %carry_31_11 = and i1 %tmp_1413, %tmp_350_11

]]></Node>
<StgValue><ssdm name="carry_31_11"/></StgValue>
</operation>

<operation id="4233" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1081  %p_Result_202_11 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_11, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_11"/></StgValue>
</operation>

<operation id="4234" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1082  %Range2_all_ones_11_11 = icmp eq i2 %p_Result_202_11, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_11"/></StgValue>
</operation>

<operation id="4235" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1083  %p_Result_203_11 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_11, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_11"/></StgValue>
</operation>

<operation id="4236" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1084  %Range1_all_ones_11_11 = icmp eq i3 %p_Result_203_11, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_11"/></StgValue>
</operation>

<operation id="4237" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1085  %Range1_all_zeros_11_11 = icmp eq i3 %p_Result_203_11, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_11"/></StgValue>
</operation>

<operation id="4238" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1152  %tmp_340_12 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_242, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_12"/></StgValue>
</operation>

<operation id="4239" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1153  %tmp_340_12_cast = sext i14 %tmp_340_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_12_cast"/></StgValue>
</operation>

<operation id="4240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1154  %tmp_341_12 = sext i16 %rr_1_V_107 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_12"/></StgValue>
</operation>

<operation id="4241" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1155  %p_Val2_113_12 = add i17 %tmp_341_12, %tmp_340_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_12"/></StgValue>
</operation>

<operation id="4242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1156  %tmp_1421 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_12, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1421"/></StgValue>
</operation>

<operation id="4243" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1157  %p_Val2_114_12 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_12, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_12"/></StgValue>
</operation>

<operation id="4244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1159  %tmp_344_12 = zext i1 %tmp_1422 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_12"/></StgValue>
</operation>

<operation id="4245" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1160  %tmp_1423 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1423"/></StgValue>
</operation>

<operation id="4246" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1161  %p_Val2_115_12 = add i8 %tmp_344_12, %p_Val2_114_12

]]></Node>
<StgValue><ssdm name="p_Val2_115_12"/></StgValue>
</operation>

<operation id="4247" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1162  %tmp_1424 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1424"/></StgValue>
</operation>

<operation id="4248" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1163  %tmp_350_12 = xor i1 %tmp_1424, true

]]></Node>
<StgValue><ssdm name="tmp_350_12"/></StgValue>
</operation>

<operation id="4249" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1164  %carry_31_12 = and i1 %tmp_1423, %tmp_350_12

]]></Node>
<StgValue><ssdm name="carry_31_12"/></StgValue>
</operation>

<operation id="4250" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1166  %p_Result_202_12 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_12, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_12"/></StgValue>
</operation>

<operation id="4251" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1167  %Range2_all_ones_11_12 = icmp eq i2 %p_Result_202_12, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_12"/></StgValue>
</operation>

<operation id="4252" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1168  %p_Result_203_12 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_12, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_12"/></StgValue>
</operation>

<operation id="4253" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1169  %Range1_all_ones_11_12 = icmp eq i3 %p_Result_203_12, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_12"/></StgValue>
</operation>

<operation id="4254" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1170  %Range1_all_zeros_11_12 = icmp eq i3 %p_Result_203_12, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_12"/></StgValue>
</operation>

<operation id="4255" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1237  %tmp_340_13 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_244, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_13"/></StgValue>
</operation>

<operation id="4256" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1238  %tmp_340_13_cast = sext i14 %tmp_340_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_13_cast"/></StgValue>
</operation>

<operation id="4257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1239  %tmp_341_13 = sext i16 %rr_1_V_108 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_13"/></StgValue>
</operation>

<operation id="4258" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1240  %p_Val2_113_13 = add i17 %tmp_341_13, %tmp_340_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_13"/></StgValue>
</operation>

<operation id="4259" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1241  %tmp_1431 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_13, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>

<operation id="4260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1242  %p_Val2_114_13 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_13, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_13"/></StgValue>
</operation>

<operation id="4261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1244  %tmp_344_13 = zext i1 %tmp_1432 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_13"/></StgValue>
</operation>

<operation id="4262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1245  %tmp_1433 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_13, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>

<operation id="4263" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1246  %p_Val2_115_13 = add i8 %tmp_344_13, %p_Val2_114_13

]]></Node>
<StgValue><ssdm name="p_Val2_115_13"/></StgValue>
</operation>

<operation id="4264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1247  %tmp_1434 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="4265" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1248  %tmp_350_13 = xor i1 %tmp_1434, true

]]></Node>
<StgValue><ssdm name="tmp_350_13"/></StgValue>
</operation>

<operation id="4266" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1249  %carry_31_13 = and i1 %tmp_1433, %tmp_350_13

]]></Node>
<StgValue><ssdm name="carry_31_13"/></StgValue>
</operation>

<operation id="4267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1251  %p_Result_202_13 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_13, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_13"/></StgValue>
</operation>

<operation id="4268" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1252  %Range2_all_ones_11_13 = icmp eq i2 %p_Result_202_13, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_13"/></StgValue>
</operation>

<operation id="4269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1253  %p_Result_203_13 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_13, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_13"/></StgValue>
</operation>

<operation id="4270" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1254  %Range1_all_ones_11_13 = icmp eq i3 %p_Result_203_13, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_13"/></StgValue>
</operation>

<operation id="4271" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1255  %Range1_all_zeros_11_13 = icmp eq i3 %p_Result_203_13, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_13"/></StgValue>
</operation>

<operation id="4272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1322  %tmp_340_14 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_246, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_14"/></StgValue>
</operation>

<operation id="4273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1323  %tmp_340_14_cast = sext i14 %tmp_340_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_14_cast"/></StgValue>
</operation>

<operation id="4274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1324  %tmp_341_14 = sext i16 %rr_1_V_109 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_14"/></StgValue>
</operation>

<operation id="4275" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1325  %p_Val2_113_14 = add i17 %tmp_341_14, %tmp_340_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_14"/></StgValue>
</operation>

<operation id="4276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1326  %tmp_1441 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_14, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="4277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1327  %p_Val2_114_14 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_14, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_14"/></StgValue>
</operation>

<operation id="4278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1329  %tmp_344_14 = zext i1 %tmp_1442 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_14"/></StgValue>
</operation>

<operation id="4279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1330  %tmp_1443 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_14, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="4280" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1331  %p_Val2_115_14 = add i8 %tmp_344_14, %p_Val2_114_14

]]></Node>
<StgValue><ssdm name="p_Val2_115_14"/></StgValue>
</operation>

<operation id="4281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1332  %tmp_1444 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="4282" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1333  %tmp_350_14 = xor i1 %tmp_1444, true

]]></Node>
<StgValue><ssdm name="tmp_350_14"/></StgValue>
</operation>

<operation id="4283" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1334  %carry_31_14 = and i1 %tmp_1443, %tmp_350_14

]]></Node>
<StgValue><ssdm name="carry_31_14"/></StgValue>
</operation>

<operation id="4284" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1336  %p_Result_202_14 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_14, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_14"/></StgValue>
</operation>

<operation id="4285" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1337  %Range2_all_ones_11_14 = icmp eq i2 %p_Result_202_14, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_14"/></StgValue>
</operation>

<operation id="4286" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1338  %p_Result_203_14 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_14, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_14"/></StgValue>
</operation>

<operation id="4287" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1339  %Range1_all_ones_11_14 = icmp eq i3 %p_Result_203_14, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_14"/></StgValue>
</operation>

<operation id="4288" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1340  %Range1_all_zeros_11_14 = icmp eq i3 %p_Result_203_14, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_14"/></StgValue>
</operation>

<operation id="4289" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1407  %tmp_340_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_248, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_15"/></StgValue>
</operation>

<operation id="4290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1408  %tmp_340_15_cast = sext i14 %tmp_340_15 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_15_cast"/></StgValue>
</operation>

<operation id="4291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1409  %tmp_341_15 = sext i16 %rr_1_V_110 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_15"/></StgValue>
</operation>

<operation id="4292" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1410  %p_Val2_113_15 = add i17 %tmp_341_15, %tmp_340_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_15"/></StgValue>
</operation>

<operation id="4293" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1411  %tmp_1451 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1451"/></StgValue>
</operation>

<operation id="4294" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1412  %p_Val2_114_15 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_15, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_15"/></StgValue>
</operation>

<operation id="4295" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1414  %tmp_344_15 = zext i1 %tmp_1452 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_15"/></StgValue>
</operation>

<operation id="4296" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1415  %tmp_1453 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_15, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1453"/></StgValue>
</operation>

<operation id="4297" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1416  %p_Val2_115_15 = add i8 %tmp_344_15, %p_Val2_114_15

]]></Node>
<StgValue><ssdm name="p_Val2_115_15"/></StgValue>
</operation>

<operation id="4298" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1417  %tmp_1454 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_15, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1454"/></StgValue>
</operation>

<operation id="4299" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1418  %tmp_350_15 = xor i1 %tmp_1454, true

]]></Node>
<StgValue><ssdm name="tmp_350_15"/></StgValue>
</operation>

<operation id="4300" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1419  %carry_31_15 = and i1 %tmp_1453, %tmp_350_15

]]></Node>
<StgValue><ssdm name="carry_31_15"/></StgValue>
</operation>

<operation id="4301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1421  %p_Result_202_15 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_15, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_15"/></StgValue>
</operation>

<operation id="4302" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1422  %Range2_all_ones_11_15 = icmp eq i2 %p_Result_202_15, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_15"/></StgValue>
</operation>

<operation id="4303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1423  %p_Result_203_15 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_15, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_15"/></StgValue>
</operation>

<operation id="4304" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1424  %Range1_all_ones_11_15 = icmp eq i3 %p_Result_203_15, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_15"/></StgValue>
</operation>

<operation id="4305" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1425  %Range1_all_zeros_11_15 = icmp eq i3 %p_Result_203_15, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_15"/></StgValue>
</operation>

<operation id="4306" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1492  %tmp_340_16 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_250, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_16"/></StgValue>
</operation>

<operation id="4307" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1493  %tmp_340_16_cast = sext i14 %tmp_340_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_16_cast"/></StgValue>
</operation>

<operation id="4308" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1494  %tmp_341_16 = sext i16 %rr_1_V_111 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_16"/></StgValue>
</operation>

<operation id="4309" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1495  %p_Val2_113_16 = add i17 %tmp_341_16, %tmp_340_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_16"/></StgValue>
</operation>

<operation id="4310" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1496  %tmp_1461 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_16, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1461"/></StgValue>
</operation>

<operation id="4311" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1497  %p_Val2_114_16 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_16, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_16"/></StgValue>
</operation>

<operation id="4312" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1499  %tmp_344_16 = zext i1 %tmp_1462 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_16"/></StgValue>
</operation>

<operation id="4313" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1500  %tmp_1463 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_16, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1463"/></StgValue>
</operation>

<operation id="4314" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1501  %p_Val2_115_16 = add i8 %tmp_344_16, %p_Val2_114_16

]]></Node>
<StgValue><ssdm name="p_Val2_115_16"/></StgValue>
</operation>

<operation id="4315" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1502  %tmp_1464 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1464"/></StgValue>
</operation>

<operation id="4316" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1503  %tmp_350_16 = xor i1 %tmp_1464, true

]]></Node>
<StgValue><ssdm name="tmp_350_16"/></StgValue>
</operation>

<operation id="4317" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1504  %carry_31_16 = and i1 %tmp_1463, %tmp_350_16

]]></Node>
<StgValue><ssdm name="carry_31_16"/></StgValue>
</operation>

<operation id="4318" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1506  %p_Result_202_16 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_16, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_16"/></StgValue>
</operation>

<operation id="4319" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1507  %Range2_all_ones_11_16 = icmp eq i2 %p_Result_202_16, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_16"/></StgValue>
</operation>

<operation id="4320" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1508  %p_Result_203_16 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_16, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_16"/></StgValue>
</operation>

<operation id="4321" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1509  %Range1_all_ones_11_16 = icmp eq i3 %p_Result_203_16, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_16"/></StgValue>
</operation>

<operation id="4322" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1510  %Range1_all_zeros_11_16 = icmp eq i3 %p_Result_203_16, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_16"/></StgValue>
</operation>

<operation id="4323" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1577  %tmp_340_17 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_252, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_17"/></StgValue>
</operation>

<operation id="4324" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1578  %tmp_340_17_cast = sext i14 %tmp_340_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_17_cast"/></StgValue>
</operation>

<operation id="4325" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1579  %tmp_341_17 = sext i16 %rr_1_V_112 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_17"/></StgValue>
</operation>

<operation id="4326" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1580  %p_Val2_113_17 = add i17 %tmp_341_17, %tmp_340_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_17"/></StgValue>
</operation>

<operation id="4327" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1581  %tmp_1471 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1471"/></StgValue>
</operation>

<operation id="4328" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1582  %p_Val2_114_17 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_17, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_17"/></StgValue>
</operation>

<operation id="4329" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1584  %tmp_344_17 = zext i1 %tmp_1472 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_17"/></StgValue>
</operation>

<operation id="4330" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1585  %tmp_1473 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1473"/></StgValue>
</operation>

<operation id="4331" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1586  %p_Val2_115_17 = add i8 %tmp_344_17, %p_Val2_114_17

]]></Node>
<StgValue><ssdm name="p_Val2_115_17"/></StgValue>
</operation>

<operation id="4332" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1587  %tmp_1474 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1474"/></StgValue>
</operation>

<operation id="4333" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1588  %tmp_350_17 = xor i1 %tmp_1474, true

]]></Node>
<StgValue><ssdm name="tmp_350_17"/></StgValue>
</operation>

<operation id="4334" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1589  %carry_31_17 = and i1 %tmp_1473, %tmp_350_17

]]></Node>
<StgValue><ssdm name="carry_31_17"/></StgValue>
</operation>

<operation id="4335" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1591  %p_Result_202_17 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_17, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_17"/></StgValue>
</operation>

<operation id="4336" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1592  %Range2_all_ones_11_17 = icmp eq i2 %p_Result_202_17, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_17"/></StgValue>
</operation>

<operation id="4337" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1593  %p_Result_203_17 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_17, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_17"/></StgValue>
</operation>

<operation id="4338" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1594  %Range1_all_ones_11_17 = icmp eq i3 %p_Result_203_17, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_17"/></StgValue>
</operation>

<operation id="4339" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1595  %Range1_all_zeros_11_17 = icmp eq i3 %p_Result_203_17, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_17"/></StgValue>
</operation>

<operation id="4340" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1662  %tmp_340_18 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_254, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_18"/></StgValue>
</operation>

<operation id="4341" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1663  %tmp_340_18_cast = sext i14 %tmp_340_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_18_cast"/></StgValue>
</operation>

<operation id="4342" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1664  %tmp_341_18 = sext i16 %rr_1_V_113 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_18"/></StgValue>
</operation>

<operation id="4343" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1665  %p_Val2_113_18 = add i17 %tmp_341_18, %tmp_340_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_18"/></StgValue>
</operation>

<operation id="4344" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1666  %tmp_1481 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_18, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1481"/></StgValue>
</operation>

<operation id="4345" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1667  %p_Val2_114_18 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_18, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_18"/></StgValue>
</operation>

<operation id="4346" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1669  %tmp_344_18 = zext i1 %tmp_1482 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_18"/></StgValue>
</operation>

<operation id="4347" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1670  %tmp_1483 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_18, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1483"/></StgValue>
</operation>

<operation id="4348" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1671  %p_Val2_115_18 = add i8 %tmp_344_18, %p_Val2_114_18

]]></Node>
<StgValue><ssdm name="p_Val2_115_18"/></StgValue>
</operation>

<operation id="4349" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1672  %tmp_1484 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_18, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1484"/></StgValue>
</operation>

<operation id="4350" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1673  %tmp_350_18 = xor i1 %tmp_1484, true

]]></Node>
<StgValue><ssdm name="tmp_350_18"/></StgValue>
</operation>

<operation id="4351" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1674  %carry_31_18 = and i1 %tmp_1483, %tmp_350_18

]]></Node>
<StgValue><ssdm name="carry_31_18"/></StgValue>
</operation>

<operation id="4352" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1676  %p_Result_202_18 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_18, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_18"/></StgValue>
</operation>

<operation id="4353" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1677  %Range2_all_ones_11_18 = icmp eq i2 %p_Result_202_18, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_18"/></StgValue>
</operation>

<operation id="4354" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1678  %p_Result_203_18 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_18, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_18"/></StgValue>
</operation>

<operation id="4355" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1679  %Range1_all_ones_11_18 = icmp eq i3 %p_Result_203_18, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_18"/></StgValue>
</operation>

<operation id="4356" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1680  %Range1_all_zeros_11_18 = icmp eq i3 %p_Result_203_18, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_18"/></StgValue>
</operation>

<operation id="4357" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1747  %tmp_340_19 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_256, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_19"/></StgValue>
</operation>

<operation id="4358" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1748  %tmp_340_19_cast = sext i14 %tmp_340_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_19_cast"/></StgValue>
</operation>

<operation id="4359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1749  %tmp_341_19 = sext i16 %rr_1_V_114 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_19"/></StgValue>
</operation>

<operation id="4360" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1750  %p_Val2_113_19 = add i17 %tmp_341_19, %tmp_340_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_19"/></StgValue>
</operation>

<operation id="4361" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1751  %tmp_1491 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1491"/></StgValue>
</operation>

<operation id="4362" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1752  %p_Val2_114_19 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_19, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_19"/></StgValue>
</operation>

<operation id="4363" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1754  %tmp_344_19 = zext i1 %tmp_1492 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_19"/></StgValue>
</operation>

<operation id="4364" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1755  %tmp_1493 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1493"/></StgValue>
</operation>

<operation id="4365" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1756  %p_Val2_115_19 = add i8 %tmp_344_19, %p_Val2_114_19

]]></Node>
<StgValue><ssdm name="p_Val2_115_19"/></StgValue>
</operation>

<operation id="4366" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1757  %tmp_1494 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1494"/></StgValue>
</operation>

<operation id="4367" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1758  %tmp_350_19 = xor i1 %tmp_1494, true

]]></Node>
<StgValue><ssdm name="tmp_350_19"/></StgValue>
</operation>

<operation id="4368" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1759  %carry_31_19 = and i1 %tmp_1493, %tmp_350_19

]]></Node>
<StgValue><ssdm name="carry_31_19"/></StgValue>
</operation>

<operation id="4369" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1761  %p_Result_202_19 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_19, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_19"/></StgValue>
</operation>

<operation id="4370" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1762  %Range2_all_ones_11_19 = icmp eq i2 %p_Result_202_19, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_19"/></StgValue>
</operation>

<operation id="4371" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1763  %p_Result_203_19 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_19, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_19"/></StgValue>
</operation>

<operation id="4372" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1764  %Range1_all_ones_11_19 = icmp eq i3 %p_Result_203_19, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_19"/></StgValue>
</operation>

<operation id="4373" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1765  %Range1_all_zeros_11_19 = icmp eq i3 %p_Result_203_19, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_19"/></StgValue>
</operation>

<operation id="4374" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1832  %tmp_340_20 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_258, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_20"/></StgValue>
</operation>

<operation id="4375" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1833  %tmp_340_20_cast = sext i14 %tmp_340_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_20_cast"/></StgValue>
</operation>

<operation id="4376" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1834  %tmp_341_20 = sext i16 %rr_1_V_115 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_20"/></StgValue>
</operation>

<operation id="4377" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1835  %p_Val2_113_20 = add i17 %tmp_341_20, %tmp_340_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_20"/></StgValue>
</operation>

<operation id="4378" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1836  %tmp_1501 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_20, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1501"/></StgValue>
</operation>

<operation id="4379" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1837  %p_Val2_114_20 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_20, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_20"/></StgValue>
</operation>

<operation id="4380" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1839  %tmp_344_20 = zext i1 %tmp_1502 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_20"/></StgValue>
</operation>

<operation id="4381" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1840  %tmp_1503 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_20, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1503"/></StgValue>
</operation>

<operation id="4382" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1841  %p_Val2_115_20 = add i8 %tmp_344_20, %p_Val2_114_20

]]></Node>
<StgValue><ssdm name="p_Val2_115_20"/></StgValue>
</operation>

<operation id="4383" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1842  %tmp_1504 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_20, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1504"/></StgValue>
</operation>

<operation id="4384" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1843  %tmp_350_20 = xor i1 %tmp_1504, true

]]></Node>
<StgValue><ssdm name="tmp_350_20"/></StgValue>
</operation>

<operation id="4385" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1844  %carry_31_20 = and i1 %tmp_1503, %tmp_350_20

]]></Node>
<StgValue><ssdm name="carry_31_20"/></StgValue>
</operation>

<operation id="4386" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1846  %p_Result_202_20 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_20, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_20"/></StgValue>
</operation>

<operation id="4387" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1847  %Range2_all_ones_11_20 = icmp eq i2 %p_Result_202_20, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_20"/></StgValue>
</operation>

<operation id="4388" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1848  %p_Result_203_20 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_20, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_20"/></StgValue>
</operation>

<operation id="4389" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1849  %Range1_all_ones_11_20 = icmp eq i3 %p_Result_203_20, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_20"/></StgValue>
</operation>

<operation id="4390" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1850  %Range1_all_zeros_11_20 = icmp eq i3 %p_Result_203_20, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_20"/></StgValue>
</operation>

<operation id="4391" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:1917  %tmp_340_21 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_260, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_21"/></StgValue>
</operation>

<operation id="4392" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:1918  %tmp_340_21_cast = sext i14 %tmp_340_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_21_cast"/></StgValue>
</operation>

<operation id="4393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:1919  %tmp_341_21 = sext i16 %rr_1_V_116 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_21"/></StgValue>
</operation>

<operation id="4394" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:1920  %p_Val2_113_21 = add i17 %tmp_341_21, %tmp_340_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_21"/></StgValue>
</operation>

<operation id="4395" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1921  %tmp_1511 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1511"/></StgValue>
</operation>

<operation id="4396" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1922  %p_Val2_114_21 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_21, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_21"/></StgValue>
</operation>

<operation id="4397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1924  %tmp_344_21 = zext i1 %tmp_1512 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_21"/></StgValue>
</operation>

<operation id="4398" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1925  %tmp_1513 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1513"/></StgValue>
</operation>

<operation id="4399" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1926  %p_Val2_115_21 = add i8 %tmp_344_21, %p_Val2_114_21

]]></Node>
<StgValue><ssdm name="p_Val2_115_21"/></StgValue>
</operation>

<operation id="4400" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1927  %tmp_1514 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1514"/></StgValue>
</operation>

<operation id="4401" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1928  %tmp_350_21 = xor i1 %tmp_1514, true

]]></Node>
<StgValue><ssdm name="tmp_350_21"/></StgValue>
</operation>

<operation id="4402" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1929  %carry_31_21 = and i1 %tmp_1513, %tmp_350_21

]]></Node>
<StgValue><ssdm name="carry_31_21"/></StgValue>
</operation>

<operation id="4403" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1931  %p_Result_202_21 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_21, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_21"/></StgValue>
</operation>

<operation id="4404" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:1932  %Range2_all_ones_11_21 = icmp eq i2 %p_Result_202_21, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_21"/></StgValue>
</operation>

<operation id="4405" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1933  %p_Result_203_21 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_21, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_21"/></StgValue>
</operation>

<operation id="4406" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1934  %Range1_all_ones_11_21 = icmp eq i3 %p_Result_203_21, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_21"/></StgValue>
</operation>

<operation id="4407" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:1935  %Range1_all_zeros_11_21 = icmp eq i3 %p_Result_203_21, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_21"/></StgValue>
</operation>

<operation id="4408" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader88.preheader_ifconv:2002  %tmp_340_22 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_262, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_340_22"/></StgValue>
</operation>

<operation id="4409" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="17" op_0_bw="14">
<![CDATA[
.preheader88.preheader_ifconv:2003  %tmp_340_22_cast = sext i14 %tmp_340_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_340_22_cast"/></StgValue>
</operation>

<operation id="4410" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="17" op_0_bw="16">
<![CDATA[
.preheader88.preheader_ifconv:2004  %tmp_341_22 = sext i16 %rr_1_V_117 to i17

]]></Node>
<StgValue><ssdm name="tmp_341_22"/></StgValue>
</operation>

<operation id="4411" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader88.preheader_ifconv:2005  %p_Val2_113_22 = add i17 %tmp_341_22, %tmp_340_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_113_22"/></StgValue>
</operation>

<operation id="4412" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2006  %tmp_1521 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_22, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1521"/></StgValue>
</operation>

<operation id="4413" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2007  %p_Val2_114_22 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_113_22, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_114_22"/></StgValue>
</operation>

<operation id="4414" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="8" op_0_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2009  %tmp_344_22 = zext i1 %tmp_1522 to i8

]]></Node>
<StgValue><ssdm name="tmp_344_22"/></StgValue>
</operation>

<operation id="4415" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2010  %tmp_1523 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_22, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1523"/></StgValue>
</operation>

<operation id="4416" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2011  %p_Val2_115_22 = add i8 %tmp_344_22, %p_Val2_114_22

]]></Node>
<StgValue><ssdm name="p_Val2_115_22"/></StgValue>
</operation>

<operation id="4417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2012  %tmp_1524 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_115_22, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1524"/></StgValue>
</operation>

<operation id="4418" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2013  %tmp_350_22 = xor i1 %tmp_1524, true

]]></Node>
<StgValue><ssdm name="tmp_350_22"/></StgValue>
</operation>

<operation id="4419" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2014  %carry_31_22 = and i1 %tmp_1523, %tmp_350_22

]]></Node>
<StgValue><ssdm name="carry_31_22"/></StgValue>
</operation>

<operation id="4420" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2016  %p_Result_202_22 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_113_22, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_202_22"/></StgValue>
</operation>

<operation id="4421" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader88.preheader_ifconv:2017  %Range2_all_ones_11_22 = icmp eq i2 %p_Result_202_22, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11_22"/></StgValue>
</operation>

<operation id="4422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2018  %p_Result_203_22 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_113_22, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_203_22"/></StgValue>
</operation>

<operation id="4423" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:2019  %Range1_all_ones_11_22 = icmp eq i3 %p_Result_203_22, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11_22"/></StgValue>
</operation>

<operation id="4424" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader88.preheader_ifconv:2020  %Range1_all_zeros_11_22 = icmp eq i3 %p_Result_203_22, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11_22"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="4425" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="carry_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:60  %tmp_1295 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_37, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="4426" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:66  %deleted_zeros_11 = select i1 %carry_1, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="4427" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="carry_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:67  %tmp_166 = xor i1 %tmp_1295, true

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4428" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="carry_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:68  %p_41_i_i = and i1 %Range2_all_ones_11, %tmp_166

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="4429" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:69  %deleted_ones_11 = select i1 %carry_1, i1 %p_41_i_i, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="4430" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:70  %p_38_i_i = and i1 %carry_1, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="4431" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:71  %p_not_i_i2 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2"/></StgValue>
</operation>

<operation id="4432" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:72  %brmerge_i_i8 = or i1 %tmp_1294, %p_not_i_i2

]]></Node>
<StgValue><ssdm name="brmerge_i_i8"/></StgValue>
</operation>

<operation id="4433" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:73  %tmp_167 = xor i1 %tmp_1291, true

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="4434" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:74  %overflow_18 = and i1 %brmerge_i_i8, %tmp_167

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="4435" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:75  %brmerge40_demorgan_i_188 = and i1 %tmp_1294, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_188"/></StgValue>
</operation>

<operation id="4436" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:76  %tmp99_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_188

]]></Node>
<StgValue><ssdm name="tmp99_demorgan"/></StgValue>
</operation>

<operation id="4437" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:77  %tmp99 = xor i1 %tmp99_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="4438" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:78  %underflow_18 = and i1 %tmp_1291, %tmp99

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="4439" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:79  %brmerge_i_i_i2 = or i1 %underflow_18, %overflow_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2"/></StgValue>
</operation>

<operation id="4440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="carry_31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:145  %tmp_1305 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="4441" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:151  %deleted_zeros_11_1 = select i1 %carry_31_1, i1 %Range1_all_ones_11_1, i1 %Range1_all_zeros_11_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_1"/></StgValue>
</operation>

<operation id="4442" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="carry_31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:152  %tmp_356_1 = xor i1 %tmp_1305, true

]]></Node>
<StgValue><ssdm name="tmp_356_1"/></StgValue>
</operation>

<operation id="4443" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="carry_31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:153  %p_41_i_i_1 = and i1 %Range2_all_ones_11_1, %tmp_356_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="4444" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:154  %deleted_ones_11_1 = select i1 %carry_31_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_11_1

]]></Node>
<StgValue><ssdm name="deleted_ones_11_1"/></StgValue>
</operation>

<operation id="4445" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:155  %p_38_i_i_1 = and i1 %carry_31_1, %Range1_all_ones_11_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="4446" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:156  %p_not_i_i2_1 = xor i1 %deleted_zeros_11_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_1"/></StgValue>
</operation>

<operation id="4447" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:157  %brmerge_i_i8_1 = or i1 %tmp_1304, %p_not_i_i2_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_1"/></StgValue>
</operation>

<operation id="4448" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:158  %tmp_358_1 = xor i1 %tmp_1301, true

]]></Node>
<StgValue><ssdm name="tmp_358_1"/></StgValue>
</operation>

<operation id="4449" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:159  %overflow_18_1 = and i1 %brmerge_i_i8_1, %tmp_358_1

]]></Node>
<StgValue><ssdm name="overflow_18_1"/></StgValue>
</operation>

<operation id="4450" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:160  %brmerge40_demorgan_i_190 = and i1 %tmp_1304, %deleted_ones_11_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_190"/></StgValue>
</operation>

<operation id="4451" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:161  %tmp103_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_190

]]></Node>
<StgValue><ssdm name="tmp103_demorgan"/></StgValue>
</operation>

<operation id="4452" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:162  %tmp103 = xor i1 %tmp103_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="4453" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:163  %underflow_18_1 = and i1 %tmp_1301, %tmp103

]]></Node>
<StgValue><ssdm name="underflow_18_1"/></StgValue>
</operation>

<operation id="4454" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:164  %brmerge_i_i_i2_1 = or i1 %underflow_18_1, %overflow_18_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_1"/></StgValue>
</operation>

<operation id="4455" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="carry_31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:230  %tmp_1315 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="4456" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:236  %deleted_zeros_11_2 = select i1 %carry_31_2, i1 %Range1_all_ones_11_2, i1 %Range1_all_zeros_11_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_2"/></StgValue>
</operation>

<operation id="4457" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="carry_31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:237  %tmp_356_2 = xor i1 %tmp_1315, true

]]></Node>
<StgValue><ssdm name="tmp_356_2"/></StgValue>
</operation>

<operation id="4458" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="carry_31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:238  %p_41_i_i_2 = and i1 %Range2_all_ones_11_2, %tmp_356_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="4459" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:239  %deleted_ones_11_2 = select i1 %carry_31_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_11_2

]]></Node>
<StgValue><ssdm name="deleted_ones_11_2"/></StgValue>
</operation>

<operation id="4460" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:240  %p_38_i_i_2 = and i1 %carry_31_2, %Range1_all_ones_11_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="4461" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:241  %p_not_i_i2_2 = xor i1 %deleted_zeros_11_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_2"/></StgValue>
</operation>

<operation id="4462" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:242  %brmerge_i_i8_2 = or i1 %tmp_1314, %p_not_i_i2_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_2"/></StgValue>
</operation>

<operation id="4463" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:243  %tmp_358_2 = xor i1 %tmp_1311, true

]]></Node>
<StgValue><ssdm name="tmp_358_2"/></StgValue>
</operation>

<operation id="4464" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:244  %overflow_18_2 = and i1 %brmerge_i_i8_2, %tmp_358_2

]]></Node>
<StgValue><ssdm name="overflow_18_2"/></StgValue>
</operation>

<operation id="4465" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:245  %brmerge40_demorgan_i_192 = and i1 %tmp_1314, %deleted_ones_11_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_192"/></StgValue>
</operation>

<operation id="4466" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:246  %tmp107_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_192

]]></Node>
<StgValue><ssdm name="tmp107_demorgan"/></StgValue>
</operation>

<operation id="4467" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:247  %tmp107 = xor i1 %tmp107_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="4468" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:248  %underflow_18_2 = and i1 %tmp_1311, %tmp107

]]></Node>
<StgValue><ssdm name="underflow_18_2"/></StgValue>
</operation>

<operation id="4469" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:249  %brmerge_i_i_i2_2 = or i1 %underflow_18_2, %overflow_18_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_2"/></StgValue>
</operation>

<operation id="4470" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="carry_31_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:315  %tmp_1325 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1325"/></StgValue>
</operation>

<operation id="4471" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:321  %deleted_zeros_11_3 = select i1 %carry_31_3, i1 %Range1_all_ones_11_3, i1 %Range1_all_zeros_11_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_3"/></StgValue>
</operation>

<operation id="4472" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="carry_31_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:322  %tmp_356_3 = xor i1 %tmp_1325, true

]]></Node>
<StgValue><ssdm name="tmp_356_3"/></StgValue>
</operation>

<operation id="4473" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="carry_31_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:323  %p_41_i_i_3 = and i1 %Range2_all_ones_11_3, %tmp_356_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="4474" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:324  %deleted_ones_11_3 = select i1 %carry_31_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_11_3

]]></Node>
<StgValue><ssdm name="deleted_ones_11_3"/></StgValue>
</operation>

<operation id="4475" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:325  %p_38_i_i_3 = and i1 %carry_31_3, %Range1_all_ones_11_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="4476" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:326  %p_not_i_i2_3 = xor i1 %deleted_zeros_11_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_3"/></StgValue>
</operation>

<operation id="4477" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:327  %brmerge_i_i8_3 = or i1 %tmp_1324, %p_not_i_i2_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_3"/></StgValue>
</operation>

<operation id="4478" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:328  %tmp_358_3 = xor i1 %tmp_1321, true

]]></Node>
<StgValue><ssdm name="tmp_358_3"/></StgValue>
</operation>

<operation id="4479" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:329  %overflow_18_3 = and i1 %brmerge_i_i8_3, %tmp_358_3

]]></Node>
<StgValue><ssdm name="overflow_18_3"/></StgValue>
</operation>

<operation id="4480" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:330  %brmerge40_demorgan_i_194 = and i1 %tmp_1324, %deleted_ones_11_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_194"/></StgValue>
</operation>

<operation id="4481" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:331  %tmp111_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_194

]]></Node>
<StgValue><ssdm name="tmp111_demorgan"/></StgValue>
</operation>

<operation id="4482" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:332  %tmp111 = xor i1 %tmp111_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="4483" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:333  %underflow_18_3 = and i1 %tmp_1321, %tmp111

]]></Node>
<StgValue><ssdm name="underflow_18_3"/></StgValue>
</operation>

<operation id="4484" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:334  %brmerge_i_i_i2_3 = or i1 %underflow_18_3, %overflow_18_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_3"/></StgValue>
</operation>

<operation id="4485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="carry_31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:400  %tmp_1335 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1335"/></StgValue>
</operation>

<operation id="4486" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:406  %deleted_zeros_11_4 = select i1 %carry_31_4, i1 %Range1_all_ones_11_4, i1 %Range1_all_zeros_11_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_4"/></StgValue>
</operation>

<operation id="4487" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="carry_31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:407  %tmp_356_4 = xor i1 %tmp_1335, true

]]></Node>
<StgValue><ssdm name="tmp_356_4"/></StgValue>
</operation>

<operation id="4488" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="carry_31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:408  %p_41_i_i_4 = and i1 %Range2_all_ones_11_4, %tmp_356_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="4489" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:409  %deleted_ones_11_4 = select i1 %carry_31_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_11_4

]]></Node>
<StgValue><ssdm name="deleted_ones_11_4"/></StgValue>
</operation>

<operation id="4490" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:410  %p_38_i_i_4 = and i1 %carry_31_4, %Range1_all_ones_11_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="4491" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:411  %p_not_i_i2_4 = xor i1 %deleted_zeros_11_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_4"/></StgValue>
</operation>

<operation id="4492" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:412  %brmerge_i_i8_4 = or i1 %tmp_1334, %p_not_i_i2_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_4"/></StgValue>
</operation>

<operation id="4493" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:413  %tmp_358_4 = xor i1 %tmp_1331, true

]]></Node>
<StgValue><ssdm name="tmp_358_4"/></StgValue>
</operation>

<operation id="4494" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:414  %overflow_18_4 = and i1 %brmerge_i_i8_4, %tmp_358_4

]]></Node>
<StgValue><ssdm name="overflow_18_4"/></StgValue>
</operation>

<operation id="4495" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:415  %brmerge40_demorgan_i_196 = and i1 %tmp_1334, %deleted_ones_11_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_196"/></StgValue>
</operation>

<operation id="4496" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:416  %tmp115_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_196

]]></Node>
<StgValue><ssdm name="tmp115_demorgan"/></StgValue>
</operation>

<operation id="4497" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:417  %tmp115 = xor i1 %tmp115_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="4498" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:418  %underflow_18_4 = and i1 %tmp_1331, %tmp115

]]></Node>
<StgValue><ssdm name="underflow_18_4"/></StgValue>
</operation>

<operation id="4499" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:419  %brmerge_i_i_i2_4 = or i1 %underflow_18_4, %overflow_18_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_4"/></StgValue>
</operation>

<operation id="4500" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="carry_31_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:485  %tmp_1345 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="4501" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:491  %deleted_zeros_11_5 = select i1 %carry_31_5, i1 %Range1_all_ones_11_5, i1 %Range1_all_zeros_11_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_5"/></StgValue>
</operation>

<operation id="4502" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="carry_31_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:492  %tmp_356_5 = xor i1 %tmp_1345, true

]]></Node>
<StgValue><ssdm name="tmp_356_5"/></StgValue>
</operation>

<operation id="4503" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="carry_31_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:493  %p_41_i_i_5 = and i1 %Range2_all_ones_11_5, %tmp_356_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="4504" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:494  %deleted_ones_11_5 = select i1 %carry_31_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_11_5

]]></Node>
<StgValue><ssdm name="deleted_ones_11_5"/></StgValue>
</operation>

<operation id="4505" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:495  %p_38_i_i_5 = and i1 %carry_31_5, %Range1_all_ones_11_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="4506" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:496  %p_not_i_i2_5 = xor i1 %deleted_zeros_11_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_5"/></StgValue>
</operation>

<operation id="4507" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:497  %brmerge_i_i8_5 = or i1 %tmp_1344, %p_not_i_i2_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_5"/></StgValue>
</operation>

<operation id="4508" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:498  %tmp_358_5 = xor i1 %tmp_1341, true

]]></Node>
<StgValue><ssdm name="tmp_358_5"/></StgValue>
</operation>

<operation id="4509" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:499  %overflow_18_5 = and i1 %brmerge_i_i8_5, %tmp_358_5

]]></Node>
<StgValue><ssdm name="overflow_18_5"/></StgValue>
</operation>

<operation id="4510" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:500  %brmerge40_demorgan_i_198 = and i1 %tmp_1344, %deleted_ones_11_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_198"/></StgValue>
</operation>

<operation id="4511" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:501  %tmp119_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_198

]]></Node>
<StgValue><ssdm name="tmp119_demorgan"/></StgValue>
</operation>

<operation id="4512" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:502  %tmp119 = xor i1 %tmp119_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="4513" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:503  %underflow_18_5 = and i1 %tmp_1341, %tmp119

]]></Node>
<StgValue><ssdm name="underflow_18_5"/></StgValue>
</operation>

<operation id="4514" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:504  %brmerge_i_i_i2_5 = or i1 %underflow_18_5, %overflow_18_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_5"/></StgValue>
</operation>

<operation id="4515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="carry_31_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:570  %tmp_1355 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="4516" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:576  %deleted_zeros_11_6 = select i1 %carry_31_6, i1 %Range1_all_ones_11_6, i1 %Range1_all_zeros_11_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_6"/></StgValue>
</operation>

<operation id="4517" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="carry_31_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:577  %tmp_356_6 = xor i1 %tmp_1355, true

]]></Node>
<StgValue><ssdm name="tmp_356_6"/></StgValue>
</operation>

<operation id="4518" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="carry_31_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:578  %p_41_i_i_6 = and i1 %Range2_all_ones_11_6, %tmp_356_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="4519" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:579  %deleted_ones_11_6 = select i1 %carry_31_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_11_6

]]></Node>
<StgValue><ssdm name="deleted_ones_11_6"/></StgValue>
</operation>

<operation id="4520" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:580  %p_38_i_i_6 = and i1 %carry_31_6, %Range1_all_ones_11_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="4521" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:581  %p_not_i_i2_6 = xor i1 %deleted_zeros_11_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_6"/></StgValue>
</operation>

<operation id="4522" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:582  %brmerge_i_i8_6 = or i1 %tmp_1354, %p_not_i_i2_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_6"/></StgValue>
</operation>

<operation id="4523" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:583  %tmp_358_6 = xor i1 %tmp_1351, true

]]></Node>
<StgValue><ssdm name="tmp_358_6"/></StgValue>
</operation>

<operation id="4524" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:584  %overflow_18_6 = and i1 %brmerge_i_i8_6, %tmp_358_6

]]></Node>
<StgValue><ssdm name="overflow_18_6"/></StgValue>
</operation>

<operation id="4525" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:585  %brmerge40_demorgan_i_200 = and i1 %tmp_1354, %deleted_ones_11_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_200"/></StgValue>
</operation>

<operation id="4526" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:586  %tmp123_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_200

]]></Node>
<StgValue><ssdm name="tmp123_demorgan"/></StgValue>
</operation>

<operation id="4527" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:587  %tmp123 = xor i1 %tmp123_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="4528" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:588  %underflow_18_6 = and i1 %tmp_1351, %tmp123

]]></Node>
<StgValue><ssdm name="underflow_18_6"/></StgValue>
</operation>

<operation id="4529" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:589  %brmerge_i_i_i2_6 = or i1 %underflow_18_6, %overflow_18_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_6"/></StgValue>
</operation>

<operation id="4530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="carry_31_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:655  %tmp_1365 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1365"/></StgValue>
</operation>

<operation id="4531" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:661  %deleted_zeros_11_7 = select i1 %carry_31_7, i1 %Range1_all_ones_11_7, i1 %Range1_all_zeros_11_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_7"/></StgValue>
</operation>

<operation id="4532" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="carry_31_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:662  %tmp_356_7 = xor i1 %tmp_1365, true

]]></Node>
<StgValue><ssdm name="tmp_356_7"/></StgValue>
</operation>

<operation id="4533" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="carry_31_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:663  %p_41_i_i_7 = and i1 %Range2_all_ones_11_7, %tmp_356_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="4534" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:664  %deleted_ones_11_7 = select i1 %carry_31_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_11_7

]]></Node>
<StgValue><ssdm name="deleted_ones_11_7"/></StgValue>
</operation>

<operation id="4535" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:665  %p_38_i_i_7 = and i1 %carry_31_7, %Range1_all_ones_11_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="4536" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:666  %p_not_i_i2_7 = xor i1 %deleted_zeros_11_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_7"/></StgValue>
</operation>

<operation id="4537" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:667  %brmerge_i_i8_7 = or i1 %tmp_1364, %p_not_i_i2_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_7"/></StgValue>
</operation>

<operation id="4538" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:668  %tmp_358_7 = xor i1 %tmp_1361, true

]]></Node>
<StgValue><ssdm name="tmp_358_7"/></StgValue>
</operation>

<operation id="4539" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:669  %overflow_18_7 = and i1 %brmerge_i_i8_7, %tmp_358_7

]]></Node>
<StgValue><ssdm name="overflow_18_7"/></StgValue>
</operation>

<operation id="4540" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:670  %brmerge40_demorgan_i_202 = and i1 %tmp_1364, %deleted_ones_11_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_202"/></StgValue>
</operation>

<operation id="4541" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:671  %tmp127_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_202

]]></Node>
<StgValue><ssdm name="tmp127_demorgan"/></StgValue>
</operation>

<operation id="4542" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:672  %tmp127 = xor i1 %tmp127_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="4543" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:673  %underflow_18_7 = and i1 %tmp_1361, %tmp127

]]></Node>
<StgValue><ssdm name="underflow_18_7"/></StgValue>
</operation>

<operation id="4544" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:674  %brmerge_i_i_i2_7 = or i1 %underflow_18_7, %overflow_18_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_7"/></StgValue>
</operation>

<operation id="4545" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="carry_31_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:740  %tmp_1375 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="4546" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:746  %deleted_zeros_11_8 = select i1 %carry_31_8, i1 %Range1_all_ones_11_8, i1 %Range1_all_zeros_11_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_8"/></StgValue>
</operation>

<operation id="4547" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp><literal name="carry_31_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:747  %tmp_356_8 = xor i1 %tmp_1375, true

]]></Node>
<StgValue><ssdm name="tmp_356_8"/></StgValue>
</operation>

<operation id="4548" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="carry_31_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:748  %p_41_i_i_8 = and i1 %Range2_all_ones_11_8, %tmp_356_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="4549" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:749  %deleted_ones_11_8 = select i1 %carry_31_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_11_8

]]></Node>
<StgValue><ssdm name="deleted_ones_11_8"/></StgValue>
</operation>

<operation id="4550" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:750  %p_38_i_i_8 = and i1 %carry_31_8, %Range1_all_ones_11_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="4551" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:751  %p_not_i_i2_8 = xor i1 %deleted_zeros_11_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_8"/></StgValue>
</operation>

<operation id="4552" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:752  %brmerge_i_i8_8 = or i1 %tmp_1374, %p_not_i_i2_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_8"/></StgValue>
</operation>

<operation id="4553" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:753  %tmp_358_8 = xor i1 %tmp_1371, true

]]></Node>
<StgValue><ssdm name="tmp_358_8"/></StgValue>
</operation>

<operation id="4554" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:754  %overflow_18_8 = and i1 %brmerge_i_i8_8, %tmp_358_8

]]></Node>
<StgValue><ssdm name="overflow_18_8"/></StgValue>
</operation>

<operation id="4555" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:755  %brmerge40_demorgan_i_204 = and i1 %tmp_1374, %deleted_ones_11_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_204"/></StgValue>
</operation>

<operation id="4556" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:756  %tmp131_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_204

]]></Node>
<StgValue><ssdm name="tmp131_demorgan"/></StgValue>
</operation>

<operation id="4557" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:757  %tmp131 = xor i1 %tmp131_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="4558" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:758  %underflow_18_8 = and i1 %tmp_1371, %tmp131

]]></Node>
<StgValue><ssdm name="underflow_18_8"/></StgValue>
</operation>

<operation id="4559" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:759  %brmerge_i_i_i2_8 = or i1 %underflow_18_8, %overflow_18_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_8"/></StgValue>
</operation>

<operation id="4560" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="carry_31_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:825  %tmp_1385 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="4561" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:831  %deleted_zeros_11_9 = select i1 %carry_31_9, i1 %Range1_all_ones_11_9, i1 %Range1_all_zeros_11_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_9"/></StgValue>
</operation>

<operation id="4562" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="carry_31_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:832  %tmp_356_9 = xor i1 %tmp_1385, true

]]></Node>
<StgValue><ssdm name="tmp_356_9"/></StgValue>
</operation>

<operation id="4563" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="carry_31_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:833  %p_41_i_i_9 = and i1 %Range2_all_ones_11_9, %tmp_356_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="4564" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:834  %deleted_ones_11_9 = select i1 %carry_31_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_11_9

]]></Node>
<StgValue><ssdm name="deleted_ones_11_9"/></StgValue>
</operation>

<operation id="4565" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:835  %p_38_i_i_9 = and i1 %carry_31_9, %Range1_all_ones_11_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="4566" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:836  %p_not_i_i2_9 = xor i1 %deleted_zeros_11_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_9"/></StgValue>
</operation>

<operation id="4567" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:837  %brmerge_i_i8_9 = or i1 %tmp_1384, %p_not_i_i2_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_9"/></StgValue>
</operation>

<operation id="4568" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:838  %tmp_358_9 = xor i1 %tmp_1381, true

]]></Node>
<StgValue><ssdm name="tmp_358_9"/></StgValue>
</operation>

<operation id="4569" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:839  %overflow_18_9 = and i1 %brmerge_i_i8_9, %tmp_358_9

]]></Node>
<StgValue><ssdm name="overflow_18_9"/></StgValue>
</operation>

<operation id="4570" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:840  %brmerge40_demorgan_i_206 = and i1 %tmp_1384, %deleted_ones_11_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_206"/></StgValue>
</operation>

<operation id="4571" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:841  %tmp135_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_206

]]></Node>
<StgValue><ssdm name="tmp135_demorgan"/></StgValue>
</operation>

<operation id="4572" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:842  %tmp135 = xor i1 %tmp135_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="4573" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:843  %underflow_18_9 = and i1 %tmp_1381, %tmp135

]]></Node>
<StgValue><ssdm name="underflow_18_9"/></StgValue>
</operation>

<operation id="4574" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:844  %brmerge_i_i_i2_9 = or i1 %underflow_18_9, %overflow_18_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_9"/></StgValue>
</operation>

<operation id="4575" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="carry_31_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:910  %tmp_1395 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1395"/></StgValue>
</operation>

<operation id="4576" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:916  %deleted_zeros_11_s = select i1 %carry_31_s, i1 %Range1_all_ones_11_s, i1 %Range1_all_zeros_11_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_s"/></StgValue>
</operation>

<operation id="4577" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="carry_31_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:917  %tmp_356_s = xor i1 %tmp_1395, true

]]></Node>
<StgValue><ssdm name="tmp_356_s"/></StgValue>
</operation>

<operation id="4578" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="carry_31_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:918  %p_41_i_i_10 = and i1 %Range2_all_ones_11_s, %tmp_356_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="4579" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:919  %deleted_ones_11_s = select i1 %carry_31_s, i1 %p_41_i_i_10, i1 %Range1_all_ones_11_s

]]></Node>
<StgValue><ssdm name="deleted_ones_11_s"/></StgValue>
</operation>

<operation id="4580" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:920  %p_38_i_i_10 = and i1 %carry_31_s, %Range1_all_ones_11_s

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="4581" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:921  %p_not_i_i2_10 = xor i1 %deleted_zeros_11_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_10"/></StgValue>
</operation>

<operation id="4582" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:922  %brmerge_i_i8_10 = or i1 %tmp_1394, %p_not_i_i2_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_10"/></StgValue>
</operation>

<operation id="4583" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:923  %tmp_358_s = xor i1 %tmp_1391, true

]]></Node>
<StgValue><ssdm name="tmp_358_s"/></StgValue>
</operation>

<operation id="4584" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:924  %overflow_18_s = and i1 %brmerge_i_i8_10, %tmp_358_s

]]></Node>
<StgValue><ssdm name="overflow_18_s"/></StgValue>
</operation>

<operation id="4585" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:925  %brmerge40_demorgan_i_208 = and i1 %tmp_1394, %deleted_ones_11_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_208"/></StgValue>
</operation>

<operation id="4586" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:926  %tmp139_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_208

]]></Node>
<StgValue><ssdm name="tmp139_demorgan"/></StgValue>
</operation>

<operation id="4587" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:927  %tmp139 = xor i1 %tmp139_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="4588" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:928  %underflow_18_s = and i1 %tmp_1391, %tmp139

]]></Node>
<StgValue><ssdm name="underflow_18_s"/></StgValue>
</operation>

<operation id="4589" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:929  %brmerge_i_i_i2_10 = or i1 %underflow_18_s, %overflow_18_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_10"/></StgValue>
</operation>

<operation id="4590" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="carry_31_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:995  %tmp_1405 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1405"/></StgValue>
</operation>

<operation id="4591" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1001  %deleted_zeros_11_10 = select i1 %carry_31_10, i1 %Range1_all_ones_11_10, i1 %Range1_all_zeros_11_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_10"/></StgValue>
</operation>

<operation id="4592" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp><literal name="carry_31_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1002  %tmp_356_10 = xor i1 %tmp_1405, true

]]></Node>
<StgValue><ssdm name="tmp_356_10"/></StgValue>
</operation>

<operation id="4593" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="carry_31_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1003  %p_41_i_i_11 = and i1 %Range2_all_ones_11_10, %tmp_356_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_11"/></StgValue>
</operation>

<operation id="4594" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1004  %deleted_ones_11_10 = select i1 %carry_31_10, i1 %p_41_i_i_11, i1 %Range1_all_ones_11_10

]]></Node>
<StgValue><ssdm name="deleted_ones_11_10"/></StgValue>
</operation>

<operation id="4595" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1005  %p_38_i_i_11 = and i1 %carry_31_10, %Range1_all_ones_11_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_11"/></StgValue>
</operation>

<operation id="4596" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1006  %p_not_i_i2_s = xor i1 %deleted_zeros_11_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_s"/></StgValue>
</operation>

<operation id="4597" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1007  %brmerge_i_i8_s = or i1 %tmp_1404, %p_not_i_i2_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_s"/></StgValue>
</operation>

<operation id="4598" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1008  %tmp_358_10 = xor i1 %tmp_1401, true

]]></Node>
<StgValue><ssdm name="tmp_358_10"/></StgValue>
</operation>

<operation id="4599" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1009  %overflow_18_10 = and i1 %brmerge_i_i8_s, %tmp_358_10

]]></Node>
<StgValue><ssdm name="overflow_18_10"/></StgValue>
</operation>

<operation id="4600" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1010  %brmerge40_demorgan_i_210 = and i1 %tmp_1404, %deleted_ones_11_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_210"/></StgValue>
</operation>

<operation id="4601" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1011  %tmp143_demorgan = or i1 %p_38_i_i_11, %brmerge40_demorgan_i_210

]]></Node>
<StgValue><ssdm name="tmp143_demorgan"/></StgValue>
</operation>

<operation id="4602" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1012  %tmp143 = xor i1 %tmp143_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="4603" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1013  %underflow_18_10 = and i1 %tmp_1401, %tmp143

]]></Node>
<StgValue><ssdm name="underflow_18_10"/></StgValue>
</operation>

<operation id="4604" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1014  %brmerge_i_i_i2_s = or i1 %underflow_18_10, %overflow_18_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_s"/></StgValue>
</operation>

<operation id="4605" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp><literal name="carry_31_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1080  %tmp_1415 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_11, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1415"/></StgValue>
</operation>

<operation id="4606" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1086  %deleted_zeros_11_11 = select i1 %carry_31_11, i1 %Range1_all_ones_11_11, i1 %Range1_all_zeros_11_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_11"/></StgValue>
</operation>

<operation id="4607" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="carry_31_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1087  %tmp_356_11 = xor i1 %tmp_1415, true

]]></Node>
<StgValue><ssdm name="tmp_356_11"/></StgValue>
</operation>

<operation id="4608" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp><literal name="carry_31_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1088  %p_41_i_i_12 = and i1 %Range2_all_ones_11_11, %tmp_356_11

]]></Node>
<StgValue><ssdm name="p_41_i_i_12"/></StgValue>
</operation>

<operation id="4609" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1089  %deleted_ones_11_11 = select i1 %carry_31_11, i1 %p_41_i_i_12, i1 %Range1_all_ones_11_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11_11"/></StgValue>
</operation>

<operation id="4610" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1090  %p_38_i_i_12 = and i1 %carry_31_11, %Range1_all_ones_11_11

]]></Node>
<StgValue><ssdm name="p_38_i_i_12"/></StgValue>
</operation>

<operation id="4611" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1091  %p_not_i_i2_11 = xor i1 %deleted_zeros_11_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_11"/></StgValue>
</operation>

<operation id="4612" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1092  %brmerge_i_i8_11 = or i1 %tmp_1414, %p_not_i_i2_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_11"/></StgValue>
</operation>

<operation id="4613" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1093  %tmp_358_11 = xor i1 %tmp_1411, true

]]></Node>
<StgValue><ssdm name="tmp_358_11"/></StgValue>
</operation>

<operation id="4614" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1094  %overflow_18_11 = and i1 %brmerge_i_i8_11, %tmp_358_11

]]></Node>
<StgValue><ssdm name="overflow_18_11"/></StgValue>
</operation>

<operation id="4615" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1095  %brmerge40_demorgan_i_212 = and i1 %tmp_1414, %deleted_ones_11_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_212"/></StgValue>
</operation>

<operation id="4616" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1096  %tmp147_demorgan = or i1 %p_38_i_i_12, %brmerge40_demorgan_i_212

]]></Node>
<StgValue><ssdm name="tmp147_demorgan"/></StgValue>
</operation>

<operation id="4617" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1097  %tmp147 = xor i1 %tmp147_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="4618" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1098  %underflow_18_11 = and i1 %tmp_1411, %tmp147

]]></Node>
<StgValue><ssdm name="underflow_18_11"/></StgValue>
</operation>

<operation id="4619" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1099  %brmerge_i_i_i2_11 = or i1 %underflow_18_11, %overflow_18_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_11"/></StgValue>
</operation>

<operation id="4620" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp><literal name="carry_31_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1165  %tmp_1425 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_12, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1425"/></StgValue>
</operation>

<operation id="4621" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1171  %deleted_zeros_11_12 = select i1 %carry_31_12, i1 %Range1_all_ones_11_12, i1 %Range1_all_zeros_11_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_12"/></StgValue>
</operation>

<operation id="4622" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp><literal name="carry_31_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1172  %tmp_356_12 = xor i1 %tmp_1425, true

]]></Node>
<StgValue><ssdm name="tmp_356_12"/></StgValue>
</operation>

<operation id="4623" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="carry_31_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1173  %p_41_i_i_13 = and i1 %Range2_all_ones_11_12, %tmp_356_12

]]></Node>
<StgValue><ssdm name="p_41_i_i_13"/></StgValue>
</operation>

<operation id="4624" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1174  %deleted_ones_11_12 = select i1 %carry_31_12, i1 %p_41_i_i_13, i1 %Range1_all_ones_11_12

]]></Node>
<StgValue><ssdm name="deleted_ones_11_12"/></StgValue>
</operation>

<operation id="4625" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1175  %p_38_i_i_13 = and i1 %carry_31_12, %Range1_all_ones_11_12

]]></Node>
<StgValue><ssdm name="p_38_i_i_13"/></StgValue>
</operation>

<operation id="4626" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1176  %p_not_i_i2_12 = xor i1 %deleted_zeros_11_12, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_12"/></StgValue>
</operation>

<operation id="4627" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1177  %brmerge_i_i8_12 = or i1 %tmp_1424, %p_not_i_i2_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_12"/></StgValue>
</operation>

<operation id="4628" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1178  %tmp_358_12 = xor i1 %tmp_1421, true

]]></Node>
<StgValue><ssdm name="tmp_358_12"/></StgValue>
</operation>

<operation id="4629" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1179  %overflow_18_12 = and i1 %brmerge_i_i8_12, %tmp_358_12

]]></Node>
<StgValue><ssdm name="overflow_18_12"/></StgValue>
</operation>

<operation id="4630" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1180  %brmerge40_demorgan_i_214 = and i1 %tmp_1424, %deleted_ones_11_12

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_214"/></StgValue>
</operation>

<operation id="4631" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1181  %tmp151_demorgan = or i1 %p_38_i_i_13, %brmerge40_demorgan_i_214

]]></Node>
<StgValue><ssdm name="tmp151_demorgan"/></StgValue>
</operation>

<operation id="4632" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1182  %tmp151 = xor i1 %tmp151_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="4633" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1183  %underflow_18_12 = and i1 %tmp_1421, %tmp151

]]></Node>
<StgValue><ssdm name="underflow_18_12"/></StgValue>
</operation>

<operation id="4634" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1184  %brmerge_i_i_i2_12 = or i1 %underflow_18_12, %overflow_18_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_12"/></StgValue>
</operation>

<operation id="4635" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="carry_31_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1250  %tmp_1435 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_13, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="4636" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1256  %deleted_zeros_11_13 = select i1 %carry_31_13, i1 %Range1_all_ones_11_13, i1 %Range1_all_zeros_11_13

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_13"/></StgValue>
</operation>

<operation id="4637" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp><literal name="carry_31_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1257  %tmp_356_13 = xor i1 %tmp_1435, true

]]></Node>
<StgValue><ssdm name="tmp_356_13"/></StgValue>
</operation>

<operation id="4638" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp><literal name="carry_31_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1258  %p_41_i_i_14 = and i1 %Range2_all_ones_11_13, %tmp_356_13

]]></Node>
<StgValue><ssdm name="p_41_i_i_14"/></StgValue>
</operation>

<operation id="4639" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1259  %deleted_ones_11_13 = select i1 %carry_31_13, i1 %p_41_i_i_14, i1 %Range1_all_ones_11_13

]]></Node>
<StgValue><ssdm name="deleted_ones_11_13"/></StgValue>
</operation>

<operation id="4640" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1260  %p_38_i_i_14 = and i1 %carry_31_13, %Range1_all_ones_11_13

]]></Node>
<StgValue><ssdm name="p_38_i_i_14"/></StgValue>
</operation>

<operation id="4641" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1261  %p_not_i_i2_13 = xor i1 %deleted_zeros_11_13, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_13"/></StgValue>
</operation>

<operation id="4642" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1262  %brmerge_i_i8_13 = or i1 %tmp_1434, %p_not_i_i2_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_13"/></StgValue>
</operation>

<operation id="4643" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1263  %tmp_358_13 = xor i1 %tmp_1431, true

]]></Node>
<StgValue><ssdm name="tmp_358_13"/></StgValue>
</operation>

<operation id="4644" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1264  %overflow_18_13 = and i1 %brmerge_i_i8_13, %tmp_358_13

]]></Node>
<StgValue><ssdm name="overflow_18_13"/></StgValue>
</operation>

<operation id="4645" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1265  %brmerge40_demorgan_i_216 = and i1 %tmp_1434, %deleted_ones_11_13

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_216"/></StgValue>
</operation>

<operation id="4646" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1266  %tmp155_demorgan = or i1 %p_38_i_i_14, %brmerge40_demorgan_i_216

]]></Node>
<StgValue><ssdm name="tmp155_demorgan"/></StgValue>
</operation>

<operation id="4647" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1267  %tmp155 = xor i1 %tmp155_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="4648" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1268  %underflow_18_13 = and i1 %tmp_1431, %tmp155

]]></Node>
<StgValue><ssdm name="underflow_18_13"/></StgValue>
</operation>

<operation id="4649" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1269  %brmerge_i_i_i2_13 = or i1 %underflow_18_13, %overflow_18_13

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_13"/></StgValue>
</operation>

<operation id="4650" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp><literal name="carry_31_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1335  %tmp_1445 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_14, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="4651" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1341  %deleted_zeros_11_14 = select i1 %carry_31_14, i1 %Range1_all_ones_11_14, i1 %Range1_all_zeros_11_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_14"/></StgValue>
</operation>

<operation id="4652" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="carry_31_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1342  %tmp_356_14 = xor i1 %tmp_1445, true

]]></Node>
<StgValue><ssdm name="tmp_356_14"/></StgValue>
</operation>

<operation id="4653" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp><literal name="carry_31_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1343  %p_41_i_i_15 = and i1 %Range2_all_ones_11_14, %tmp_356_14

]]></Node>
<StgValue><ssdm name="p_41_i_i_15"/></StgValue>
</operation>

<operation id="4654" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1344  %deleted_ones_11_14 = select i1 %carry_31_14, i1 %p_41_i_i_15, i1 %Range1_all_ones_11_14

]]></Node>
<StgValue><ssdm name="deleted_ones_11_14"/></StgValue>
</operation>

<operation id="4655" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1345  %p_38_i_i_15 = and i1 %carry_31_14, %Range1_all_ones_11_14

]]></Node>
<StgValue><ssdm name="p_38_i_i_15"/></StgValue>
</operation>

<operation id="4656" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1346  %p_not_i_i2_14 = xor i1 %deleted_zeros_11_14, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_14"/></StgValue>
</operation>

<operation id="4657" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1347  %brmerge_i_i8_14 = or i1 %tmp_1444, %p_not_i_i2_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_14"/></StgValue>
</operation>

<operation id="4658" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1348  %tmp_358_14 = xor i1 %tmp_1441, true

]]></Node>
<StgValue><ssdm name="tmp_358_14"/></StgValue>
</operation>

<operation id="4659" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1349  %overflow_18_14 = and i1 %brmerge_i_i8_14, %tmp_358_14

]]></Node>
<StgValue><ssdm name="overflow_18_14"/></StgValue>
</operation>

<operation id="4660" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1350  %brmerge40_demorgan_i_218 = and i1 %tmp_1444, %deleted_ones_11_14

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_218"/></StgValue>
</operation>

<operation id="4661" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1351  %tmp159_demorgan = or i1 %p_38_i_i_15, %brmerge40_demorgan_i_218

]]></Node>
<StgValue><ssdm name="tmp159_demorgan"/></StgValue>
</operation>

<operation id="4662" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1352  %tmp159 = xor i1 %tmp159_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="4663" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1353  %underflow_18_14 = and i1 %tmp_1441, %tmp159

]]></Node>
<StgValue><ssdm name="underflow_18_14"/></StgValue>
</operation>

<operation id="4664" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1354  %brmerge_i_i_i2_14 = or i1 %underflow_18_14, %overflow_18_14

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_14"/></StgValue>
</operation>

<operation id="4665" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp><literal name="carry_31_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1420  %tmp_1455 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_15, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1455"/></StgValue>
</operation>

<operation id="4666" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1426  %deleted_zeros_11_15 = select i1 %carry_31_15, i1 %Range1_all_ones_11_15, i1 %Range1_all_zeros_11_15

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_15"/></StgValue>
</operation>

<operation id="4667" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp><literal name="carry_31_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1427  %tmp_356_15 = xor i1 %tmp_1455, true

]]></Node>
<StgValue><ssdm name="tmp_356_15"/></StgValue>
</operation>

<operation id="4668" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="carry_31_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1428  %p_41_i_i_16 = and i1 %Range2_all_ones_11_15, %tmp_356_15

]]></Node>
<StgValue><ssdm name="p_41_i_i_16"/></StgValue>
</operation>

<operation id="4669" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1429  %deleted_ones_11_15 = select i1 %carry_31_15, i1 %p_41_i_i_16, i1 %Range1_all_ones_11_15

]]></Node>
<StgValue><ssdm name="deleted_ones_11_15"/></StgValue>
</operation>

<operation id="4670" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1430  %p_38_i_i_16 = and i1 %carry_31_15, %Range1_all_ones_11_15

]]></Node>
<StgValue><ssdm name="p_38_i_i_16"/></StgValue>
</operation>

<operation id="4671" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1431  %p_not_i_i2_15 = xor i1 %deleted_zeros_11_15, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_15"/></StgValue>
</operation>

<operation id="4672" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1432  %brmerge_i_i8_15 = or i1 %tmp_1454, %p_not_i_i2_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_15"/></StgValue>
</operation>

<operation id="4673" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1433  %tmp_358_15 = xor i1 %tmp_1451, true

]]></Node>
<StgValue><ssdm name="tmp_358_15"/></StgValue>
</operation>

<operation id="4674" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1434  %overflow_18_15 = and i1 %brmerge_i_i8_15, %tmp_358_15

]]></Node>
<StgValue><ssdm name="overflow_18_15"/></StgValue>
</operation>

<operation id="4675" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1435  %brmerge40_demorgan_i_220 = and i1 %tmp_1454, %deleted_ones_11_15

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_220"/></StgValue>
</operation>

<operation id="4676" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1436  %tmp163_demorgan = or i1 %p_38_i_i_16, %brmerge40_demorgan_i_220

]]></Node>
<StgValue><ssdm name="tmp163_demorgan"/></StgValue>
</operation>

<operation id="4677" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1437  %tmp163 = xor i1 %tmp163_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="4678" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1438  %underflow_18_15 = and i1 %tmp_1451, %tmp163

]]></Node>
<StgValue><ssdm name="underflow_18_15"/></StgValue>
</operation>

<operation id="4679" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1439  %brmerge_i_i_i2_15 = or i1 %underflow_18_15, %overflow_18_15

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_15"/></StgValue>
</operation>

<operation id="4680" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="carry_31_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1505  %tmp_1465 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_16, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1465"/></StgValue>
</operation>

<operation id="4681" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1511  %deleted_zeros_11_16 = select i1 %carry_31_16, i1 %Range1_all_ones_11_16, i1 %Range1_all_zeros_11_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_16"/></StgValue>
</operation>

<operation id="4682" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp><literal name="carry_31_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1512  %tmp_356_16 = xor i1 %tmp_1465, true

]]></Node>
<StgValue><ssdm name="tmp_356_16"/></StgValue>
</operation>

<operation id="4683" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp><literal name="carry_31_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1513  %p_41_i_i_17 = and i1 %Range2_all_ones_11_16, %tmp_356_16

]]></Node>
<StgValue><ssdm name="p_41_i_i_17"/></StgValue>
</operation>

<operation id="4684" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1514  %deleted_ones_11_16 = select i1 %carry_31_16, i1 %p_41_i_i_17, i1 %Range1_all_ones_11_16

]]></Node>
<StgValue><ssdm name="deleted_ones_11_16"/></StgValue>
</operation>

<operation id="4685" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1515  %p_38_i_i_17 = and i1 %carry_31_16, %Range1_all_ones_11_16

]]></Node>
<StgValue><ssdm name="p_38_i_i_17"/></StgValue>
</operation>

<operation id="4686" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1516  %p_not_i_i2_16 = xor i1 %deleted_zeros_11_16, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_16"/></StgValue>
</operation>

<operation id="4687" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1517  %brmerge_i_i8_16 = or i1 %tmp_1464, %p_not_i_i2_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_16"/></StgValue>
</operation>

<operation id="4688" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1518  %tmp_358_16 = xor i1 %tmp_1461, true

]]></Node>
<StgValue><ssdm name="tmp_358_16"/></StgValue>
</operation>

<operation id="4689" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1519  %overflow_18_16 = and i1 %brmerge_i_i8_16, %tmp_358_16

]]></Node>
<StgValue><ssdm name="overflow_18_16"/></StgValue>
</operation>

<operation id="4690" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1520  %brmerge40_demorgan_i_222 = and i1 %tmp_1464, %deleted_ones_11_16

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_222"/></StgValue>
</operation>

<operation id="4691" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1521  %tmp167_demorgan = or i1 %p_38_i_i_17, %brmerge40_demorgan_i_222

]]></Node>
<StgValue><ssdm name="tmp167_demorgan"/></StgValue>
</operation>

<operation id="4692" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1522  %tmp167 = xor i1 %tmp167_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="4693" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1523  %underflow_18_16 = and i1 %tmp_1461, %tmp167

]]></Node>
<StgValue><ssdm name="underflow_18_16"/></StgValue>
</operation>

<operation id="4694" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1524  %brmerge_i_i_i2_16 = or i1 %underflow_18_16, %overflow_18_16

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_16"/></StgValue>
</operation>

<operation id="4695" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp><literal name="carry_31_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1590  %tmp_1475 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1475"/></StgValue>
</operation>

<operation id="4696" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1596  %deleted_zeros_11_17 = select i1 %carry_31_17, i1 %Range1_all_ones_11_17, i1 %Range1_all_zeros_11_17

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_17"/></StgValue>
</operation>

<operation id="4697" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="carry_31_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1597  %tmp_356_17 = xor i1 %tmp_1475, true

]]></Node>
<StgValue><ssdm name="tmp_356_17"/></StgValue>
</operation>

<operation id="4698" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp><literal name="carry_31_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1598  %p_41_i_i_18 = and i1 %Range2_all_ones_11_17, %tmp_356_17

]]></Node>
<StgValue><ssdm name="p_41_i_i_18"/></StgValue>
</operation>

<operation id="4699" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1599  %deleted_ones_11_17 = select i1 %carry_31_17, i1 %p_41_i_i_18, i1 %Range1_all_ones_11_17

]]></Node>
<StgValue><ssdm name="deleted_ones_11_17"/></StgValue>
</operation>

<operation id="4700" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1600  %p_38_i_i_18 = and i1 %carry_31_17, %Range1_all_ones_11_17

]]></Node>
<StgValue><ssdm name="p_38_i_i_18"/></StgValue>
</operation>

<operation id="4701" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1601  %p_not_i_i2_17 = xor i1 %deleted_zeros_11_17, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_17"/></StgValue>
</operation>

<operation id="4702" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1602  %brmerge_i_i8_17 = or i1 %tmp_1474, %p_not_i_i2_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_17"/></StgValue>
</operation>

<operation id="4703" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1603  %tmp_358_17 = xor i1 %tmp_1471, true

]]></Node>
<StgValue><ssdm name="tmp_358_17"/></StgValue>
</operation>

<operation id="4704" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1604  %overflow_18_17 = and i1 %brmerge_i_i8_17, %tmp_358_17

]]></Node>
<StgValue><ssdm name="overflow_18_17"/></StgValue>
</operation>

<operation id="4705" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1605  %brmerge40_demorgan_i_224 = and i1 %tmp_1474, %deleted_ones_11_17

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_224"/></StgValue>
</operation>

<operation id="4706" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1606  %tmp171_demorgan = or i1 %p_38_i_i_18, %brmerge40_demorgan_i_224

]]></Node>
<StgValue><ssdm name="tmp171_demorgan"/></StgValue>
</operation>

<operation id="4707" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1607  %tmp171 = xor i1 %tmp171_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="4708" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1608  %underflow_18_17 = and i1 %tmp_1471, %tmp171

]]></Node>
<StgValue><ssdm name="underflow_18_17"/></StgValue>
</operation>

<operation id="4709" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1609  %brmerge_i_i_i2_17 = or i1 %underflow_18_17, %overflow_18_17

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_17"/></StgValue>
</operation>

<operation id="4710" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp><literal name="carry_31_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1675  %tmp_1485 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_18, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1485"/></StgValue>
</operation>

<operation id="4711" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1681  %deleted_zeros_11_18 = select i1 %carry_31_18, i1 %Range1_all_ones_11_18, i1 %Range1_all_zeros_11_18

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_18"/></StgValue>
</operation>

<operation id="4712" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp><literal name="carry_31_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1682  %tmp_356_18 = xor i1 %tmp_1485, true

]]></Node>
<StgValue><ssdm name="tmp_356_18"/></StgValue>
</operation>

<operation id="4713" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="carry_31_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1683  %p_41_i_i_19 = and i1 %Range2_all_ones_11_18, %tmp_356_18

]]></Node>
<StgValue><ssdm name="p_41_i_i_19"/></StgValue>
</operation>

<operation id="4714" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1684  %deleted_ones_11_18 = select i1 %carry_31_18, i1 %p_41_i_i_19, i1 %Range1_all_ones_11_18

]]></Node>
<StgValue><ssdm name="deleted_ones_11_18"/></StgValue>
</operation>

<operation id="4715" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1685  %p_38_i_i_19 = and i1 %carry_31_18, %Range1_all_ones_11_18

]]></Node>
<StgValue><ssdm name="p_38_i_i_19"/></StgValue>
</operation>

<operation id="4716" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1686  %p_not_i_i2_18 = xor i1 %deleted_zeros_11_18, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_18"/></StgValue>
</operation>

<operation id="4717" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1687  %brmerge_i_i8_18 = or i1 %tmp_1484, %p_not_i_i2_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_18"/></StgValue>
</operation>

<operation id="4718" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1688  %tmp_358_18 = xor i1 %tmp_1481, true

]]></Node>
<StgValue><ssdm name="tmp_358_18"/></StgValue>
</operation>

<operation id="4719" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1689  %overflow_18_18 = and i1 %brmerge_i_i8_18, %tmp_358_18

]]></Node>
<StgValue><ssdm name="overflow_18_18"/></StgValue>
</operation>

<operation id="4720" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1690  %brmerge40_demorgan_i_226 = and i1 %tmp_1484, %deleted_ones_11_18

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_226"/></StgValue>
</operation>

<operation id="4721" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1691  %tmp175_demorgan = or i1 %p_38_i_i_19, %brmerge40_demorgan_i_226

]]></Node>
<StgValue><ssdm name="tmp175_demorgan"/></StgValue>
</operation>

<operation id="4722" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1692  %tmp175 = xor i1 %tmp175_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="4723" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1693  %underflow_18_18 = and i1 %tmp_1481, %tmp175

]]></Node>
<StgValue><ssdm name="underflow_18_18"/></StgValue>
</operation>

<operation id="4724" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1694  %brmerge_i_i_i2_18 = or i1 %underflow_18_18, %overflow_18_18

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_18"/></StgValue>
</operation>

<operation id="4725" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="carry_31_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1760  %tmp_1495 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_19, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1495"/></StgValue>
</operation>

<operation id="4726" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1766  %deleted_zeros_11_19 = select i1 %carry_31_19, i1 %Range1_all_ones_11_19, i1 %Range1_all_zeros_11_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_19"/></StgValue>
</operation>

<operation id="4727" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="carry_31_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1767  %tmp_356_19 = xor i1 %tmp_1495, true

]]></Node>
<StgValue><ssdm name="tmp_356_19"/></StgValue>
</operation>

<operation id="4728" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp><literal name="carry_31_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1768  %p_41_i_i_20 = and i1 %Range2_all_ones_11_19, %tmp_356_19

]]></Node>
<StgValue><ssdm name="p_41_i_i_20"/></StgValue>
</operation>

<operation id="4729" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1769  %deleted_ones_11_19 = select i1 %carry_31_19, i1 %p_41_i_i_20, i1 %Range1_all_ones_11_19

]]></Node>
<StgValue><ssdm name="deleted_ones_11_19"/></StgValue>
</operation>

<operation id="4730" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1770  %p_38_i_i_20 = and i1 %carry_31_19, %Range1_all_ones_11_19

]]></Node>
<StgValue><ssdm name="p_38_i_i_20"/></StgValue>
</operation>

<operation id="4731" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1771  %p_not_i_i2_19 = xor i1 %deleted_zeros_11_19, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_19"/></StgValue>
</operation>

<operation id="4732" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1772  %brmerge_i_i8_19 = or i1 %tmp_1494, %p_not_i_i2_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_19"/></StgValue>
</operation>

<operation id="4733" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1773  %tmp_358_19 = xor i1 %tmp_1491, true

]]></Node>
<StgValue><ssdm name="tmp_358_19"/></StgValue>
</operation>

<operation id="4734" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1774  %overflow_18_19 = and i1 %brmerge_i_i8_19, %tmp_358_19

]]></Node>
<StgValue><ssdm name="overflow_18_19"/></StgValue>
</operation>

<operation id="4735" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1775  %brmerge40_demorgan_i_228 = and i1 %tmp_1494, %deleted_ones_11_19

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_228"/></StgValue>
</operation>

<operation id="4736" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1776  %tmp179_demorgan = or i1 %p_38_i_i_20, %brmerge40_demorgan_i_228

]]></Node>
<StgValue><ssdm name="tmp179_demorgan"/></StgValue>
</operation>

<operation id="4737" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1777  %tmp179 = xor i1 %tmp179_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="4738" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1778  %underflow_18_19 = and i1 %tmp_1491, %tmp179

]]></Node>
<StgValue><ssdm name="underflow_18_19"/></StgValue>
</operation>

<operation id="4739" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1779  %brmerge_i_i_i2_19 = or i1 %underflow_18_19, %overflow_18_19

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_19"/></StgValue>
</operation>

<operation id="4740" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="carry_31_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1845  %tmp_1505 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_20, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1505"/></StgValue>
</operation>

<operation id="4741" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1851  %deleted_zeros_11_20 = select i1 %carry_31_20, i1 %Range1_all_ones_11_20, i1 %Range1_all_zeros_11_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_20"/></StgValue>
</operation>

<operation id="4742" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="carry_31_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1852  %tmp_356_20 = xor i1 %tmp_1505, true

]]></Node>
<StgValue><ssdm name="tmp_356_20"/></StgValue>
</operation>

<operation id="4743" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp><literal name="carry_31_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1853  %p_41_i_i_21 = and i1 %Range2_all_ones_11_20, %tmp_356_20

]]></Node>
<StgValue><ssdm name="p_41_i_i_21"/></StgValue>
</operation>

<operation id="4744" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1854  %deleted_ones_11_20 = select i1 %carry_31_20, i1 %p_41_i_i_21, i1 %Range1_all_ones_11_20

]]></Node>
<StgValue><ssdm name="deleted_ones_11_20"/></StgValue>
</operation>

<operation id="4745" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1855  %p_38_i_i_21 = and i1 %carry_31_20, %Range1_all_ones_11_20

]]></Node>
<StgValue><ssdm name="p_38_i_i_21"/></StgValue>
</operation>

<operation id="4746" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1856  %p_not_i_i2_20 = xor i1 %deleted_zeros_11_20, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_20"/></StgValue>
</operation>

<operation id="4747" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1857  %brmerge_i_i8_20 = or i1 %tmp_1504, %p_not_i_i2_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_20"/></StgValue>
</operation>

<operation id="4748" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1858  %tmp_358_20 = xor i1 %tmp_1501, true

]]></Node>
<StgValue><ssdm name="tmp_358_20"/></StgValue>
</operation>

<operation id="4749" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1859  %overflow_18_20 = and i1 %brmerge_i_i8_20, %tmp_358_20

]]></Node>
<StgValue><ssdm name="overflow_18_20"/></StgValue>
</operation>

<operation id="4750" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1860  %brmerge40_demorgan_i_230 = and i1 %tmp_1504, %deleted_ones_11_20

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_230"/></StgValue>
</operation>

<operation id="4751" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1861  %tmp183_demorgan = or i1 %p_38_i_i_21, %brmerge40_demorgan_i_230

]]></Node>
<StgValue><ssdm name="tmp183_demorgan"/></StgValue>
</operation>

<operation id="4752" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1862  %tmp183 = xor i1 %tmp183_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="4753" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1863  %underflow_18_20 = and i1 %tmp_1501, %tmp183

]]></Node>
<StgValue><ssdm name="underflow_18_20"/></StgValue>
</operation>

<operation id="4754" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1864  %brmerge_i_i_i2_20 = or i1 %underflow_18_20, %overflow_18_20

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_20"/></StgValue>
</operation>

<operation id="4755" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp><literal name="carry_31_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:1930  %tmp_1515 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1515"/></StgValue>
</operation>

<operation id="4756" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1936  %deleted_zeros_11_21 = select i1 %carry_31_21, i1 %Range1_all_ones_11_21, i1 %Range1_all_zeros_11_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_21"/></StgValue>
</operation>

<operation id="4757" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="carry_31_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1937  %tmp_356_21 = xor i1 %tmp_1515, true

]]></Node>
<StgValue><ssdm name="tmp_356_21"/></StgValue>
</operation>

<operation id="4758" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="carry_31_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1938  %p_41_i_i_22 = and i1 %Range2_all_ones_11_21, %tmp_356_21

]]></Node>
<StgValue><ssdm name="p_41_i_i_22"/></StgValue>
</operation>

<operation id="4759" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1939  %deleted_ones_11_21 = select i1 %carry_31_21, i1 %p_41_i_i_22, i1 %Range1_all_ones_11_21

]]></Node>
<StgValue><ssdm name="deleted_ones_11_21"/></StgValue>
</operation>

<operation id="4760" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1940  %p_38_i_i_22 = and i1 %carry_31_21, %Range1_all_ones_11_21

]]></Node>
<StgValue><ssdm name="p_38_i_i_22"/></StgValue>
</operation>

<operation id="4761" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1941  %p_not_i_i2_21 = xor i1 %deleted_zeros_11_21, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_21"/></StgValue>
</operation>

<operation id="4762" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1942  %brmerge_i_i8_21 = or i1 %tmp_1514, %p_not_i_i2_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_21"/></StgValue>
</operation>

<operation id="4763" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1943  %tmp_358_21 = xor i1 %tmp_1511, true

]]></Node>
<StgValue><ssdm name="tmp_358_21"/></StgValue>
</operation>

<operation id="4764" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1944  %overflow_18_21 = and i1 %brmerge_i_i8_21, %tmp_358_21

]]></Node>
<StgValue><ssdm name="overflow_18_21"/></StgValue>
</operation>

<operation id="4765" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1945  %brmerge40_demorgan_i_232 = and i1 %tmp_1514, %deleted_ones_11_21

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_232"/></StgValue>
</operation>

<operation id="4766" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1946  %tmp187_demorgan = or i1 %p_38_i_i_22, %brmerge40_demorgan_i_232

]]></Node>
<StgValue><ssdm name="tmp187_demorgan"/></StgValue>
</operation>

<operation id="4767" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1947  %tmp187 = xor i1 %tmp187_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="4768" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1948  %underflow_18_21 = and i1 %tmp_1511, %tmp187

]]></Node>
<StgValue><ssdm name="underflow_18_21"/></StgValue>
</operation>

<operation id="4769" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1949  %brmerge_i_i_i2_21 = or i1 %underflow_18_21, %overflow_18_21

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_21"/></StgValue>
</operation>

<operation id="4770" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="carry_31_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader88.preheader_ifconv:2015  %tmp_1525 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_113_22, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1525"/></StgValue>
</operation>

<operation id="4771" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2021  %deleted_zeros_11_22 = select i1 %carry_31_22, i1 %Range1_all_ones_11_22, i1 %Range1_all_zeros_11_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_11_22"/></StgValue>
</operation>

<operation id="4772" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp><literal name="carry_31_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2022  %tmp_356_22 = xor i1 %tmp_1525, true

]]></Node>
<StgValue><ssdm name="tmp_356_22"/></StgValue>
</operation>

<operation id="4773" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp><literal name="carry_31_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2023  %p_41_i_i_s = and i1 %Range2_all_ones_11_22, %tmp_356_22

]]></Node>
<StgValue><ssdm name="p_41_i_i_s"/></StgValue>
</operation>

<operation id="4774" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2024  %deleted_ones_11_22 = select i1 %carry_31_22, i1 %p_41_i_i_s, i1 %Range1_all_ones_11_22

]]></Node>
<StgValue><ssdm name="deleted_ones_11_22"/></StgValue>
</operation>

<operation id="4775" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2025  %p_38_i_i_s = and i1 %carry_31_22, %Range1_all_ones_11_22

]]></Node>
<StgValue><ssdm name="p_38_i_i_s"/></StgValue>
</operation>

<operation id="4776" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2026  %p_not_i_i2_22 = xor i1 %deleted_zeros_11_22, true

]]></Node>
<StgValue><ssdm name="p_not_i_i2_22"/></StgValue>
</operation>

<operation id="4777" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2027  %brmerge_i_i8_22 = or i1 %tmp_1524, %p_not_i_i2_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i8_22"/></StgValue>
</operation>

<operation id="4778" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2028  %tmp_358_22 = xor i1 %tmp_1521, true

]]></Node>
<StgValue><ssdm name="tmp_358_22"/></StgValue>
</operation>

<operation id="4779" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2029  %overflow_18_22 = and i1 %brmerge_i_i8_22, %tmp_358_22

]]></Node>
<StgValue><ssdm name="overflow_18_22"/></StgValue>
</operation>

<operation id="4780" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2030  %brmerge40_demorgan_i_234 = and i1 %tmp_1524, %deleted_ones_11_22

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_234"/></StgValue>
</operation>

<operation id="4781" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2031  %tmp191_demorgan = or i1 %p_38_i_i_s, %brmerge40_demorgan_i_234

]]></Node>
<StgValue><ssdm name="tmp191_demorgan"/></StgValue>
</operation>

<operation id="4782" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2032  %tmp191 = xor i1 %tmp191_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="4783" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2033  %underflow_18_22 = and i1 %tmp_1521, %tmp191

]]></Node>
<StgValue><ssdm name="underflow_18_22"/></StgValue>
</operation>

<operation id="4784" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2034  %brmerge_i_i_i2_22 = or i1 %underflow_18_22, %overflow_18_22

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i2_22"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="4785" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:80  %tmp100 = or i1 %brmerge40_demorgan_i_188, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="4786" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:81  %underflow_18_not = or i1 %tmp100, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_18_not"/></StgValue>
</operation>

<operation id="4787" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:82  %p_Val2_115_mux = select i1 %brmerge_i_i_i2, i8 127, i8 %p_Val2_39

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux"/></StgValue>
</operation>

<operation id="4788" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:83  %p_Val2_2 = select i1 %underflow_18, i8 -128, i8 %p_Val2_39

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="4789" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:84  %this_assign_48_1 = select i1 %underflow_18_not, i8 %p_Val2_115_mux, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="this_assign_48_1"/></StgValue>
</operation>

<operation id="4790" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:85  store i8 %this_assign_48_1, i8* %buffer1_1_96_4x4_p_V_194, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4791" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:165  %tmp104 = or i1 %brmerge40_demorgan_i_190, %tmp_358_1

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="4792" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:166  %underflow_18_not_1 = or i1 %tmp104, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_18_not_1"/></StgValue>
</operation>

<operation id="4793" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:167  %p_Val2_115_mux_1 = select i1 %brmerge_i_i_i2_1, i8 127, i8 %p_Val2_115_1

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_1"/></StgValue>
</operation>

<operation id="4794" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:168  %p_Val2_115_1_296 = select i1 %underflow_18_1, i8 -128, i8 %p_Val2_115_1

]]></Node>
<StgValue><ssdm name="p_Val2_115_1_296"/></StgValue>
</operation>

<operation id="4795" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:169  %this_assign_48_1_1 = select i1 %underflow_18_not_1, i8 %p_Val2_115_mux_1, i8 %p_Val2_115_1_296

]]></Node>
<StgValue><ssdm name="this_assign_48_1_1"/></StgValue>
</operation>

<operation id="4796" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:170  store i8 %this_assign_48_1_1, i8* %buffer1_1_96_4x4_p_V_200, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4797" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:250  %tmp108 = or i1 %brmerge40_demorgan_i_192, %tmp_358_2

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="4798" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:251  %underflow_18_not_2 = or i1 %tmp108, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_18_not_2"/></StgValue>
</operation>

<operation id="4799" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:252  %p_Val2_115_mux_2 = select i1 %brmerge_i_i_i2_2, i8 127, i8 %p_Val2_115_2

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_2"/></StgValue>
</operation>

<operation id="4800" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:253  %p_Val2_115_2_298 = select i1 %underflow_18_2, i8 -128, i8 %p_Val2_115_2

]]></Node>
<StgValue><ssdm name="p_Val2_115_2_298"/></StgValue>
</operation>

<operation id="4801" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:254  %this_assign_48_1_2 = select i1 %underflow_18_not_2, i8 %p_Val2_115_mux_2, i8 %p_Val2_115_2_298

]]></Node>
<StgValue><ssdm name="this_assign_48_1_2"/></StgValue>
</operation>

<operation id="4802" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:255  store i8 %this_assign_48_1_2, i8* %buffer1_1_96_4x4_p_V_196, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4803" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:335  %tmp112 = or i1 %brmerge40_demorgan_i_194, %tmp_358_3

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="4804" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:336  %underflow_18_not_3 = or i1 %tmp112, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_18_not_3"/></StgValue>
</operation>

<operation id="4805" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:337  %p_Val2_115_mux_3 = select i1 %brmerge_i_i_i2_3, i8 127, i8 %p_Val2_115_3

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_3"/></StgValue>
</operation>

<operation id="4806" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:338  %p_Val2_115_3_300 = select i1 %underflow_18_3, i8 -128, i8 %p_Val2_115_3

]]></Node>
<StgValue><ssdm name="p_Val2_115_3_300"/></StgValue>
</operation>

<operation id="4807" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:339  %this_assign_48_1_3 = select i1 %underflow_18_not_3, i8 %p_Val2_115_mux_3, i8 %p_Val2_115_3_300

]]></Node>
<StgValue><ssdm name="this_assign_48_1_3"/></StgValue>
</operation>

<operation id="4808" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:340  store i8 %this_assign_48_1_3, i8* %buffer1_1_96_4x4_p_V_204, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4809" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:420  %tmp116 = or i1 %brmerge40_demorgan_i_196, %tmp_358_4

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="4810" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:421  %underflow_18_not_4 = or i1 %tmp116, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_18_not_4"/></StgValue>
</operation>

<operation id="4811" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:422  %p_Val2_115_mux_4 = select i1 %brmerge_i_i_i2_4, i8 127, i8 %p_Val2_115_4

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_4"/></StgValue>
</operation>

<operation id="4812" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:423  %p_Val2_115_4_302 = select i1 %underflow_18_4, i8 -128, i8 %p_Val2_115_4

]]></Node>
<StgValue><ssdm name="p_Val2_115_4_302"/></StgValue>
</operation>

<operation id="4813" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:424  %this_assign_48_1_4 = select i1 %underflow_18_not_4, i8 %p_Val2_115_mux_4, i8 %p_Val2_115_4_302

]]></Node>
<StgValue><ssdm name="this_assign_48_1_4"/></StgValue>
</operation>

<operation id="4814" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:425  store i8 %this_assign_48_1_4, i8* %buffer1_1_96_4x4_p_V_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4815" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:505  %tmp120 = or i1 %brmerge40_demorgan_i_198, %tmp_358_5

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="4816" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:506  %underflow_18_not_5 = or i1 %tmp120, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_18_not_5"/></StgValue>
</operation>

<operation id="4817" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:507  %p_Val2_115_mux_5 = select i1 %brmerge_i_i_i2_5, i8 127, i8 %p_Val2_115_5

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_5"/></StgValue>
</operation>

<operation id="4818" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:508  %p_Val2_115_5_304 = select i1 %underflow_18_5, i8 -128, i8 %p_Val2_115_5

]]></Node>
<StgValue><ssdm name="p_Val2_115_5_304"/></StgValue>
</operation>

<operation id="4819" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:509  %this_assign_48_1_5 = select i1 %underflow_18_not_5, i8 %p_Val2_115_mux_5, i8 %p_Val2_115_5_304

]]></Node>
<StgValue><ssdm name="this_assign_48_1_5"/></StgValue>
</operation>

<operation id="4820" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:510  store i8 %this_assign_48_1_5, i8* %buffer1_1_96_4x4_p_V_202, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4821" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:590  %tmp124 = or i1 %brmerge40_demorgan_i_200, %tmp_358_6

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="4822" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:591  %underflow_18_not_6 = or i1 %tmp124, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_18_not_6"/></StgValue>
</operation>

<operation id="4823" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:592  %p_Val2_115_mux_6 = select i1 %brmerge_i_i_i2_6, i8 127, i8 %p_Val2_115_6

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_6"/></StgValue>
</operation>

<operation id="4824" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:593  %p_Val2_115_6_306 = select i1 %underflow_18_6, i8 -128, i8 %p_Val2_115_6

]]></Node>
<StgValue><ssdm name="p_Val2_115_6_306"/></StgValue>
</operation>

<operation id="4825" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:594  %this_assign_48_1_6 = select i1 %underflow_18_not_6, i8 %p_Val2_115_mux_6, i8 %p_Val2_115_6_306

]]></Node>
<StgValue><ssdm name="this_assign_48_1_6"/></StgValue>
</operation>

<operation id="4826" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:595  store i8 %this_assign_48_1_6, i8* %buffer1_1_96_4x4_p_V_206, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4827" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:675  %tmp128 = or i1 %brmerge40_demorgan_i_202, %tmp_358_7

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="4828" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:676  %underflow_18_not_7 = or i1 %tmp128, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_18_not_7"/></StgValue>
</operation>

<operation id="4829" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:677  %p_Val2_115_mux_7 = select i1 %brmerge_i_i_i2_7, i8 127, i8 %p_Val2_115_7

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_7"/></StgValue>
</operation>

<operation id="4830" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:678  %p_Val2_115_7_308 = select i1 %underflow_18_7, i8 -128, i8 %p_Val2_115_7

]]></Node>
<StgValue><ssdm name="p_Val2_115_7_308"/></StgValue>
</operation>

<operation id="4831" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:679  %this_assign_48_1_7 = select i1 %underflow_18_not_7, i8 %p_Val2_115_mux_7, i8 %p_Val2_115_7_308

]]></Node>
<StgValue><ssdm name="this_assign_48_1_7"/></StgValue>
</operation>

<operation id="4832" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:680  store i8 %this_assign_48_1_7, i8* %buffer1_1_96_4x4_p_V_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4833" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:760  %tmp132 = or i1 %brmerge40_demorgan_i_204, %tmp_358_8

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="4834" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:761  %underflow_18_not_8 = or i1 %tmp132, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_18_not_8"/></StgValue>
</operation>

<operation id="4835" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:762  %p_Val2_115_mux_8 = select i1 %brmerge_i_i_i2_8, i8 127, i8 %p_Val2_115_8

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_8"/></StgValue>
</operation>

<operation id="4836" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:763  %p_Val2_115_8_310 = select i1 %underflow_18_8, i8 -128, i8 %p_Val2_115_8

]]></Node>
<StgValue><ssdm name="p_Val2_115_8_310"/></StgValue>
</operation>

<operation id="4837" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:764  %this_assign_48_1_8 = select i1 %underflow_18_not_8, i8 %p_Val2_115_mux_8, i8 %p_Val2_115_8_310

]]></Node>
<StgValue><ssdm name="this_assign_48_1_8"/></StgValue>
</operation>

<operation id="4838" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:765  store i8 %this_assign_48_1_8, i8* %buffer1_1_96_4x4_p_V_198, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4839" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:845  %tmp136 = or i1 %brmerge40_demorgan_i_206, %tmp_358_9

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="4840" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:846  %underflow_18_not_9 = or i1 %tmp136, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_18_not_9"/></StgValue>
</operation>

<operation id="4841" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:847  %p_Val2_115_mux_9 = select i1 %brmerge_i_i_i2_9, i8 127, i8 %p_Val2_115_9

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_9"/></StgValue>
</operation>

<operation id="4842" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:848  %p_Val2_115_9_312 = select i1 %underflow_18_9, i8 -128, i8 %p_Val2_115_9

]]></Node>
<StgValue><ssdm name="p_Val2_115_9_312"/></StgValue>
</operation>

<operation id="4843" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:849  %this_assign_48_1_9 = select i1 %underflow_18_not_9, i8 %p_Val2_115_mux_9, i8 %p_Val2_115_9_312

]]></Node>
<StgValue><ssdm name="this_assign_48_1_9"/></StgValue>
</operation>

<operation id="4844" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:850  store i8 %this_assign_48_1_9, i8* %buffer1_1_96_4x4_p_V_210, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4845" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:930  %tmp140 = or i1 %brmerge40_demorgan_i_208, %tmp_358_s

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="4846" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:931  %underflow_18_not_s = or i1 %tmp140, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_18_not_s"/></StgValue>
</operation>

<operation id="4847" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:932  %p_Val2_115_mux_s = select i1 %brmerge_i_i_i2_10, i8 127, i8 %p_Val2_115_s

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_s"/></StgValue>
</operation>

<operation id="4848" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:933  %p_Val2_115_s_314 = select i1 %underflow_18_s, i8 -128, i8 %p_Val2_115_s

]]></Node>
<StgValue><ssdm name="p_Val2_115_s_314"/></StgValue>
</operation>

<operation id="4849" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:934  %this_assign_48_1_s = select i1 %underflow_18_not_s, i8 %p_Val2_115_mux_s, i8 %p_Val2_115_s_314

]]></Node>
<StgValue><ssdm name="this_assign_48_1_s"/></StgValue>
</operation>

<operation id="4850" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:935  store i8 %this_assign_48_1_s, i8* %buffer1_1_96_4x4_p_V_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4851" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1015  %tmp144 = or i1 %brmerge40_demorgan_i_210, %tmp_358_10

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="4852" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1016  %underflow_18_not_10 = or i1 %tmp144, %p_38_i_i_11

]]></Node>
<StgValue><ssdm name="underflow_18_not_10"/></StgValue>
</operation>

<operation id="4853" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1017  %p_Val2_115_mux_10 = select i1 %brmerge_i_i_i2_s, i8 127, i8 %p_Val2_115_10

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_10"/></StgValue>
</operation>

<operation id="4854" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1018  %p_Val2_115_10_316 = select i1 %underflow_18_10, i8 -128, i8 %p_Val2_115_10

]]></Node>
<StgValue><ssdm name="p_Val2_115_10_316"/></StgValue>
</operation>

<operation id="4855" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1019  %this_assign_48_1_10 = select i1 %underflow_18_not_10, i8 %p_Val2_115_mux_10, i8 %p_Val2_115_10_316

]]></Node>
<StgValue><ssdm name="this_assign_48_1_10"/></StgValue>
</operation>

<operation id="4856" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1020  store i8 %this_assign_48_1_10, i8* %buffer1_1_96_4x4_p_V_212, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4857" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1100  %tmp148 = or i1 %brmerge40_demorgan_i_212, %tmp_358_11

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="4858" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1101  %underflow_18_not_11 = or i1 %tmp148, %p_38_i_i_12

]]></Node>
<StgValue><ssdm name="underflow_18_not_11"/></StgValue>
</operation>

<operation id="4859" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1102  %p_Val2_115_mux_11 = select i1 %brmerge_i_i_i2_11, i8 127, i8 %p_Val2_115_11

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_11"/></StgValue>
</operation>

<operation id="4860" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1103  %p_Val2_115_11_318 = select i1 %underflow_18_11, i8 -128, i8 %p_Val2_115_11

]]></Node>
<StgValue><ssdm name="p_Val2_115_11_318"/></StgValue>
</operation>

<operation id="4861" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1104  %this_assign_48_1_11 = select i1 %underflow_18_not_11, i8 %p_Val2_115_mux_11, i8 %p_Val2_115_11_318

]]></Node>
<StgValue><ssdm name="this_assign_48_1_11"/></StgValue>
</operation>

<operation id="4862" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1105  store i8 %this_assign_48_1_11, i8* %buffer1_1_96_4x4_p_V_214, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4863" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1185  %tmp152 = or i1 %brmerge40_demorgan_i_214, %tmp_358_12

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="4864" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1186  %underflow_18_not_12 = or i1 %tmp152, %p_38_i_i_13

]]></Node>
<StgValue><ssdm name="underflow_18_not_12"/></StgValue>
</operation>

<operation id="4865" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1187  %p_Val2_115_mux_12 = select i1 %brmerge_i_i_i2_12, i8 127, i8 %p_Val2_115_12

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_12"/></StgValue>
</operation>

<operation id="4866" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1188  %p_Val2_115_12_320 = select i1 %underflow_18_12, i8 -128, i8 %p_Val2_115_12

]]></Node>
<StgValue><ssdm name="p_Val2_115_12_320"/></StgValue>
</operation>

<operation id="4867" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1189  %this_assign_48_1_12 = select i1 %underflow_18_not_12, i8 %p_Val2_115_mux_12, i8 %p_Val2_115_12_320

]]></Node>
<StgValue><ssdm name="this_assign_48_1_12"/></StgValue>
</operation>

<operation id="4868" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1190  store i8 %this_assign_48_1_12, i8* %buffer1_1_96_4x4_p_V_208, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4869" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1270  %tmp156 = or i1 %brmerge40_demorgan_i_216, %tmp_358_13

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="4870" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1271  %underflow_18_not_13 = or i1 %tmp156, %p_38_i_i_14

]]></Node>
<StgValue><ssdm name="underflow_18_not_13"/></StgValue>
</operation>

<operation id="4871" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1272  %p_Val2_115_mux_13 = select i1 %brmerge_i_i_i2_13, i8 127, i8 %p_Val2_115_13

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_13"/></StgValue>
</operation>

<operation id="4872" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1273  %p_Val2_115_13_322 = select i1 %underflow_18_13, i8 -128, i8 %p_Val2_115_13

]]></Node>
<StgValue><ssdm name="p_Val2_115_13_322"/></StgValue>
</operation>

<operation id="4873" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1274  %this_assign_48_1_13 = select i1 %underflow_18_not_13, i8 %p_Val2_115_mux_13, i8 %p_Val2_115_13_322

]]></Node>
<StgValue><ssdm name="this_assign_48_1_13"/></StgValue>
</operation>

<operation id="4874" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1275  store i8 %this_assign_48_1_13, i8* %buffer1_1_96_4x4_p_V_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4875" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1355  %tmp160 = or i1 %brmerge40_demorgan_i_218, %tmp_358_14

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="4876" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1356  %underflow_18_not_14 = or i1 %tmp160, %p_38_i_i_15

]]></Node>
<StgValue><ssdm name="underflow_18_not_14"/></StgValue>
</operation>

<operation id="4877" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1357  %p_Val2_115_mux_14 = select i1 %brmerge_i_i_i2_14, i8 127, i8 %p_Val2_115_14

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_14"/></StgValue>
</operation>

<operation id="4878" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1358  %p_Val2_115_14_324 = select i1 %underflow_18_14, i8 -128, i8 %p_Val2_115_14

]]></Node>
<StgValue><ssdm name="p_Val2_115_14_324"/></StgValue>
</operation>

<operation id="4879" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1359  %this_assign_48_1_14 = select i1 %underflow_18_not_14, i8 %p_Val2_115_mux_14, i8 %p_Val2_115_14_324

]]></Node>
<StgValue><ssdm name="this_assign_48_1_14"/></StgValue>
</operation>

<operation id="4880" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1360  store i8 %this_assign_48_1_14, i8* %buffer1_1_96_4x4_p_V_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4881" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1440  %tmp164 = or i1 %brmerge40_demorgan_i_220, %tmp_358_15

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="4882" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1441  %underflow_18_not_15 = or i1 %tmp164, %p_38_i_i_16

]]></Node>
<StgValue><ssdm name="underflow_18_not_15"/></StgValue>
</operation>

<operation id="4883" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1442  %p_Val2_115_mux_15 = select i1 %brmerge_i_i_i2_15, i8 127, i8 %p_Val2_115_15

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_15"/></StgValue>
</operation>

<operation id="4884" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1443  %p_Val2_115_15_326 = select i1 %underflow_18_15, i8 -128, i8 %p_Val2_115_15

]]></Node>
<StgValue><ssdm name="p_Val2_115_15_326"/></StgValue>
</operation>

<operation id="4885" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1444  %this_assign_48_1_15 = select i1 %underflow_18_not_15, i8 %p_Val2_115_mux_15, i8 %p_Val2_115_15_326

]]></Node>
<StgValue><ssdm name="this_assign_48_1_15"/></StgValue>
</operation>

<operation id="4886" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1445  store i8 %this_assign_48_1_15, i8* %buffer1_1_96_4x4_p_V_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4887" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1525  %tmp168 = or i1 %brmerge40_demorgan_i_222, %tmp_358_16

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="4888" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1526  %underflow_18_not_16 = or i1 %tmp168, %p_38_i_i_17

]]></Node>
<StgValue><ssdm name="underflow_18_not_16"/></StgValue>
</operation>

<operation id="4889" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1527  %p_Val2_115_mux_16 = select i1 %brmerge_i_i_i2_16, i8 127, i8 %p_Val2_115_16

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_16"/></StgValue>
</operation>

<operation id="4890" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1528  %p_Val2_115_16_328 = select i1 %underflow_18_16, i8 -128, i8 %p_Val2_115_16

]]></Node>
<StgValue><ssdm name="p_Val2_115_16_328"/></StgValue>
</operation>

<operation id="4891" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1529  %this_assign_48_1_16 = select i1 %underflow_18_not_16, i8 %p_Val2_115_mux_16, i8 %p_Val2_115_16_328

]]></Node>
<StgValue><ssdm name="this_assign_48_1_16"/></StgValue>
</operation>

<operation id="4892" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1530  store i8 %this_assign_48_1_16, i8* %buffer1_1_96_4x4_p_V_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4893" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1610  %tmp172 = or i1 %brmerge40_demorgan_i_224, %tmp_358_17

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="4894" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1611  %underflow_18_not_17 = or i1 %tmp172, %p_38_i_i_18

]]></Node>
<StgValue><ssdm name="underflow_18_not_17"/></StgValue>
</operation>

<operation id="4895" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1612  %p_Val2_115_mux_17 = select i1 %brmerge_i_i_i2_17, i8 127, i8 %p_Val2_115_17

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_17"/></StgValue>
</operation>

<operation id="4896" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1613  %p_Val2_115_17_330 = select i1 %underflow_18_17, i8 -128, i8 %p_Val2_115_17

]]></Node>
<StgValue><ssdm name="p_Val2_115_17_330"/></StgValue>
</operation>

<operation id="4897" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1614  %this_assign_48_1_17 = select i1 %underflow_18_not_17, i8 %p_Val2_115_mux_17, i8 %p_Val2_115_17_330

]]></Node>
<StgValue><ssdm name="this_assign_48_1_17"/></StgValue>
</operation>

<operation id="4898" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1615  store i8 %this_assign_48_1_17, i8* %buffer1_1_96_4x4_p_V_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4899" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1695  %tmp176 = or i1 %brmerge40_demorgan_i_226, %tmp_358_18

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="4900" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1696  %underflow_18_not_18 = or i1 %tmp176, %p_38_i_i_19

]]></Node>
<StgValue><ssdm name="underflow_18_not_18"/></StgValue>
</operation>

<operation id="4901" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1697  %p_Val2_115_mux_18 = select i1 %brmerge_i_i_i2_18, i8 127, i8 %p_Val2_115_18

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_18"/></StgValue>
</operation>

<operation id="4902" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1698  %p_Val2_115_18_332 = select i1 %underflow_18_18, i8 -128, i8 %p_Val2_115_18

]]></Node>
<StgValue><ssdm name="p_Val2_115_18_332"/></StgValue>
</operation>

<operation id="4903" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1699  %this_assign_48_1_18 = select i1 %underflow_18_not_18, i8 %p_Val2_115_mux_18, i8 %p_Val2_115_18_332

]]></Node>
<StgValue><ssdm name="this_assign_48_1_18"/></StgValue>
</operation>

<operation id="4904" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1700  store i8 %this_assign_48_1_18, i8* %buffer1_1_96_4x4_p_V_192, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4905" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1780  %tmp180 = or i1 %brmerge40_demorgan_i_228, %tmp_358_19

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="4906" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1781  %underflow_18_not_19 = or i1 %tmp180, %p_38_i_i_20

]]></Node>
<StgValue><ssdm name="underflow_18_not_19"/></StgValue>
</operation>

<operation id="4907" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1782  %p_Val2_115_mux_19 = select i1 %brmerge_i_i_i2_19, i8 127, i8 %p_Val2_115_19

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_19"/></StgValue>
</operation>

<operation id="4908" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1783  %p_Val2_115_19_334 = select i1 %underflow_18_19, i8 -128, i8 %p_Val2_115_19

]]></Node>
<StgValue><ssdm name="p_Val2_115_19_334"/></StgValue>
</operation>

<operation id="4909" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1784  %this_assign_48_1_19 = select i1 %underflow_18_not_19, i8 %p_Val2_115_mux_19, i8 %p_Val2_115_19_334

]]></Node>
<StgValue><ssdm name="this_assign_48_1_19"/></StgValue>
</operation>

<operation id="4910" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1785  store i8 %this_assign_48_1_19, i8* %buffer1_1_96_4x4_p_V_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4911" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1865  %tmp184 = or i1 %brmerge40_demorgan_i_230, %tmp_358_20

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="4912" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1866  %underflow_18_not_20 = or i1 %tmp184, %p_38_i_i_21

]]></Node>
<StgValue><ssdm name="underflow_18_not_20"/></StgValue>
</operation>

<operation id="4913" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1867  %p_Val2_115_mux_20 = select i1 %brmerge_i_i_i2_20, i8 127, i8 %p_Val2_115_20

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_20"/></StgValue>
</operation>

<operation id="4914" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1868  %p_Val2_115_20_336 = select i1 %underflow_18_20, i8 -128, i8 %p_Val2_115_20

]]></Node>
<StgValue><ssdm name="p_Val2_115_20_336"/></StgValue>
</operation>

<operation id="4915" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1869  %this_assign_48_1_20 = select i1 %underflow_18_not_20, i8 %p_Val2_115_mux_20, i8 %p_Val2_115_20_336

]]></Node>
<StgValue><ssdm name="this_assign_48_1_20"/></StgValue>
</operation>

<operation id="4916" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1870  store i8 %this_assign_48_1_20, i8* %buffer1_1_96_4x4_p_V_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4917" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1950  %tmp188 = or i1 %brmerge40_demorgan_i_232, %tmp_358_21

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="4918" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:1951  %underflow_18_not_21 = or i1 %tmp188, %p_38_i_i_22

]]></Node>
<StgValue><ssdm name="underflow_18_not_21"/></StgValue>
</operation>

<operation id="4919" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1952  %p_Val2_115_mux_21 = select i1 %brmerge_i_i_i2_21, i8 127, i8 %p_Val2_115_21

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_21"/></StgValue>
</operation>

<operation id="4920" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1953  %p_Val2_115_21_338 = select i1 %underflow_18_21, i8 -128, i8 %p_Val2_115_21

]]></Node>
<StgValue><ssdm name="p_Val2_115_21_338"/></StgValue>
</operation>

<operation id="4921" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1954  %this_assign_48_1_21 = select i1 %underflow_18_not_21, i8 %p_Val2_115_mux_21, i8 %p_Val2_115_21_338

]]></Node>
<StgValue><ssdm name="this_assign_48_1_21"/></StgValue>
</operation>

<operation id="4922" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:1955  store i8 %this_assign_48_1_21, i8* %buffer1_1_96_4x4_p_V_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4923" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2035  %tmp192 = or i1 %brmerge40_demorgan_i_234, %tmp_358_22

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="4924" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader88.preheader_ifconv:2036  %underflow_18_not_22 = or i1 %tmp192, %p_38_i_i_s

]]></Node>
<StgValue><ssdm name="underflow_18_not_22"/></StgValue>
</operation>

<operation id="4925" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2037  %p_Val2_115_mux_22 = select i1 %brmerge_i_i_i2_22, i8 127, i8 %p_Val2_115_22

]]></Node>
<StgValue><ssdm name="p_Val2_115_mux_22"/></StgValue>
</operation>

<operation id="4926" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2038  %p_Val2_115_22_340 = select i1 %underflow_18_22, i8 -128, i8 %p_Val2_115_22

]]></Node>
<StgValue><ssdm name="p_Val2_115_22_340"/></StgValue>
</operation>

<operation id="4927" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2039  %this_assign_48_1_22 = select i1 %underflow_18_not_22, i8 %p_Val2_115_mux_22, i8 %p_Val2_115_22_340

]]></Node>
<StgValue><ssdm name="this_assign_48_1_22"/></StgValue>
</operation>

<operation id="4928" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader88.preheader_ifconv:2040  store i8 %this_assign_48_1_22, i8* %buffer1_1_96_4x4_p_V_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4929" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="0">
<![CDATA[
.preheader88.preheader_ifconv:2041  br label %.preheader89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="4930" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten8 = phi i11 [ %indvar_flatten_next9, %._crit_edge98 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="4931" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co8 = phi i7 [ %arrayNo_cast2_mid2_v_1, %._crit_edge98 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co8"/></StgValue>
</operation>

<operation id="4932" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten9 = phi i6 [ %indvar_flatten_next8, %._crit_edge98 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="4933" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %h9 = phi i3 [ %h9_cast_mid2, %._crit_edge98 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="4934" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %w10 = phi i3 [ %w_21, %._crit_edge98 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w10"/></StgValue>
</operation>

<operation id="4935" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %exitcond_flatten9 = icmp eq i11 %indvar_flatten8, -512

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="4936" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %indvar_flatten_next9 = add i11 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="4937" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten9, label %6, label %.preheader87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4938" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:0  %co_15 = add i7 1, %co8

]]></Node>
<StgValue><ssdm name="co_15"/></StgValue>
</operation>

<operation id="4939" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader87:2  %exitcond_flatten4 = icmp eq i6 %indvar_flatten9, 16

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="4940" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader87:4  %arrayNo_cast2_mid2_v_1 = select i1 %exitcond_flatten4, i7 %co_15, i7 %co8

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v_1"/></StgValue>
</operation>

<operation id="4941" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader87:60  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4942" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge98:2  %indvar_flatten21_op = add i6 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="4943" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge98:3  %indvar_flatten_next8 = select i1 %exitcond_flatten4, i6 1, i6 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="4944" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:3  %h9_mid = select i1 %exitcond_flatten4, i3 1, i3 %h9

]]></Node>
<StgValue><ssdm name="h9_mid"/></StgValue>
</operation>

<operation id="4945" st_id="50" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="4946" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="16" op_0_bw="7">
<![CDATA[
.preheader87:8  %zext3_cast = zext i7 %arrayNo_cast2_mid2_v_1 to i16

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="4947" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader87:9  %mul3 = mul i16 171, %zext3_cast

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="4948" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader87:10  %tmp_1039 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul3, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="4949" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader87:19  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten4, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="4950" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:20  %exitcond23 = icmp eq i3 %w10, -3

]]></Node>
<StgValue><ssdm name="exitcond23"/></StgValue>
</operation>

<operation id="4951" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader87:21  %exitcond_mid = and i1 %exitcond23, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="4952" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader87:22  %h_5 = add i3 1, %h9_mid

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="4953" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader87:23  %tmp_367 = or i1 %exitcond_mid, %exitcond_flatten4

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="4954" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:24  %w10_mid2 = select i1 %tmp_367, i3 1, i3 %w10

]]></Node>
<StgValue><ssdm name="w10_mid2"/></StgValue>
</operation>

<operation id="4955" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader87:25  %h9_cast_mid2 = select i1 %exitcond_mid, i3 %h_5, i3 %h9_mid

]]></Node>
<StgValue><ssdm name="h9_cast_mid2"/></StgValue>
</operation>

<operation id="4956" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge98:0  %empty_341 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="4957" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge98:1  %w_21 = add i3 %w10_mid2, 1

]]></Node>
<StgValue><ssdm name="w_21"/></StgValue>
</operation>

<operation id="4958" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge98:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="4959" st_id="51" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="4960" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader87:11  %tmp_1040 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_1039, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="4961" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="10" op_0_bw="7">
<![CDATA[
.preheader87:12  %tmp_364 = sext i7 %tmp_1040 to i10

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="4962" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="11" op_0_bw="10">
<![CDATA[
.preheader87:13  %p_shl18_cast = zext i10 %tmp_364 to i11

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="4963" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader87:14  %tmp_1041 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_1039, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="4964" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="8" op_0_bw="5">
<![CDATA[
.preheader87:15  %tmp_365 = sext i5 %tmp_1041 to i8

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="4965" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="11" op_0_bw="8">
<![CDATA[
.preheader87:16  %p_shl19_cast = zext i8 %tmp_365 to i11

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="4966" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader87:17  %tmp_366 = sub i11 %p_shl18_cast, %p_shl19_cast

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="4967" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="12" op_0_bw="11">
<![CDATA[
.preheader87:18  %tmp_384_cast = sext i11 %tmp_366 to i12

]]></Node>
<StgValue><ssdm name="tmp_384_cast"/></StgValue>
</operation>

<operation id="4968" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="12" op_0_bw="3">
<![CDATA[
.preheader87:26  %h9_cast_mid2_cast = zext i3 %h9_cast_mid2 to i12

]]></Node>
<StgValue><ssdm name="h9_cast_mid2_cast"/></StgValue>
</operation>

<operation id="4969" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader87:27  %tmp_368 = add i12 %h9_cast_mid2_cast, %tmp_384_cast

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="4970" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="6" op_0_bw="12">
<![CDATA[
.preheader87:28  %tmp_1042 = trunc i12 %tmp_368 to i6

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="4971" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader87:29  %p_shl16_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_1042, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="4972" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4656" bw="8" op_0_bw="12">
<![CDATA[
.preheader87:30  %tmp_1043 = trunc i12 %tmp_368 to i8

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="4973" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader87:31  %p_shl17_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1043, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="4974" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader87:32  %tmp_369 = sub i9 %p_shl16_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="4975" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="9" op_0_bw="3">
<![CDATA[
.preheader87:33  %w10_cast_cast = zext i3 %w10_mid2 to i9

]]></Node>
<StgValue><ssdm name="w10_cast_cast"/></StgValue>
</operation>

<operation id="4976" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader87:34  %tmp_370 = add i9 %w10_cast_cast, %tmp_369

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="4977" st_id="52" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4978" st_id="53" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4979" st_id="54" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4980" st_id="55" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4981" st_id="56" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4982" st_id="57" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4983" st_id="58" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4984" st_id="59" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="4985" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="32" op_0_bw="9">
<![CDATA[
.preheader87:35  %tmp_390_cast = zext i9 %tmp_370 to i32

]]></Node>
<StgValue><ssdm name="tmp_390_cast"/></StgValue>
</operation>

<operation id="4986" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:36  %buffer1_1_96_4x4_p_V_263 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_263"/></StgValue>
</operation>

<operation id="4987" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:37  %buffer1_1_96_4x4_p_V_264 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_264"/></StgValue>
</operation>

<operation id="4988" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:38  %buffer1_1_96_4x4_p_V_265 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_265"/></StgValue>
</operation>

<operation id="4989" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:39  %buffer1_1_96_4x4_p_V_266 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_266"/></StgValue>
</operation>

<operation id="4990" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:40  %buffer1_1_96_4x4_p_V_267 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_267"/></StgValue>
</operation>

<operation id="4991" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:41  %buffer1_1_96_4x4_p_V_268 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_268"/></StgValue>
</operation>

<operation id="4992" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:42  %buffer1_1_96_4x4_p_V_269 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_269"/></StgValue>
</operation>

<operation id="4993" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:43  %buffer1_1_96_4x4_p_V_270 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_270"/></StgValue>
</operation>

<operation id="4994" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:44  %buffer1_1_96_4x4_p_V_271 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_271"/></StgValue>
</operation>

<operation id="4995" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:45  %buffer1_1_96_4x4_p_V_272 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_272"/></StgValue>
</operation>

<operation id="4996" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:46  %buffer1_1_96_4x4_p_V_273 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_273"/></StgValue>
</operation>

<operation id="4997" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:47  %buffer1_1_96_4x4_p_V_274 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_274"/></StgValue>
</operation>

<operation id="4998" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:48  %buffer1_1_96_4x4_p_V_275 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_275"/></StgValue>
</operation>

<operation id="4999" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:49  %buffer1_1_96_4x4_p_V_276 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_276"/></StgValue>
</operation>

<operation id="5000" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4676" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:50  %buffer1_1_96_4x4_p_V_277 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_277"/></StgValue>
</operation>

<operation id="5001" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:51  %buffer1_1_96_4x4_p_V_278 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_278"/></StgValue>
</operation>

<operation id="5002" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:52  %buffer1_1_96_4x4_p_V_279 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_279"/></StgValue>
</operation>

<operation id="5003" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:53  %buffer1_1_96_4x4_p_V_280 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_280"/></StgValue>
</operation>

<operation id="5004" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4680" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:54  %buffer1_1_96_4x4_p_V_281 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_281"/></StgValue>
</operation>

<operation id="5005" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:55  %buffer1_1_96_4x4_p_V_282 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_282"/></StgValue>
</operation>

<operation id="5006" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:56  %buffer1_1_96_4x4_p_V_283 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_283"/></StgValue>
</operation>

<operation id="5007" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:57  %buffer1_1_96_4x4_p_V_284 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_284"/></StgValue>
</operation>

<operation id="5008" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:58  %buffer1_1_96_4x4_p_V_285 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_285"/></StgValue>
</operation>

<operation id="5009" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader87:59  %buffer1_1_96_4x4_p_V_286 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_390_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_286"/></StgValue>
</operation>

<operation id="5010" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:62  %buffer1_1_96_4x4_p_V_287 = load i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_287"/></StgValue>
</operation>

<operation id="5011" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:63  %buffer1_1_96_4x4_p_V_288 = load i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_288"/></StgValue>
</operation>

<operation id="5012" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:64  %buffer1_1_96_4x4_p_V_289 = load i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_289"/></StgValue>
</operation>

<operation id="5013" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:65  %buffer1_1_96_4x4_p_V_290 = load i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_290"/></StgValue>
</operation>

<operation id="5014" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:66  %buffer1_1_96_4x4_p_V_291 = load i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_291"/></StgValue>
</operation>

<operation id="5015" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:67  %buffer1_1_96_4x4_p_V_292 = load i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_292"/></StgValue>
</operation>

<operation id="5016" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:68  %buffer1_1_96_4x4_p_V_293 = load i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_293"/></StgValue>
</operation>

<operation id="5017" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:69  %buffer1_1_96_4x4_p_V_294 = load i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_294"/></StgValue>
</operation>

<operation id="5018" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:70  %buffer1_1_96_4x4_p_V_295 = load i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_295"/></StgValue>
</operation>

<operation id="5019" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:71  %buffer1_1_96_4x4_p_V_296 = load i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_296"/></StgValue>
</operation>

<operation id="5020" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:72  %buffer1_1_96_4x4_p_V_297 = load i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_297"/></StgValue>
</operation>

<operation id="5021" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:73  %buffer1_1_96_4x4_p_V_298 = load i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_298"/></StgValue>
</operation>

<operation id="5022" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:74  %buffer1_1_96_4x4_p_V_299 = load i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_299"/></StgValue>
</operation>

<operation id="5023" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:75  %buffer1_1_96_4x4_p_V_300 = load i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_300"/></StgValue>
</operation>

<operation id="5024" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:76  %buffer1_1_96_4x4_p_V_301 = load i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_301"/></StgValue>
</operation>

<operation id="5025" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:77  %buffer1_1_96_4x4_p_V_302 = load i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_302"/></StgValue>
</operation>

<operation id="5026" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:78  %buffer1_1_96_4x4_p_V_303 = load i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_303"/></StgValue>
</operation>

<operation id="5027" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:79  %buffer1_1_96_4x4_p_V_304 = load i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_304"/></StgValue>
</operation>

<operation id="5028" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:80  %buffer1_1_96_4x4_p_V_305 = load i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_305"/></StgValue>
</operation>

<operation id="5029" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:81  %buffer1_1_96_4x4_p_V_306 = load i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_306"/></StgValue>
</operation>

<operation id="5030" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:82  %buffer1_1_96_4x4_p_V_307 = load i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_307"/></StgValue>
</operation>

<operation id="5031" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:83  %buffer1_1_96_4x4_p_V_308 = load i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_308"/></StgValue>
</operation>

<operation id="5032" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:84  %buffer1_1_96_4x4_p_V_309 = load i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_309"/></StgValue>
</operation>

<operation id="5033" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:85  %buffer1_1_96_4x4_p_V_310 = load i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_310"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="5034" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader87:1  %empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="5035" st_id="60" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader87:5  %arrayNo_cast2_mid2_v = urem i7 %arrayNo_cast2_mid2_v_1, 24

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2_v"/></StgValue>
</operation>

<operation id="5036" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="32" op_0_bw="7">
<![CDATA[
.preheader87:6  %arrayNo_cast2_mid2 = zext i7 %arrayNo_cast2_mid2_v to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast2_mid2"/></StgValue>
</operation>

<operation id="5037" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="6" op_0_bw="7">
<![CDATA[
.preheader87:7  %tmp_1038 = trunc i7 %arrayNo_cast2_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="5038" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader87:61  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5039" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:62  %buffer1_1_96_4x4_p_V_287 = load i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_287"/></StgValue>
</operation>

<operation id="5040" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:63  %buffer1_1_96_4x4_p_V_288 = load i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_288"/></StgValue>
</operation>

<operation id="5041" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:64  %buffer1_1_96_4x4_p_V_289 = load i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_289"/></StgValue>
</operation>

<operation id="5042" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:65  %buffer1_1_96_4x4_p_V_290 = load i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_290"/></StgValue>
</operation>

<operation id="5043" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:66  %buffer1_1_96_4x4_p_V_291 = load i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_291"/></StgValue>
</operation>

<operation id="5044" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:67  %buffer1_1_96_4x4_p_V_292 = load i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_292"/></StgValue>
</operation>

<operation id="5045" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:68  %buffer1_1_96_4x4_p_V_293 = load i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_293"/></StgValue>
</operation>

<operation id="5046" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:69  %buffer1_1_96_4x4_p_V_294 = load i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_294"/></StgValue>
</operation>

<operation id="5047" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:70  %buffer1_1_96_4x4_p_V_295 = load i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_295"/></StgValue>
</operation>

<operation id="5048" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:71  %buffer1_1_96_4x4_p_V_296 = load i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_296"/></StgValue>
</operation>

<operation id="5049" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:72  %buffer1_1_96_4x4_p_V_297 = load i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_297"/></StgValue>
</operation>

<operation id="5050" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:73  %buffer1_1_96_4x4_p_V_298 = load i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_298"/></StgValue>
</operation>

<operation id="5051" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:74  %buffer1_1_96_4x4_p_V_299 = load i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_299"/></StgValue>
</operation>

<operation id="5052" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:75  %buffer1_1_96_4x4_p_V_300 = load i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_300"/></StgValue>
</operation>

<operation id="5053" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:76  %buffer1_1_96_4x4_p_V_301 = load i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_301"/></StgValue>
</operation>

<operation id="5054" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:77  %buffer1_1_96_4x4_p_V_302 = load i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_302"/></StgValue>
</operation>

<operation id="5055" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:78  %buffer1_1_96_4x4_p_V_303 = load i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_303"/></StgValue>
</operation>

<operation id="5056" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:79  %buffer1_1_96_4x4_p_V_304 = load i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_304"/></StgValue>
</operation>

<operation id="5057" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:80  %buffer1_1_96_4x4_p_V_305 = load i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_305"/></StgValue>
</operation>

<operation id="5058" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:81  %buffer1_1_96_4x4_p_V_306 = load i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_306"/></StgValue>
</operation>

<operation id="5059" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:82  %buffer1_1_96_4x4_p_V_307 = load i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_307"/></StgValue>
</operation>

<operation id="5060" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:83  %buffer1_1_96_4x4_p_V_308 = load i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_308"/></StgValue>
</operation>

<operation id="5061" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:84  %buffer1_1_96_4x4_p_V_309 = load i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_309"/></StgValue>
</operation>

<operation id="5062" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="8" op_0_bw="8">
<![CDATA[
.preheader87:85  %buffer1_1_96_4x4_p_V_310 = load i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_310"/></StgValue>
</operation>

<operation id="5063" st_id="60" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32">
<![CDATA[
.preheader87:86  %tmp_144 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_96_4x4_p_V_287, i8 %buffer1_1_96_4x4_p_V_288, i8 %buffer1_1_96_4x4_p_V_289, i8 %buffer1_1_96_4x4_p_V_290, i8 %buffer1_1_96_4x4_p_V_291, i8 %buffer1_1_96_4x4_p_V_292, i8 %buffer1_1_96_4x4_p_V_293, i8 %buffer1_1_96_4x4_p_V_294, i8 %buffer1_1_96_4x4_p_V_295, i8 %buffer1_1_96_4x4_p_V_296, i8 %buffer1_1_96_4x4_p_V_297, i8 %buffer1_1_96_4x4_p_V_298, i8 %buffer1_1_96_4x4_p_V_299, i8 %buffer1_1_96_4x4_p_V_300, i8 %buffer1_1_96_4x4_p_V_301, i8 %buffer1_1_96_4x4_p_V_302, i8 %buffer1_1_96_4x4_p_V_303, i8 %buffer1_1_96_4x4_p_V_304, i8 %buffer1_1_96_4x4_p_V_305, i8 %buffer1_1_96_4x4_p_V_306, i8 %buffer1_1_96_4x4_p_V_307, i8 %buffer1_1_96_4x4_p_V_308, i8 %buffer1_1_96_4x4_p_V_309, i8 %buffer1_1_96_4x4_p_V_310, i32 %arrayNo_cast2_mid2)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="5064" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader87:87  %tmp_1044 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_144, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="5065" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader87:88  br i1 %tmp_1044, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5066" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i6 %tmp_1038, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5067" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5068" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5069" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5070" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5071" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5072" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5073" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_275, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5074" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5075" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5076" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5077" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5078" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5079" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5080" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5081" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5082" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5083" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5084" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5085" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_283, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5086" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5087" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_286, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5088" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5089" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_285, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5090" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5091" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5092" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5093" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_284, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5094" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5095" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_278, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5096" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5097" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5098" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5099" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_282, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5100" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5101" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_280, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5102" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5103" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5104" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5105" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_281, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5106" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5107" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_277, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5108" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5109" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_279, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5110" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5111" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_276, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5112" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5113" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="!0"/>
<literal name="tmp_1038" val="!1"/>
<literal name="tmp_1038" val="!2"/>
<literal name="tmp_1038" val="!3"/>
<literal name="tmp_1038" val="!4"/>
<literal name="tmp_1038" val="!5"/>
<literal name="tmp_1038" val="!6"/>
<literal name="tmp_1038" val="!7"/>
<literal name="tmp_1038" val="!8"/>
<literal name="tmp_1038" val="!9"/>
<literal name="tmp_1038" val="!10"/>
<literal name="tmp_1038" val="!11"/>
<literal name="tmp_1038" val="!12"/>
<literal name="tmp_1038" val="!13"/>
<literal name="tmp_1038" val="!14"/>
<literal name="tmp_1038" val="!15"/>
<literal name="tmp_1038" val="!16"/>
<literal name="tmp_1038" val="!17"/>
<literal name="tmp_1038" val="!18"/>
<literal name="tmp_1038" val="!19"/>
<literal name="tmp_1038" val="!20"/>
<literal name="tmp_1038" val="!21"/>
<literal name="tmp_1038" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5114" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
<literal name="tmp_1038" val="!0"/>
<literal name="tmp_1038" val="!1"/>
<literal name="tmp_1038" val="!2"/>
<literal name="tmp_1038" val="!3"/>
<literal name="tmp_1038" val="!4"/>
<literal name="tmp_1038" val="!5"/>
<literal name="tmp_1038" val="!6"/>
<literal name="tmp_1038" val="!7"/>
<literal name="tmp_1038" val="!8"/>
<literal name="tmp_1038" val="!9"/>
<literal name="tmp_1038" val="!10"/>
<literal name="tmp_1038" val="!11"/>
<literal name="tmp_1038" val="!12"/>
<literal name="tmp_1038" val="!13"/>
<literal name="tmp_1038" val="!14"/>
<literal name="tmp_1038" val="!15"/>
<literal name="tmp_1038" val="!16"/>
<literal name="tmp_1038" val="!17"/>
<literal name="tmp_1038" val="!18"/>
<literal name="tmp_1038" val="!19"/>
<literal name="tmp_1038" val="!20"/>
<literal name="tmp_1038" val="!21"/>
<literal name="tmp_1038" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5115" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_1044" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i2470:0  br label %._crit_edge98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="5116" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
