
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr  8 23:11:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 947.422 ; gain = 466.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'game_data_path' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_data_path.sv:7]
	Parameter COLUMN_DIMENSION bound to: 16'b0000000000010000 
	Parameter ROW_DIMENSION bound to: 16'b0000000000010000 
	Parameter PIXEL_COUNT bound to: 16'b0000000100000000 
	Parameter BUFFER_SIZE bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/boolean.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compact_shifter' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/compact_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized0' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized0' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized1' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized1' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized2' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized2' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized3' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized3' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bit_reverser' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/bit_reverser.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'bit_reverser' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/bit_reverser.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compact_shifter' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/compact_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'game_cu' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_cu.sv:7]
	Parameter COLUMN_DIMENSION bound to: 16'b0000000000010000 
	Parameter ROW_DIMENSION bound to: 16'b0000000000010000 
	Parameter PIXEL_COUNT bound to: 16'b0000000100000000 
	Parameter BUFFER_SIZE bound to: 11'b10000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_cu.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'game_cu' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_cu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfile' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_regfile.sv:7]
	Parameter COLUMN_DIMENSION bound to: 16'b0000000000010000 
	Parameter ROW_DIMENSION bound to: 16'b0000000000010000 
	Parameter PIXEL_COUNT bound to: 16'b0000000100000000 
	Parameter BUFFER_SIZE bound to: 11'b10000000000 
INFO: [Synth 8-226] default block is never used [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_regfile.sv:135]
INFO: [Synth 8-226] default block is never used [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_regfile.sv:189]
INFO: [Synth 8-6155] done synthesizing module 'game_regfile' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_regfile.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ram_mode' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/ram_mode.sv:7]
	Parameter COLUMN_DIMENSION bound to: 16'b0000000000010000 
	Parameter ROW_DIMENSION bound to: 16'b0000000000010000 
	Parameter PIXEL_COUNT bound to: 16'b0000000100000000 
	Parameter BUFFER_SIZE bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'index_reverser' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/index_reverser.sv:7]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter COLUMN_DIMENSION bound to: 16'b0000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'index_reverser' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/index_reverser.sv:7]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/data_ram.sv:7]
	Parameter ROW_DIMENSION bound to: 16'b0000000000010000 
	Parameter COLUMN_DIMENSION bound to: 16'b0000000000010000 
	Parameter ENCODING_AMOUNT bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_port_ram' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/simple_dual_port_ram.v:47]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ENTRIES bound to: 16'b0000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_port_ram' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/simple_dual_port_ram.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/data_ram.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/data_ram.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ws2812b_driver' [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/ws2812b_driver.sv:7]
	Parameter PIXEL_COUNT bound to: 16'b0000000100000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/ws2812b_driver.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_driver' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/ws2812b_driver.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'ram_mode' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/ram_mode.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'game_data_path' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/game_data_path.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-7129] Port regfile_rd2[31] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[30] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[29] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[28] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[27] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[26] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[25] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[24] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[23] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[22] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[21] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[20] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[19] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[18] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[17] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[16] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[15] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[14] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[13] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[12] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[11] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[10] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[9] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[8] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[7] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[6] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[5] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[4] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[3] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[2] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[1] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[6] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module compact_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[7] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[6] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[6] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[6] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][7] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][6] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][5] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][4] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][3] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][2] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][1] in module alchitry_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0][0] in module alchitry_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.004 ; gain = 597.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.004 ; gain = 597.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.004 ; gain = 597.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1078.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1172.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1172.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.262 ; gain = 691.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.262 ; gain = 691.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.262 ; gain = 691.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_game_fsm_q_reg' in module 'game_cu'
INFO: [Synth 8-802] inferred FSM for state register 'D_fsm_q_reg' in module 'data_ram'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'ws2812b_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                  iSTATE |                              010 |                              011
                 iSTATE2 |                              011 |                              010
                 iSTATE0 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_game_fsm_q_reg' using encoding 'sequential' in module 'game_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                             0000 |                             0000
                 iSTATE4 |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0011
                  iSTATE |                             0011 |                             0100
                 iSTATE1 |                             0100 |                             0010
                 iSTATE3 |                             0101 |                             1010
                 iSTATE6 |                             0110 |                             1001
                 iSTATE2 |                             0111 |                             1011
                iSTATE10 |                             1000 |                             0101
                 iSTATE8 |                             1001 |                             0110
                 iSTATE7 |                             1010 |                             0111
                 iSTATE9 |                             1011 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_fsm_q_reg' using encoding 'sequential' in module 'data_ram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               01
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'ws2812b_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1172.262 ; gain = 691.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 528   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              512 Bit	(256 X 2 bit)          RAMs := 1     
+---Muxes : 
	  16 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	  12 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	  12 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 273   
	   4 Input    1 Bit        Muxes := 65    
	   6 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 13    
	  12 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port regfile_rd2[31] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[30] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[29] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[28] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[27] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[26] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[25] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[24] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[23] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[22] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[21] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[20] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[19] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[18] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[17] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[16] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[15] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[14] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[13] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[12] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[11] in module game_cu is either unconnected or has no load
WARNING: [Synth 8-7129] Port regfile_rd2[10] in module game_cu is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1232.348 ; gain = 751.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+-----------------------------------------+-----------+----------------------+----------------+
|Module Name  | RTL Object                              | Inference | Size (Depth x Width) | Primitives     | 
+-------------+-----------------------------------------+-----------+----------------------+----------------+
|alchitry_top | game_data_path/ram_mode/ram/ram/mem_reg | Implied   | 256 x 2              | RAM128X1D x 4  | 
+-------------+-----------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1265.332 ; gain = 784.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1339.789 ; gain = 859.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+-----------------------------------------+-----------+----------------------+----------------+
|Module Name  | RTL Object                              | Inference | Size (Depth x Width) | Primitives     | 
+-------------+-----------------------------------------+-----------+----------------------+----------------+
|alchitry_top | game_data_path/ram_mode/ram/ram/mem_reg | Implied   | 256 x 2              | RAM128X1D x 4  | 
+-------------+-----------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1353.379 ; gain = 872.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    28|
|3     |LUT1      |     9|
|4     |LUT2      |    23|
|5     |LUT3      |    26|
|6     |LUT4      |    96|
|7     |LUT5      |   115|
|8     |LUT6      |   333|
|9     |MUXF7     |     3|
|10    |RAM128X1D |     4|
|11    |FDPE      |     4|
|12    |FDRE      |   154|
|13    |FDSE      |     4|
|14    |IBUF      |     5|
|15    |OBUF      |    46|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1516.211 ; gain = 941.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1516.211 ; gain = 1035.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1525.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1529.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances

Synth Design complete | Checksum: f81cd090
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1529.102 ; gain = 1241.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/flgoa/Desktop/SUTD/Term4/50.002 CompStruct/BitBlaster/BitBlaster/build/vivado/BitBlaster.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 23:12:05 2025...
