strict digraph "" {
	node [label="\N"];
	"1496:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd77326e7d0>",
		def_var="['extended_mode']",
		fillcolor=deepskyblue,
		label="1496:AS
extended_mode = clock_divider[7];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['clock_divider']"];
}
