{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710387551555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710387551557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 21:39:11 2024 " "Processing started: Wed Mar 13 21:39:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710387551557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710387551557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFD -c FFD " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFD -c FFD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710387551557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710387552301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710387552389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/DivFreq.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710387552395 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(38) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(38): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710387552400 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(55) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(55): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710387552401 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(72) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(72): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710387552401 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FDD_FPGA.v(89) " "Verilog HDL Module Instantiation warning at FDD_FPGA.v(89): ignored dangling comma in List of Port Connections" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710387552401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdd_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file fdd_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDD_FPGA " "Found entity 1: FDD_FPGA" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552402 ""} { "Info" "ISGN_ENTITY_NAME" "2 FDD_FPGA_tv " "Found entity 2: FDD_FPGA_tv" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710387552402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.v 1 1 " "Found 1 design units, including 1 entities, in source file x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "x.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710387552409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD_ctr " "Found entity 1: FFD_ctr" {  } { { "FFD_ctr.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710387552736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD_ctrl " "Found entity 1: FFD_ctrl" {  } { { "FFD_ctrl.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710387552746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710387552746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andoutft_w FFD_ctrl.v(26) " "Verilog HDL Implicit Net warning at FFD_ctrl.v(26): created implicit net for \"andoutft_w\"" {  } { { "FFD_ctrl.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctrl.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387552747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FDD_FPGA " "Elaborating entity \"FDD_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710387552818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:DF " "Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:DF\"" {  } { { "FDD_FPGA.v" "DF" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710387552825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_ctr FFD_ctr:FFD_ctr3 " "Elaborating entity \"FFD_ctr\" for hierarchy \"FFD_ctr:FFD_ctr3\"" {  } { { "FDD_FPGA.v" "FFD_ctr3" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710387552831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orout_w1 FFD_ctr.v(18) " "Verilog HDL or VHDL warning at FFD_ctr.v(18): object \"orout_w1\" assigned a value but never read" {  } { { "FFD_ctr.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctr.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710387552832 "|FDD_FPGA|FFD_ctr:FFD_ctr3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q_o FFD_ctr.v(9) " "Output port \"q_o\" at FFD_ctr.v(9) has no driver" {  } { { "FFD_ctr.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FFD_ctr.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710387552833 "|FDD_FPGA|FFD_ctr:FFD_ctr3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:FFD3 " "Elaborating entity \"FFD\" for hierarchy \"FFD:FFD3\"" {  } { { "FDD_FPGA.v" "FFD3" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710387552837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q_o GND " "Pin \"q_o\" is stuck at GND" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710387553996 "|FDD_FPGA|q_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710387553996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710387554264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554264 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_i " "No output dependent on input pin \"rst_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|rst_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serialin_i " "No output dependent on input pin \"serialin_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|serialin_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "move_load_i " "No output dependent on input pin \"move_load_i\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|move_load_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[0\] " "No output dependent on input pin \"d_i\[0\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|d_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[1\] " "No output dependent on input pin \"d_i\[1\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|d_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[2\] " "No output dependent on input pin \"d_i\[2\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|d_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_i\[3\] " "No output dependent on input pin \"d_i\[3\]\"" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD_ParealelnParealelout_restored/FDD_FPGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710387554355 "|FDD_FPGA|d_i[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710387554355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710387554356 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710387554356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710387554356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710387554403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 21:39:14 2024 " "Processing ended: Wed Mar 13 21:39:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710387554403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710387554403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710387554403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710387554403 ""}
