Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Mar  2 21:29:15 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : bitonic_sorter_16_top
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.107        0.000                      0                  959        0.989        0.000                       0                  1658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.107        0.000                      0                  959        0.989        0.000                       0                  1168  
clk_wrapper                                                                             498.562        0.000                       0                   490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[10].idx[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.034ns (35.953%)  route 1.842ns (64.047%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 5.694 - 3.125 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 1.021ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.930ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.983     3.143    dut_inst/clk_c
    SLICE_X102Y524       FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y524       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.239 r  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/Q
                         net (fo=15, routed)          0.208     3.447    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/idx2_o_o_o_26
    SLICE_X102Y520       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.625 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.106     3.731    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_5_0
    SLICE_X102Y520       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.136     3.867 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=4, routed)           0.301     4.168    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_13_4
    SLICE_X101Y524       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.347 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.110     4.457    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_7_3
    SLICE_X101Y525       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.605 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.476     5.081    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/idx_lut6_2_o5_26[6]
    SLICE_X95Y526        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     5.203 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=2, routed)           0.144     5.347    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_22[6]
    SLICE_X95Y527        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     5.409 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=4, routed)           0.438     5.847    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_18_5
    SLICE_X98Y525        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     5.960 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=1, routed)           0.059     6.019    s1.idx_lut6_2_o5_34[6]
    SLICE_X98Y525        FDRE                                         r  sorted_muons[10].idx[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.720     5.694    clk_c
    SLICE_X98Y525        FDRE                                         r  sorted_muons[10].idx[6]/C
                         clock pessimism              0.441     6.135    
                         clock uncertainty           -0.035     6.100    
    SLICE_X98Y525        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.127    sorted_muons[10].idx[6]
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[10].idx[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.034ns (35.953%)  route 1.842ns (64.047%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 5.694 - 3.125 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 1.021ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.930ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.983     3.143    dut_inst/clk_c
    SLICE_X102Y524       FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y524       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.239 f  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/Q
                         net (fo=15, routed)          0.208     3.447    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/idx2_o_o_o_26
    SLICE_X102Y520       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.625 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.106     3.731    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_5_0
    SLICE_X102Y520       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.136     3.867 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=4, routed)           0.301     4.168    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_13_4
    SLICE_X101Y524       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.347 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.110     4.457    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_7_3
    SLICE_X101Y525       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.605 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.476     5.081    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/idx_lut6_2_o5_26[6]
    SLICE_X95Y526        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     5.203 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=2, routed)           0.144     5.347    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_22[6]
    SLICE_X95Y527        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     5.409 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=4, routed)           0.438     5.847    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_18_5
    SLICE_X98Y525        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     5.960 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=1, routed)           0.059     6.019    s1.idx_lut6_2_o5_34[6]
    SLICE_X98Y525        FDRE                                         r  sorted_muons[10].idx[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.720     5.694    clk_c
    SLICE_X98Y525        FDRE                                         r  sorted_muons[10].idx[6]/C
                         clock pessimism              0.441     6.135    
                         clock uncertainty           -0.035     6.100    
    SLICE_X98Y525        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.127    sorted_muons[10].idx[6]
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[10].idx[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.034ns (35.953%)  route 1.842ns (64.047%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 5.694 - 3.125 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 1.021ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.930ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.983     3.143    dut_inst/clk_c
    SLICE_X102Y524       FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y524       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.239 r  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/Q
                         net (fo=15, routed)          0.208     3.447    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/idx2_o_o_o_26
    SLICE_X102Y520       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.625 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.106     3.731    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_5_0
    SLICE_X102Y520       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.136     3.867 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=4, routed)           0.301     4.168    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_13_4
    SLICE_X101Y524       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.347 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.110     4.457    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_7_3
    SLICE_X101Y525       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.605 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.476     5.081    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/idx_lut6_2_o5_26[6]
    SLICE_X95Y526        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     5.203 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=2, routed)           0.144     5.347    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_22[6]
    SLICE_X95Y527        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     5.409 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=4, routed)           0.438     5.847    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_18_5
    SLICE_X98Y525        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     5.960 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=1, routed)           0.059     6.019    s1.idx_lut6_2_o5_34[6]
    SLICE_X98Y525        FDRE                                         f  sorted_muons[10].idx[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.720     5.694    clk_c
    SLICE_X98Y525        FDRE                                         r  sorted_muons[10].idx[6]/C
                         clock pessimism              0.441     6.135    
                         clock uncertainty           -0.035     6.100    
    SLICE_X98Y525        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.127    sorted_muons[10].idx[6]
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[10].idx[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.034ns (35.953%)  route 1.842ns (64.047%))
  Logic Levels:           7  (LUT3=2 LUT5=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 5.694 - 3.125 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 1.021ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.930ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.983     3.143    dut_inst/clk_c
    SLICE_X102Y524       FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y524       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.239 f  dut_inst/qdelay_1__15_.idx_0__ret_100_0_DOUT[0]/Q
                         net (fo=15, routed)          0.208     3.447    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/idx2_o_o_o_26
    SLICE_X102Y520       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     3.625 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.106     3.731    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_5_0
    SLICE_X102Y520       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.136     3.867 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=4, routed)           0.301     4.168    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_lut6_2_o6_13_4
    SLICE_X101Y524       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.347 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.110     4.457    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_7_3
    SLICE_X101Y525       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.605 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=2, routed)           0.476     5.081    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/idx_lut6_2_o5_26[6]
    SLICE_X95Y526        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.122     5.203 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[6]/O
                         net (fo=2, routed)           0.144     5.347    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o6_22[6]
    SLICE_X95Y527        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     5.409 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=4, routed)           0.438     5.847    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_18_5
    SLICE_X98Y525        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     5.960 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[6]/O
                         net (fo=1, routed)           0.059     6.019    s1.idx_lut6_2_o5_34[6]
    SLICE_X98Y525        FDRE                                         f  sorted_muons[10].idx[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.720     5.694    clk_c
    SLICE_X98Y525        FDRE                                         r  sorted_muons[10].idx[6]/C
                         clock pessimism              0.441     6.135    
                         clock uncertainty           -0.035     6.100    
    SLICE_X98Y525        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.127    sorted_muons[10].idx[6]
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_98_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            sorted_muons[2].idx[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.904ns (31.675%)  route 1.950ns (68.325%))
  Logic Levels:           8  (LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 5.671 - 3.125 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.021ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.930ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.978     3.138    dut_inst/clk_c
    SLICE_X100Y522       FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_98_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y522       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.234 r  dut_inst/qdelay_1__15_.idx_0__ret_98_0_DOUT[0]/Q
                         net (fo=23, routed)          0.315     3.549    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/un1_b_o_o_o_15
    SLICE_X101Y523       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.612 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.238     3.850    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_6_0
    SLICE_X101Y519       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     3.913 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.214     4.127    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_lut6_2_o5_10_0
    SLICE_X100Y519       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     4.263 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[5]/O
                         net (fo=2, routed)           0.323     4.586    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_1_0
    SLICE_X97Y520        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     4.707 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.164     4.871    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[7].compare_i/idx_lut6_2_o6_25_0
    SLICE_X96Y520        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     5.019 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[7].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[5]/O
                         net (fo=2, routed)           0.161     5.180    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[3].compare_i/idx_lut6_2_o5_23[5]
    SLICE_X96Y523        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     5.295 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.cmp_g[3].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.320     5.615    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/idx_lut6_2_o5_14_0
    SLICE_X95Y524        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.062     5.677 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[1].compare_i/s1.idx[5]/O
                         net (fo=2, routed)           0.158     5.835    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_2_0_d0
    SLICE_X94Y524        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.935 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s0.idx[5]/O
                         net (fo=1, routed)           0.057     5.992    s0.idx_5[5]
    SLICE_X94Y524        FDRE                                         r  sorted_muons[2].idx[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AW33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     3.654 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.654    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.654 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.950    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.974 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1167, routed)        1.697     5.671    clk_c
    SLICE_X94Y524        FDRE                                         r  sorted_muons[2].idx[5]/C
                         clock pessimism              0.441     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X94Y524        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.104    sorted_muons[2].idx[5]
  -------------------------------------------------------------------
                         required time                          6.104    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         3.125       1.626      BUFGCE_X1Y218   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X102Y526  dut_inst/qdelay_1__15_.idx_0__ret_100_0_idx_0__ret_208_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X102Y526  dut_inst/qdelay_1__15_.idx_0__ret_136_0_idx_0__ret_208_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_172_0_idx_0__ret_208_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_208_0_idx_0__ret_208_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_172_0_idx_0__ret_208_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_172_0_idx_0__ret_208_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_208_0_idx_0__ret_208_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_208_0_idx_0__ret_208_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X97Y523   dut_inst/qdelay_1__15_.idx_0__ret_244_0_idx_0__ret_208_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X102Y526  dut_inst/qdelay_1__15_.idx_0__ret_100_0_idx_0__ret_208_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X102Y526  dut_inst/qdelay_1__15_.idx_0__ret_136_0_idx_0__ret_208_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_172_0_idx_0__ret_208_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X93Y526   dut_inst/qdelay_1__15_.idx_0__ret_208_0_idx_0__ret_208_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X97Y521   dut_inst/qdelay_1__15_.idx_0__ret_280_0_idx_0__ret_208_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y518  dout/C
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y224          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y518         input_lfsr/shiftreg_vector[125]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y518         input_lfsr/shiftreg_vector[126]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y528         input_lfsr/shiftreg_vector[131]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X101Y528         input_lfsr/shiftreg_vector[131]/C



