// Seed: 4154574270
module module_0 (
    input  tri   id_0,
    input  tri   id_1
    , id_11,
    input  tri1  id_2,
    output tri1  id_3,
    output uwire id_4,
    input  tri   id_5,
    input  tri   id_6,
    output wire  id_7,
    input  tri1  id_8,
    output tri   id_9
);
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output wand id_2,
    input uwire id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wand id_7,
    input wire id_8,
    output wor id_9,
    output wor id_10,
    input tri1 id_11,
    output tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    input tri1 id_15,
    output tri id_16,
    output uwire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input wire id_20,
    input wor id_21,
    inout wire id_22,
    input tri0 id_23,
    output wire id_24,
    inout tri0 id_25,
    input tri1 id_26,
    output wor id_27,
    output tri0 id_28,
    output uwire id_29,
    input supply1 id_30,
    output tri id_31
    , id_59,
    input tri0 id_32,
    input tri id_33,
    input wor id_34,
    output tri0 id_35,
    input tri0 id_36,
    input wand id_37,
    output tri0 id_38,
    input wand id_39,
    output wand id_40,
    input uwire id_41,
    input wand id_42,
    input tri1 id_43,
    input tri0 id_44,
    input supply1 id_45,
    output tri id_46,
    output uwire id_47,
    input tri0 id_48,
    input supply0 id_49,
    input wand id_50,
    input wire id_51,
    input supply0 id_52,
    output uwire id_53,
    output wire id_54,
    input wor id_55,
    output uwire id_56,
    input supply1 id_57
);
  assign id_5 = 1;
  module_0(
      id_44, id_44, id_8, id_29, id_31, id_34, id_55, id_46, id_51, id_4
  );
endmodule
