# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do SeqDetector_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/pedro/LSD/aula09/SeqDetectorFSM.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:47:23 on May 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/pedro/LSD/aula09/SeqDetectorFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetectorFSM
# -- Compiling architecture MealyArch of SeqDetectorFSM
# End time: 11:47:23 on May 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:48:28 on May 14,2024
# vcom -reportprogress 300 -work work C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetectorFSM_Tb
# -- Compiling architecture Stimulus of SeqDetectorFSm_Tb
# -- Loading entity SeqDetectorFSM
# ** Error: C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd(20): near ")": syntax error
# ** Error: C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd(22): Statement cannot be labeled.
# ** Note: C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd(52): VHDL Compiler exiting
# End time: 11:48:28 on May 14,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:48:59 on May 14,2024
# vcom -reportprogress 300 -work work C:/Users/pedro/LSD/aula09/SeqDetectorFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetectorFSM_Tb
# -- Compiling architecture Stimulus of SeqDetectorFSm_Tb
# -- Loading entity SeqDetectorFSM
# End time: 11:49:00 on May 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.seqdetectorfsm_tb(stimulus)
# vsim work.seqdetectorfsm_tb(stimulus) 
# Start time: 11:49:07 on May 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetectorfsm_tb(stimulus)#1
# Loading work.seqdetectorfsm(mealyarch)#1
add wave -position end  sim:/seqdetectorfsm_tb/clk
add wave -position end  sim:/seqdetectorfsm_tb/x
add wave -position end  sim:/seqdetectorfsm_tb/y
add wave -position end  sim:/seqdetectorfsm_tb/uut/s_currentState
run
add wave -position end  sim:/seqdetectorfsm_tb/uut/s_nextState
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# End time: 11:53:28 on May 14,2024, Elapsed time: 0:04:21
# Errors: 0, Warnings: 0
