part=xcvu9p-flga2104-2-i

[hls]
clock=5
flow_target=vivado
syn.file=example.cpp
syn.top=dut
tb.file=example_test.cpp
package.output.format=ip_catalog
package.output.syn=false

