===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 45.4634 seconds

  ----Wall Time----  ----Name----
    5.2124 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.3292 (  9.5%)    Parse modules
    0.8522 (  1.9%)    Verify circuit
   23.8615 ( 52.5%)  'firrtl.circuit' Pipeline
    1.8835 (  4.1%)    'firrtl.module' Pipeline
    1.7621 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1214 (  0.3%)      LowerCHIRRTLPass
    0.1365 (  0.3%)    InferWidths
    1.0742 (  2.4%)    InferResets
    0.0596 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1052 (  0.2%)    WireDFT
    0.1088 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9589 (  2.1%)    LowerFIRRTLTypes
    9.8889 ( 21.8%)    'firrtl.module' Pipeline
    1.1068 (  2.4%)      ExpandWhens
    0.0252 (  0.1%)      RemoveInvalid
    8.1945 ( 18.0%)      Canonicalizer
    0.5623 (  1.2%)      InferReadWrite
    0.7676 (  1.7%)    Inliner
    1.4824 (  3.3%)    IMConstProp
    0.0856 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0797 (  0.2%)    BlackBoxReader
    0.0797 (  0.2%)      (A) circt::firrtl::InstanceGraph
    6.0749 ( 13.4%)    'firrtl.module' Pipeline
    6.0749 ( 13.4%)      Canonicalizer
    0.5830 (  1.3%)    RemoveUnusedPorts
    0.0836 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5444 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.7938 ( 10.5%)  LowerFIRRTLToHW
    0.0849 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.3603 ( 11.8%)  'hw.module' Pipeline
    1.1830 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.3568 (  7.4%)    Canonicalizer
    0.8205 (  1.8%)    HWCleanup
    1.0533 (  2.3%)  'hw.module' Pipeline
    0.1032 (  0.2%)    HWLegalizeModules
    0.9501 (  2.1%)    PrettifyVerilog
    4.9144 ( 10.8%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   45.4634 (100.0%)  Total

{
  totalTime: 45.506,
  maxMemory: 737185792
}
