#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 22 11:27:49 2020
# Process ID: 10392
# Current directory: E:/1PD/FPGA/My/WaveWidthPhase2constrain
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8064 E:\1PD\FPGA\My\WaveWidthPhase2constrain\PLToPS1.xpr
# Log file: E:/1PD/FPGA/My/WaveWidthPhase2constrain/vivado.log
# Journal file: E:/1PD/FPGA/My/WaveWidthPhase2constrain\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.xpr
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_1 -dir e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {16}] [get_ips ila_1]
generate_target {instantiation_template} [get_files e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/ila_1/ila_1.xci]
generate_target all [get_files  e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/ila_1/ila_1.xci]
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/ila_1/ila_1.xci]
launch_runs -jobs 3 ila_1_synth_1
export_simulation -of_objects [get_files e:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.srcs/sources_1/ip/ila_1/ila_1.xci] -directory E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.ip_user_files/sim_scripts -ip_user_files_dir E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.ip_user_files -ipstatic_source_dir E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.cache/compile_simlib/modelsim} {questa=E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.cache/compile_simlib/questa} {riviera=E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.cache/compile_simlib/riviera} {activehdl=E:/1PD/FPGA/My/WaveWidthPhase2constrain/PLToPS1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
