Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 30 00:03:42 2024
| Host         : SgoSkzD running 64-bit Gentoo Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.897        0.000                      0                  948        0.043        0.000                      0                  948        9.500        0.000                       0                   348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
main_clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main_clock          8.897        0.000                      0                  948        0.043        0.000                      0                  948        9.500        0.000                       0                   348  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        main_clock                  
(none)                      main_clock    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main_clock
  To Clock:  main_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/cc_reg/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        11.074ns  (logic 2.831ns (25.564%)  route 8.243ns (74.436%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 24.836 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.189 f  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.577    12.766    slc3/cpu/cpu_control/alukmux_out01_in[14]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.306    13.072 f  slc3/cpu/cpu_control/data_q[15]_i_5/O
                         net (fo=1, routed)           0.302    13.374    slc3/cpu/cpu_control/data1[15]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.498 f  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=15, routed)          1.301    14.799    slc3/cpu/cpu_control/data_q_reg[15][15]
    SLICE_X8Y95          LUT4 (Prop_lut4_I0_O)        0.124    14.923 r  slc3/cpu/cpu_control/data_q[2]_i_7/O
                         net (fo=1, routed)           0.355    15.278    slc3/cpu/cpu_control/data_q[2]_i_7_n_0
    SLICE_X8Y94          LUT4 (Prop_lut4_I3_O)        0.124    15.402 r  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.679    16.081    slc3/cpu/cc_reg/local_cc[0]
    SLICE_X4Y95          LUT3 (Prop_lut3_I0_O)        0.124    16.205 r  slc3/cpu/cc_reg/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    16.205    slc3/cpu/cc_reg/data_q[1]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.507    24.836    slc3/cpu/cc_reg/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[1]/C
                         clock pessimism              0.270    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031    25.101    slc3/cpu/cc_reg/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -16.205    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             8.903ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/cc_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 2.831ns (25.579%)  route 8.237ns (74.421%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 24.836 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.189 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.577    12.766    slc3/cpu/cpu_control/alukmux_out01_in[14]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.306    13.072 r  slc3/cpu/cpu_control/data_q[15]_i_5/O
                         net (fo=1, routed)           0.302    13.374    slc3/cpu/cpu_control/data1[15]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=15, routed)          1.301    14.799    slc3/cpu/cpu_control/data_q_reg[15][15]
    SLICE_X8Y95          LUT4 (Prop_lut4_I0_O)        0.124    14.923 f  slc3/cpu/cpu_control/data_q[2]_i_7/O
                         net (fo=1, routed)           0.355    15.278    slc3/cpu/cpu_control/data_q[2]_i_7_n_0
    SLICE_X8Y94          LUT4 (Prop_lut4_I3_O)        0.124    15.402 f  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.673    16.075    slc3/cpu/cc_reg/local_cc[0]
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124    16.199 r  slc3/cpu/cc_reg/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.199    slc3/cpu/cc_reg/data_q[0]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.507    24.836    slc3/cpu/cc_reg/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[0]/C
                         clock pessimism              0.270    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031    25.101    slc3/cpu/cc_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -16.199    
  -------------------------------------------------------------------
                         slack                                  8.903    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/cc_reg/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 2.826ns (25.545%)  route 8.237ns (74.455%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 24.836 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.189 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.577    12.766    slc3/cpu/cpu_control/alukmux_out01_in[14]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.306    13.072 r  slc3/cpu/cpu_control/data_q[15]_i_5/O
                         net (fo=1, routed)           0.302    13.374    slc3/cpu/cpu_control/data1[15]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=15, routed)          1.301    14.799    slc3/cpu/cpu_control/data_q_reg[15][15]
    SLICE_X8Y95          LUT4 (Prop_lut4_I0_O)        0.124    14.923 f  slc3/cpu/cpu_control/data_q[2]_i_7/O
                         net (fo=1, routed)           0.355    15.278    slc3/cpu/cpu_control/data_q[2]_i_7_n_0
    SLICE_X8Y94          LUT4 (Prop_lut4_I3_O)        0.124    15.402 f  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.673    16.075    slc3/cpu/cc_reg/local_cc[0]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.119    16.194 r  slc3/cpu/cc_reg/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    16.194    slc3/cpu/cc_reg/data_q[2]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.507    24.836    slc3/cpu/cc_reg/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[2]/C
                         clock pessimism              0.270    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.075    25.145    slc3/cpu/cc_reg/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             9.899ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 2.477ns (24.933%)  route 7.458ns (75.067%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.210 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.351    12.561    slc3/cpu/cpu_control/alukmux_out01_in[12]
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.303    12.864 r  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.562    13.426    slc3/cpu/cpu_control/data1[13]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.550 r  slc3/cpu/cpu_control/data_q[13]_i_1__0/O
                         net (fo=12, routed)          1.515    15.066    slc3/cpu/mar_reg/data_q_reg[15]_1[13]
    SLICE_X7Y92          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.506    24.835    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/C
                         clock pessimism              0.270    25.105    
                         clock uncertainty           -0.035    25.069    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)       -0.105    24.964    slc3/cpu/mar_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                         -15.066    
  -------------------------------------------------------------------
                         slack                                  9.899    

Slack (MET) :             9.983ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 2.583ns (25.946%)  route 7.372ns (74.054%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.189 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.577    12.766    slc3/cpu/cpu_control/alukmux_out01_in[14]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.306    13.072 r  slc3/cpu/cpu_control/data_q[15]_i_5/O
                         net (fo=1, routed)           0.302    13.374    slc3/cpu/cpu_control/data1[15]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=15, routed)          1.464    14.962    slc3/cpu/cpu_control/data_q_reg[15][15]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  slc3/cpu/cpu_control/data_q[15]_i_2/O
                         net (fo=1, routed)           0.000    15.086    slc3/cpu/mdr_reg/D[15]
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.440    24.769    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/C
                         clock pessimism              0.257    25.026    
                         clock uncertainty           -0.035    24.990    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.079    25.069    slc3/cpu/mdr_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         25.069    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                  9.983    

Slack (MET) :             10.257ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 2.459ns (25.612%)  route 7.142ns (74.388%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.189 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.577    12.766    slc3/cpu/cpu_control/alukmux_out01_in[14]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.306    13.072 r  slc3/cpu/cpu_control/data_q[15]_i_5/O
                         net (fo=1, routed)           0.302    13.374    slc3/cpu/cpu_control/data1[15]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.124    13.498 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=15, routed)          1.234    14.732    slc3/cpu/mar_reg/data_q_reg[15]_1[15]
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.506    24.835    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/C
                         clock pessimism              0.270    25.105    
                         clock uncertainty           -0.035    25.069    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.081    24.988    slc3/cpu/mar_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         24.988    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                 10.257    

Slack (MET) :             10.289ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/file_reg/file_reg2/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 1.992ns (20.656%)  route 7.651ns (79.344%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 24.944 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.726 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.600    12.326    slc3/cpu/cpu_control/alukmux_out01_in[9]
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.302    12.628 r  slc3/cpu/cpu_control/data_q[10]_i_3/O
                         net (fo=1, routed)           0.720    13.348    slc3/cpu/cpu_control/data1[10]
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.472 r  slc3/cpu/cpu_control/data_q[10]_i_1__0/O
                         net (fo=12, routed)          1.302    14.774    slc3/cpu/file_reg/file_reg2/D[10]
    SLICE_X8Y106         FDRE                                         r  slc3/cpu/file_reg/file_reg2/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.615    24.944    slc3/cpu/file_reg/file_reg2/clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  slc3/cpu/file_reg/file_reg2/data_q_reg[10]/C
                         clock pessimism              0.186    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)       -0.031    25.064    slc3/cpu/file_reg/file_reg2/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         25.064    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                 10.289    

Slack (MET) :             10.295ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.485ns (25.773%)  route 7.157ns (74.227%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.876 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    slc3/cpu/alukmux_out0_inferred__1/i__carry__1_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.098 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.443    12.541    slc3/cpu/cpu_control/alukmux_out01_in[11]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.299    12.840 r  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.570    13.410    slc3/cpu/cpu_control/data1[12]
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.124    13.534 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=13, routed)          1.114    14.649    slc3/cpu/cpu_control/data_q_reg[15][12]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.124    14.773 r  slc3/cpu/cpu_control/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000    14.773    slc3/cpu/mdr_reg/D[12]
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.440    24.769    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
                         clock pessimism              0.257    25.026    
                         clock uncertainty           -0.035    24.990    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.077    25.067    slc3/cpu/mdr_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         25.067    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                 10.295    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 2.116ns (22.263%)  route 7.389ns (77.737%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.726 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.600    12.326    slc3/cpu/cpu_control/alukmux_out01_in[9]
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.302    12.628 r  slc3/cpu/cpu_control/data_q[10]_i_3/O
                         net (fo=1, routed)           0.720    13.348    slc3/cpu/cpu_control/data1[10]
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.472 r  slc3/cpu/cpu_control/data_q[10]_i_1__0/O
                         net (fo=12, routed)          1.039    14.511    slc3/cpu/cpu_control/data_q_reg[15][10]
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    14.635 r  slc3/cpu/cpu_control/data_q[10]_i_1/O
                         net (fo=1, routed)           0.000    14.635    slc3/cpu/mdr_reg/D[10]
    SLICE_X9Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.440    24.769    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/C
                         clock pessimism              0.257    25.026    
                         clock uncertainty           -0.035    24.990    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.029    25.019    slc3/cpu/mdr_reg/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.387ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/file_reg/file_reg1/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (main_clock rise@20.000ns - main_clock rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 1.992ns (20.948%)  route 7.517ns (79.052%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 24.944 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.623     5.131    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419     5.550 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=50, routed)          2.295     7.845    slc3/cpu/file_reg/file_reg1/i__carry_i_22[5]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.297     8.142 r  slc3/cpu/file_reg/file_reg1/i__carry__1_i_28/O
                         net (fo=1, routed)           1.005     9.147    slc3/cpu/file_reg/file_reg5/data_q[10]_i_3_0
    SLICE_X5Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.271 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_14/O
                         net (fo=2, routed)           0.980    10.251    slc3/cpu/file_reg/file_reg5/data_q_reg[10]_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I4_O)        0.150    10.401 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_2__0/O
                         net (fo=3, routed)           0.749    11.150    slc3/cpu/file_reg/file_reg5/sr1mux_out[10]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.328    11.478 r  slc3/cpu/file_reg/file_reg5/i__carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    11.478    slc3/cpu/file_reg_n_100
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.726 r  slc3/cpu/alukmux_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.600    12.326    slc3/cpu/cpu_control/alukmux_out01_in[9]
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.302    12.628 r  slc3/cpu/cpu_control/data_q[10]_i_3/O
                         net (fo=1, routed)           0.720    13.348    slc3/cpu/cpu_control/data1[10]
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.124    13.472 r  slc3/cpu/cpu_control/data_q[10]_i_1__0/O
                         net (fo=12, routed)          1.168    14.640    slc3/cpu/file_reg/file_reg1/D[10]
    SLICE_X9Y105         FDRE                                         r  slc3/cpu/file_reg/file_reg1/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.615    24.944    slc3/cpu/file_reg/file_reg1/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  slc3/cpu/file_reg/file_reg1/data_q_reg[10]/C
                         clock pessimism              0.186    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)       -0.067    25.028    slc3/cpu/file_reg/file_reg1/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 10.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 button_sync[2]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[2]/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.565     1.433    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  button_sync[2]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  button_sync[2]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.712    button_sync[2]/counter_reg_n_0_[6]
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.868 r  button_sync[2]/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.868    button_sync[2]/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  button_sync[2]/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    button_sync[2]/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.961 r  button_sync[2]/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    button_sync[2]/counter_reg[12]_i_1__0_n_7
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.921     2.035    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[12]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.919    button_sync[2]/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 button_sync[2]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[2]/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.565     1.433    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  button_sync[2]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  button_sync[2]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.712    button_sync[2]/counter_reg_n_0_[6]
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.868 r  button_sync[2]/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.868    button_sync[2]/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  button_sync[2]/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    button_sync[2]/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.974 r  button_sync[2]/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.974    button_sync[2]/counter_reg[12]_i_1__0_n_5
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.921     2.035    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[14]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.919    button_sync[2]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 button_sync[2]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[2]/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.565     1.433    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  button_sync[2]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  button_sync[2]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.712    button_sync[2]/counter_reg_n_0_[6]
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.868 r  button_sync[2]/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.868    button_sync[2]/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  button_sync[2]/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    button_sync[2]/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.997 r  button_sync[2]/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.997    button_sync[2]/counter_reg[12]_i_1__0_n_6
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.921     2.035    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[13]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.919    button_sync[2]/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 button_sync[2]/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[2]/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.565     1.433    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  button_sync[2]/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  button_sync[2]/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.712    button_sync[2]/counter_reg_n_0_[6]
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.868 r  button_sync[2]/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.868    button_sync[2]/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.908 r  button_sync[2]/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    button_sync[2]/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.999 r  button_sync[2]/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.999    button_sync[2]/counter_reg[12]_i_1__0_n_4
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.921     2.035    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  button_sync[2]/counter_reg[15]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.919    button_sync[2]/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.948%)  route 0.304ns (62.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.564     1.432    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  slc3/cpu/mdr_reg/data_q_reg[7]/Q
                         net (fo=3, routed)           0.136     1.709    mem_subsystem/init_ram/sram0[7]
    SLICE_X9Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.754 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.168     1.923    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.491    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.787    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.303%)  route 0.297ns (58.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.564     1.432    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  slc3/cpu/mdr_reg/data_q_reg[14]/Q
                         net (fo=3, routed)           0.129     1.726    mem_subsystem/init_ram/sram0[14]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.771 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.168     1.938    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.491    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.787    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sw_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.431    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  sw_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  sw_sync[2]/q_reg/Q
                         net (fo=1, routed)           0.147     1.720    slc3/cpu/cpu_control/data_q_reg[2]_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  slc3/cpu/cpu_control/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    slc3/cpu/mdr_reg/D[2]
    SLICE_X10Y92         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.832     1.946    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.120     1.567    slc3/cpu/mdr_reg/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.564     1.432    button_sync[1]/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.148     1.580 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.654    button_sync[1]/ff2
    SLICE_X10Y94         LUT4 (Prop_lut4_I2_O)        0.098     1.752 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    button_sync[1]/q_i_1__0_n_0
    SLICE_X10Y94         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.833     1.947    button_sync[1]/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.515     1.432    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120     1.552    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sw_sync[0]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sw_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.560     1.428    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[0]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sw_sync[0]/ff_reg/Q
                         net (fo=1, routed)           0.134     1.726    sw_sync[0]/ff_reg_n_0
    SLICE_X10Y86         FDRE                                         r  sw_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.828     1.942    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  sw_sync[0]/q_reg/C
                         clock pessimism             -0.479     1.463    
    SLICE_X10Y86         FDRE (Hold_fdre_C_D)         0.059     1.522    sw_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clock rise@0.000ns - main_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.419%)  route 0.143ns (46.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.563     1.431    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  slc3/cpu/mdr_reg/data_q_reg[4]/Q
                         net (fo=3, routed)           0.143     1.738    slc3/io_bridge/hex_display_reg[15]_0[4]
    SLICE_X9Y92          FDRE                                         r  slc3/io_bridge/hex_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.832     1.946    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  slc3/io_bridge/hex_display_reg[4]/C
                         clock pessimism             -0.479     1.467    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.066     1.533    slc3/io_bridge/hex_display_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y36   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y37   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y37   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y86    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y88    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y88    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y89    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y89    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y89    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y86    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y88    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clock
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.829ns  (logic 3.604ns (33.278%)  route 7.225ns (66.722%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.720     8.310    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.124     8.434 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.689     9.123    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.247 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.816    13.063    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    15.963 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.963    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.610ns  (logic 3.621ns (34.130%)  route 6.989ns (65.870%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          3.140     8.729    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.853 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.717     9.570    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.694 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.133    12.827    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.744 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.744    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 3.602ns (34.251%)  route 6.914ns (65.749%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.529     8.119    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.243 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.913    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.037 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.714    12.751    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.649 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.649    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 3.582ns (34.117%)  route 6.918ns (65.883%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.395     7.985    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.109 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.779    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.903 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.853    12.756    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.634 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.634    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.460ns  (logic 3.560ns (34.039%)  route 6.899ns (65.961%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.550     5.058    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.518     5.576 r  button_sync[0]/q_reg/Q
                         net (fo=283, routed)         3.437     9.012    slc3/cpu/ir_reg/data_q_reg[0]_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.136 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.463    12.599    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.518 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.518    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 3.604ns (34.923%)  route 6.715ns (65.077%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          3.142     8.731    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.855 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.498     9.354    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I3_O)        0.124     9.478 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.075    12.553    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.453 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.453    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 3.613ns (35.312%)  route 6.619ns (64.688%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.590 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.606     8.196    slc3/io_bridge/hex_o/S[0]
    SLICE_X11Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.320 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.791     9.111    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.221    12.457    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.366 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.366    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.159ns  (logic 3.618ns (35.618%)  route 6.540ns (64.382%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.658     8.247    slc3/io_bridge/hex_o/S[0]
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.817     9.188    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.124     9.312 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.066    12.378    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    15.293 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.293    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.128ns  (logic 3.676ns (36.299%)  route 6.452ns (63.701%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.292     7.882    slc3/io_bridge/hex_o/S[0]
    SLICE_X28Y84         LUT3 (Prop_lut3_I0_O)        0.118     8.000 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.160    12.160    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.102    15.262 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.262    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 3.609ns (35.827%)  route 6.464ns (64.173%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.626     5.134    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.905     8.494    slc3/io_bridge/hex_o/S[0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.618 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.645     9.264    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5_n_0
    SLICE_X11Y89         LUT5 (Prop_lut5_I4_O)        0.124     9.388 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.914    12.302    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.206 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.206    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.411ns (77.767%)  route 0.403ns (22.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.403     2.028    lopt
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.275 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.275    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.394ns (72.757%)  route 0.522ns (27.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.522     2.147    lopt_1
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.377 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.377    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.385ns (67.988%)  route 0.652ns (32.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.652     2.277    lopt_3
    G17                  OBUF (Prop_obuf_I_O)         1.221     3.498 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.498    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.364ns (65.434%)  route 0.721ns (34.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  slc3/cpu/ir_reg/data_q_reg[5]/Q
                         net (fo=15, routed)          0.721     2.321    led_o_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.544 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.544    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.388ns (66.370%)  route 0.703ns (33.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.703     2.328    lopt_2
    E18                  OBUF (Prop_obuf_I_O)         1.224     3.552 r  led_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.552    led_o[14]
    E18                                                               r  led_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.356ns (64.254%)  route 0.754ns (35.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  slc3/cpu/ir_reg/data_q_reg[1]/Q
                         net (fo=42, routed)          0.754     2.355    led_o_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.569 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.569    led_o[1]
    C14                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.389ns (65.222%)  route 0.740ns (34.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.593     1.461    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=14, routed)          0.740     2.366    led_o_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.591 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.591    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.411ns (64.883%)  route 0.764ns (35.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.593     1.461    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  slc3/cpu/ir_reg/data_q_reg[8]/Q
                         net (fo=13, routed)          0.764     2.389    led_o_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.636 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.636    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.382ns (63.523%)  route 0.794ns (36.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.593     1.461    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  slc3/cpu/ir_reg/data_q_reg[2]/Q
                         net (fo=25, routed)          0.794     2.419    led_o_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.638 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.638    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.390ns (63.541%)  route 0.797ns (36.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  slc3/cpu/ir_reg/data_q_reg[3]/Q
                         net (fo=10, routed)          0.797     2.421    led_o_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.646 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.646    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  main_clock

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.322ns (28.171%)  route 3.369ns (71.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.369     4.691    button_sync[2]/run_i_IBUF
    SLICE_X12Y93         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.440     4.769    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 1.325ns (28.435%)  route 3.336ns (71.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.336     4.661    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435     4.764    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 1.316ns (29.263%)  route 3.182ns (70.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.499    button_sync[0]/reset_IBUF
    SLICE_X8Y81          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.430     4.759    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.327ns (29.538%)  route 3.165ns (70.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.165     4.492    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435     4.764    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.365ns  (logic 1.328ns (30.420%)  route 3.037ns (69.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.037     4.365    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435     4.764    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.349ns (31.201%)  route 2.976ns (68.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           2.976     4.325    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435     4.764    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 1.338ns (31.904%)  route 2.857ns (68.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           2.857     4.195    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X14Y88         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.437     4.766    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 1.350ns (32.616%)  route 2.790ns (67.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.790     4.140    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X10Y84         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435     4.764    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.126ns  (logic 1.325ns (32.107%)  route 2.801ns (67.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.801     4.126    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X12Y85         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.435     4.764    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 1.325ns (32.249%)  route 2.784ns (67.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.784     4.110    button_sync[1]/continue_i_IBUF
    SLICE_X12Y93         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         1.440     4.769    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  button_sync[1]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.420ns (29.951%)  route 0.983ns (70.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.983     1.403    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X14Y91         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.832     1.946    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X14Y91         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.425ns (29.889%)  route 0.997ns (70.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.997     1.422    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.825     1.939    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.424ns (27.883%)  route 1.098ns (72.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.098     1.522    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X14Y88         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.945    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.413ns (26.805%)  route 1.128ns (73.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.128     1.541    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y88         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.831     1.945    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.402ns (26.045%)  route 1.142ns (73.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           1.142     1.545    button_sync[1]/continue_i_IBUF
    SLICE_X12Y93         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.833     1.947    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.410ns (26.488%)  route 1.137ns (73.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.137     1.546    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X12Y94         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.833     1.947    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.417ns (26.515%)  route 1.155ns (73.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.155     1.572    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y94         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.833     1.947    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.422ns (26.664%)  route 1.161ns (73.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.161     1.583    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y94         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.833     1.947    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.416ns (25.882%)  route 1.192ns (74.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.192     1.609    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y95         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.833     1.947    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y95         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.402ns (24.676%)  route 1.226ns (75.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.226     1.628    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X12Y85         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clock rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=347, routed)         0.828     1.942    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  sw_sync[4]/ff_reg/C





