
---------- Begin Simulation Statistics ----------
final_tick                               541604625000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738480                       # Number of bytes of host memory used
host_op_rate                                    81633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7539.25                       # Real time elapsed on the host
host_tick_rate                               71838045                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613411356                       # Number of instructions simulated
sim_ops                                     615450133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.541605                       # Number of seconds simulated
sim_ticks                                541604625000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.995138                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75349583                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86613556                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6663536                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116509285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10328509                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10470981                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          142472                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149941384                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053690                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509392                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4693737                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138973380                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19463363                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38048168                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561802587                       # Number of instructions committed
system.cpu0.commit.committedOps             562313273                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    974111813                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.577257                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    707469883     72.63%     72.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161486042     16.58%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36251703      3.72%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34213390      3.51%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9669932      0.99%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3281251      0.34%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1042975      0.11%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1233274      0.13%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19463363      2.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    974111813                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671917                       # Number of function calls committed.
system.cpu0.commit.int_insts                543447380                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174762256                       # Number of loads committed
system.cpu0.commit.membars                    1019971                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019977      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311051344     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175271640     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816583     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562313273                       # Class of committed instruction
system.cpu0.commit.refs                     245088247                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561802587                       # Number of Instructions Simulated
system.cpu0.committedOps                    562313273                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.905039                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.905039                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            111236113                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1975536                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74646328                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             612256846                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               434007324                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429758479                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4700948                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4040737                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2015060                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149941384                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106600862                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    545607204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2971358                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     622239824                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13341496                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140099                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429439723                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85678092                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581393                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         981717924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               536235379     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331878183     33.81%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68590687      6.99%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36257326      3.69%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3862085      0.39%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2727495      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  123165      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021902      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021702      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           981717924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       88538021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4751042                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142795137                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552343                       # Inst execution rate
system.cpu0.iew.exec_refs                   261928093                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73346554                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               84763560                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189401690                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            604794                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2266632                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75233605                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          600345226                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            188581539                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4820536                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591148034                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                414617                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4223027                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4700948                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5269366                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       144107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10530317                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28403                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7707                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2413464                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14639434                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4907614                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7707                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       860104                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3890938                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                241617958                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584888036                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876940                       # average fanout of values written-back
system.cpu0.iew.wb_producers                211884553                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546494                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584941448                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720408503                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373779530                       # number of integer regfile writes
system.cpu0.ipc                              0.524924                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524924                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020989      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325127508     54.55%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140081      0.69%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018071      0.17%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190844564     32.02%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73817312     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             595968571                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     894349                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001501                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171649     19.19%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                637626     71.29%     90.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                85071      9.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             595841883                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2174618956                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584887990                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        638384065                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598541468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                595968571                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1803758                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38031949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69636                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        271360                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17069074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    981717924                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817713                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          549134976     55.94%     55.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          302290497     30.79%     86.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106617561     10.86%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17659730      1.80%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4142473      0.42%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             572305      0.06%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1136812      0.12%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              97087      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66483      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      981717924                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556847                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7745694                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1940748                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189401690                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75233605                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1044                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1070255945                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12953826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93067300                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357822404                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3654990                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               439507759                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5409913                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 3929                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            741807164                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             607486980                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          388840198                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425854969                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9655693                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4700948                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18485088                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31017786                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       741807124                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101860                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3221                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8133993                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3208                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1554996865                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1208337948                       # The number of ROB writes
system.cpu0.timesIdled                       15785651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1011                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.298851                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2968182                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3696419                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389709                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4934715                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136685                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139851                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3166                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5553891                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8594                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509166                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289573                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419347                       # Number of branches committed
system.cpu1.commit.bw_lim_events               517491                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2614989                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243417                       # Number of instructions committed
system.cpu1.commit.committedOps              19752773                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113160099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174556                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.831362                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105058057     92.84%     92.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3997349      3.53%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1327898      1.17%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1274906      1.13%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       358751      0.32%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        97496      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       484559      0.43%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        43592      0.04%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       517491      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113160099                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227438                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552335                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320159                       # Number of loads committed
system.cpu1.commit.membars                    1018403                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018403      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645402     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829325     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259505      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19752773                       # Class of committed instruction
system.cpu1.commit.refs                       7088842                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243417                       # Number of Instructions Simulated
system.cpu1.committedOps                     19752773                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.920240                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.920240                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100476295                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               108341                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2829177                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23440666                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3263741                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8461595                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289999                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               258407                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1181851                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5553891                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3199296                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109786465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                34374                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23999355                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 780270                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048750                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3496846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3104867                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210658                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113673481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98651630     86.79%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8939102      7.86%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3558587      3.13%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1757733      1.55%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  666114      0.59%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   87909      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11359      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     323      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     724      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113673481                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         252175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              309521                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4794702                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189495                       # Inst execution rate
system.cpu1.iew.exec_refs                     7771379                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1854832                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85333929                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5993182                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510023                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           287462                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1930262                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22362476                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5916547                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           283061                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21588291                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                351977                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               754037                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289999                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1747872                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20386                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          136296                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4655                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1380                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       673023                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       161579                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           446                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93529                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215992                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12292071                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21301356                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849921                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10447290                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186976                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21309392                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26909601                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14278466                       # number of integer regfile writes
system.cpu1.ipc                              0.168912                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168912                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018602      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12995978     59.42%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6494343     29.69%     93.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1362286      6.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21871352                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     605768                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027697                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128508     21.21%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420525     69.42%     90.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                56733      9.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21458504                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158056451                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21301344                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24972430                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20833863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21871352                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528613                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2609702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34524                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           439                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1162977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113673481                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192405                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652500                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          100481005     88.39%     88.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8327442      7.33%     95.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2825809      2.49%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             933821      0.82%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             747538      0.66%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             139896      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             150313      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41937      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25720      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113673481                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191979                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3259353                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          326889                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5993182                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1930262                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu1.numCycles                       113925656                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   969275561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90592072                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165163                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3508659                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3850000                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                587192                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4476                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28900670                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23073063                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15449213                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8722517                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5906942                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289999                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10192496                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2284050                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28900658                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26397                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               821                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7083167                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           807                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   135009317                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45249964                       # The number of ROB writes
system.cpu1.timesIdled                           4308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.960730                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2459129                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3370483                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           397101                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4691941                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97788                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         144725                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           46937                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5152144                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2518                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509196                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           251365                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647241                       # Number of branches committed
system.cpu2.commit.bw_lim_events               457271                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3567244                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505241                       # Number of instructions committed
system.cpu2.commit.committedOps              17014628                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111845360                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.152126                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782313                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    104916847     93.81%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3409472      3.05%     96.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1119781      1.00%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1126446      1.01%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       264856      0.24%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        72950      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       440245      0.39%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        37492      0.03%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       457271      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111845360                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174085                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892997                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697173                       # Number of loads committed
system.cpu2.commit.membars                    1018438                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018438      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796723     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206369     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992960      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014628                       # Class of committed instruction
system.cpu2.commit.refs                       6199341                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505241                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014628                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.822805                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.822805                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100716092                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               150974                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2274219                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21751523                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2796429                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7612100                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                251711                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               266035                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1077101                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5152144                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2866041                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    108900292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17707                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23657396                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 794894                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045751                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3155693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2556917                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.210079                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112453433                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.217064                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.665093                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                97946079     87.10%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8300553      7.38%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3789827      3.37%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1483098      1.32%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  684156      0.61%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  155224      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   94272      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     166      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112453433                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         158616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              269135                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4106947                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.165603                       # Inst execution rate
system.cpu2.iew.exec_refs                     6679164                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525410                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86561135                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5634697                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            618270                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           266278                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1727099                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20576481                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5153754                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           171153                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18648846                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                411576                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               795255                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                251711                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1752350                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           94313                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3196                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          520                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       937524                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       224931                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           214                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       107615                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        161520                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10803453                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18452082                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.865090                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9345956                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163855                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18457188                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23119577                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12416658                       # number of integer regfile writes
system.cpu2.ipc                              0.146567                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.146567                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018657      5.41%      5.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11082862     58.89%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5696576     30.27%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021763      5.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18819999                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     579682                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030801                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 123810     21.36%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                406920     70.20%     91.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48950      8.44%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18381010                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150712613                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18452070                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24138463                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18732635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18819999                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1843846                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3561852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39526                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        315596                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2127299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112453433                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167358                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.618108                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101174249     89.97%     89.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7208694      6.41%     96.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2265907      2.01%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             748079      0.67%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             717229      0.64%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             141845      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             142937      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              36453      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18040      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112453433                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.167122                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3658180                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          419276                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5634697                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1727099                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       112612049                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   970588933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91258898                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442047                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2933133                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3354384                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                715099                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3458                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26255602                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21258589                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14365090                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7777194                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6022250                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                251711                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9790424                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2923043                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26255590                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         20822                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6460323                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           797                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131968908                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41772098                       # The number of ROB writes
system.cpu2.timesIdled                           1980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            67.497782                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2321622                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3439553                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           492220                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4530244                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            100315                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         227155                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          126840                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5029967                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1328                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509150                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           295136                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470359                       # Number of branches committed
system.cpu3.commit.bw_lim_events               434730                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528167                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3985450                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860111                       # Number of instructions committed
system.cpu3.commit.committedOps              16369459                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106333377                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153945                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.785273                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99568089     93.64%     93.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3414765      3.21%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1137410      1.07%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       976834      0.92%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       249669      0.23%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74698      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       440908      0.41%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36274      0.03%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       434730      0.41%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106333377                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151199                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254557                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568681                       # Number of loads committed
system.cpu3.commit.membars                    1018384                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018384      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353264     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077831     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919842      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369459                       # Class of committed instruction
system.cpu3.commit.refs                       5997685                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860111                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369459                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.754521                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.754521                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95215608                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197904                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2167129                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21782706                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2912655                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7470910                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                295439                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               319393                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1093838                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5029967                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2829603                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103358170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                27355                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      23983220                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 985046                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046953                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3137711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2421937                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.223876                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106988450                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.231256                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.691275                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                92553184     86.51%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8041558      7.52%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3879421      3.63%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1466899      1.37%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  779704      0.73%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  184721      0.17%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   82724      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      45      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106988450                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         139007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              310122                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3935480                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.170378                       # Inst execution rate
system.cpu3.iew.exec_refs                     6456062                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441211                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80798885                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5531589                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            604399                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           249814                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1615280                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20351448                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5014851                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           270129                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18252156                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                469284                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               796827                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                295439                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1797979                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           82032                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2159                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       962908                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186276                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           121                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       107317                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        202805                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10725896                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18076554                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.866748                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9296650                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168739                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18081432                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22466629                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12287965                       # number of integer regfile writes
system.cpu3.ipc                              0.148049                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148049                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018598      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11012564     59.46%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5555046     29.99%     94.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935937      5.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18522285                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     587018                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031693                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 129565     22.07%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406882     69.31%     91.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                50569      8.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18090691                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144680114                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18076542                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24333522                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18545719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18522285                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1805729                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3981988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60102                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        277562                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2272402                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106988450                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.173124                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.630800                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95875520     89.61%     89.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7193428      6.72%     96.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2124069      1.99%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             734737      0.69%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             719884      0.67%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             131445      0.12%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             150042      0.14%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35105      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24220      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106988450                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172900                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3518074                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          329366                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5531589                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1615280                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       107127457                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   976072416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               85557174                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036504                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3032942                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3594252                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                729817                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1118                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25901554                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21088561                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14510241                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7622469                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6099152                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                295439                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9890031                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3473737                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25901542                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29085                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6194330                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           823                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   126252178                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41365457                       # The number of ROB writes
system.cpu3.timesIdled                           1637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2497288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4966115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29584                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34492315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2524812                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69097179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2554396                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             967671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1600042                       # Transaction distribution
system.membus.trans_dist::CleanEvict           868688                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1085                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            610                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1527903                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1527867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        967671                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           114                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7461651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7461651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    262117120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               262117120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1507                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2497383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2497383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2497383                       # Request fanout histogram
system.membus.respLayer1.occupancy        13369837000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12177034513                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3514012568.840580                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21906953841.773567                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          135     97.83%     97.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 222410072000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56670890500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 484933734500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2863730                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2863730                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2863730                       # number of overall hits
system.cpu2.icache.overall_hits::total        2863730                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2311                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2311                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2311                       # number of overall misses
system.cpu2.icache.overall_misses::total         2311                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    148280500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    148280500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    148280500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    148280500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2866041                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2866041                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2866041                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2866041                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000806                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000806                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64162.916486                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64162.916486                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64162.916486                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64162.916486                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2032                       # number of writebacks
system.cpu2.icache.writebacks::total             2032                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          247                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          247                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          247                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          247                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2064                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2064                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2064                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2064                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    132647500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    132647500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    132647500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    132647500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000720                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000720                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000720                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000720                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64267.199612                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64267.199612                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64267.199612                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64267.199612                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2032                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2863730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2863730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2311                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2311                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    148280500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    148280500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2866041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2866041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000806                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000806                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64162.916486                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64162.916486                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          247                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2064                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2064                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    132647500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    132647500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64267.199612                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64267.199612                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978259                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2726821                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2032                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1341.939469                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        365009500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978259                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999321                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999321                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5734146                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5734146                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4641694                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4641694                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4641694                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4641694                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1326249                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1326249                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1326249                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1326249                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 184011325280                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 184011325280                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 184011325280                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 184011325280                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5967943                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5967943                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5967943                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5967943                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222229                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222229                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 138745.684468                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138745.684468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 138745.684468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138745.684468                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1425007                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118654                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17805                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1648                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.034092                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.998786                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532694                       # number of writebacks
system.cpu2.dcache.writebacks::total           532694                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       999723                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       999723                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       999723                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       999723                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326526                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326526                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38948483181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38948483181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38948483181                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38948483181                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054713                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054713                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054713                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054713                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119281.414592                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119281.414592                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119281.414592                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119281.414592                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532694                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4186625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4186625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       788743                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       788743                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  86100280000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  86100280000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4975368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4975368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158530                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158530                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109161.387169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109161.387169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       633136                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       633136                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155607                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155607                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17279561000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17279561000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031275                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031275                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111046.167589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111046.167589                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537506                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537506                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97911045280                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97911045280                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541527                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541527                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 182158.050850                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 182158.050850                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366587                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366587                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170919                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170919                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21668922181                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21668922181                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172198                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172198                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126778.896325                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126778.896325                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          203                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5360000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5360000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.390385                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.390385                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26403.940887                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26403.940887                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          127                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.146154                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.146154                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10572.368421                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10572.368421                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          130                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       670500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       670500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          338                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          338                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.384615                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.384615                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5157.692308                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5157.692308                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          128                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          128                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       554500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       554500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.378698                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.378698                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4332.031250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4332.031250                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       331000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       331000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       319000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       319000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284914                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284914                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224282                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224282                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20336040500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20336040500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509196                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509196                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440463                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440463                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 90671.745838                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 90671.745838                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224282                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224282                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20111758500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20111758500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440463                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440463                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 89671.745838                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 89671.745838                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.016084                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5474663                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550606                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.942977                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        365021000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.016084                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906753                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906753                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13506628                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13506628                       # Number of data accesses
system.cpu3.numPwrStateTransitions                215                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          108                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4515459532.407408                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24696690079.701710                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          105     97.22%     97.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.93%     98.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.93%     99.07% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.93%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 222410319500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            108                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53934995500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 487669629500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2827462                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2827462                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2827462                       # number of overall hits
system.cpu3.icache.overall_hits::total        2827462                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2141                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2141                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2141                       # number of overall misses
system.cpu3.icache.overall_misses::total         2141                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    138384999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    138384999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    138384999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    138384999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2829603                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2829603                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2829603                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2829603                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000757                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000757                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000757                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000757                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64635.683793                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64635.683793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64635.683793                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64635.683793                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          266                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1814                       # number of writebacks
system.cpu3.icache.writebacks::total             1814                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          295                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          295                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1846                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1846                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1846                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1846                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    120850000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    120850000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    120850000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    120850000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000652                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000652                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000652                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000652                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65465.872156                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65465.872156                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65465.872156                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65465.872156                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1814                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2827462                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2827462                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2141                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2141                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    138384999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    138384999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2829603                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2829603                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000757                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000757                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64635.683793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64635.683793                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          295                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1846                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1846                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    120850000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    120850000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000652                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65465.872156                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65465.872156                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.977967                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2766937                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1814                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1525.323594                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        371395500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.977967                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999311                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999311                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5661052                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5661052                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4466547                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4466547                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4466547                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4466547                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1311589                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1311589                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1311589                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1311589                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 183625450658                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 183625450658                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 183625450658                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 183625450658                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5778136                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5778136                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5778136                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5778136                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226992                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226992                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226992                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226992                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 140002.280179                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140002.280179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 140002.280179                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140002.280179                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1420324                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       148455                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16377                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1831                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.726751                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.078646                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497513                       # number of writebacks
system.cpu3.dcache.writebacks::total           497513                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1004861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1004861                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1004861                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1004861                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       306728                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       306728                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       306728                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       306728                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37031876323                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37031876323                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37031876323                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37031876323                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053084                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053084                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053084                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053084                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120731.972050                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120731.972050                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120731.972050                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120731.972050                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497513                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4058044                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4058044                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       800657                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       800657                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  86443168000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86443168000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4858701                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4858701                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107965.293503                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107965.293503                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       649834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       649834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150823                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150823                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17082115500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17082115500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031042                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031042                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113259.353679                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113259.353679                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       408503                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        408503                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       510932                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510932                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  97182282658                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  97182282658                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919435                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919435                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555702                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555702                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 190205.903443                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 190205.903443                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       355027                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       355027                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155905                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155905                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19949760823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19949760823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169566                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169566                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127961.007171                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127961.007171                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4490500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4490500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.362132                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.362132                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22794.416244                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22794.416244                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       558000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       558000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.123162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.123162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8328.358209                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8328.358209                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1337000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1337000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.454054                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.454054                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7958.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7958.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1186000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1186000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.443243                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.443243                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7231.707317                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7231.707317                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       319500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       319500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305401                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305401                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203749                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203749                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18860808000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18860808000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400175                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400175                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92568.837148                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92568.837148                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203749                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203749                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18657059000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18657059000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400175                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400175                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91568.837148                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91568.837148                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.943914                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5279348                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510234                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.346915                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        371407000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.943914                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.873247                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873247                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13086659                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13086659                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       647691800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   901953368.298624                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2623052500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535127707000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6476918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88836611                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88836611                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88836611                       # number of overall hits
system.cpu0.icache.overall_hits::total       88836611                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17764250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17764250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17764250                       # number of overall misses
system.cpu0.icache.overall_misses::total     17764250                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232581992996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232581992996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232581992996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232581992996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106600861                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106600861                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106600861                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106600861                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166643                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166643                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166643                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166643                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13092.699832                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13092.699832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13092.699832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13092.699832                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4707                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    90.519231                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16770157                       # number of writebacks
system.cpu0.icache.writebacks::total         16770157                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       994059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       994059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       994059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       994059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16770191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16770191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16770191                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16770191                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206727540498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206727540498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206727540498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206727540498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157318                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157318                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157318                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157318                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12327.083245                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12327.083245                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12327.083245                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12327.083245                       # average overall mshr miss latency
system.cpu0.icache.replacements              16770157                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88836611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88836611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17764250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17764250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232581992996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232581992996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106600861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106600861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166643                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166643                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13092.699832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13092.699832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       994059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       994059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16770191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16770191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206727540498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206727540498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157318                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157318                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12327.083245                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12327.083245                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105606496                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16770158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.297287                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229971912                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229971912                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216281713                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216281713                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216281713                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216281713                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28417865                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28417865                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28417865                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28417865                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 714212321508                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 714212321508                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 714212321508                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 714212321508                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244699578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244699578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244699578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244699578                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.116134                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.116134                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.116134                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.116134                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25132.511591                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25132.511591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25132.511591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25132.511591                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7314286                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       275511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           148551                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3364                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.237541                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.899822                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16159271                       # number of writebacks
system.cpu0.dcache.writebacks::total         16159271                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12429612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12429612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12429612                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12429612                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15988253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15988253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15988253                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15988253                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 290187713228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 290187713228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 290187713228                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 290187713228                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065338                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065338                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065338                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065338                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18150.057622                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18150.057622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18150.057622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18150.057622                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16159271                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155835682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155835682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19049315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19049315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 435907145500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 435907145500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    174884997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    174884997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22883.087686                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22883.087686                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5793462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5793462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13255853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13255853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 221932152000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 221932152000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075798                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075798                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16742.200747                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16742.200747                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60446031                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60446031                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9368550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9368550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 278305176008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 278305176008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.134192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.134192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29706.323391                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29706.323391                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6636150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6636150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2732400                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2732400                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  68255561228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  68255561228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039138                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039138                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24980.076573                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24980.076573                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          882                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9268000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9268000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.417811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.417811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10507.936508                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10507.936508                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          846                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          846                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017054                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017054                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34402.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34402.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2470500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2470500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.132075                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.132075                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9287.593985                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9287.593985                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2209500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2209500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130089                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130089                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8433.206107                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8433.206107                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318167                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318167                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191225                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191225                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16545907000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16545907000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375399                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375399                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86525.856975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86525.856975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191225                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191225                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16354682000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16354682000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375399                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375399                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85525.856975                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85525.856975                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.876742                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          232782218                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16179184                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.387760                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.876742                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506605406                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506605406                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16722586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15128881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               60878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               52534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               46264                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32015149                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16722586                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15128881                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2778                       # number of overall hits
system.l2.overall_hits::.cpu1.data              60878                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                689                       # number of overall hits
system.l2.overall_hits::.cpu2.data              52534                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                539                       # number of overall hits
system.l2.overall_hits::.cpu3.data              46264                       # number of overall hits
system.l2.overall_hits::total                32015149                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             47604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1029488                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2066                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            483120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            480334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            451567                       # number of demand (read+write) misses
system.l2.demand_misses::total                2496861                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            47604                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1029488                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2066                       # number of overall misses
system.l2.overall_misses::.cpu1.data           483120                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1375                       # number of overall misses
system.l2.overall_misses::.cpu2.data           480334                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1307                       # number of overall misses
system.l2.overall_misses::.cpu3.data           451567                       # number of overall misses
system.l2.overall_misses::total               2496861                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4022038999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 101613006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    191852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57380656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    121123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57347719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54132083499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     274919819498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4022038999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 101613006000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    191852500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57380656000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    121123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57347719500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111340000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54132083499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    274919819498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16770190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16158369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532868                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497831                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34512010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16770190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16158369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532868                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497831                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34512010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.426507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.666182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.901413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.708017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.907069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.426507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.666182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.901413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.708017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.907069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84489.517667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98702.467634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92861.810261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118771.021692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88089.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119391.339152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85187.452181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119876.083724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110106.177115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84489.517667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98702.467634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92861.810261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118771.021692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88089.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119391.339152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85187.452181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119876.083724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110106.177115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1600042                       # number of writebacks
system.l2.writebacks::total                   1600042                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1321                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1321                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        47576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1029420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       482987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       480197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       451456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2495540                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        47576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1029420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       482987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       480197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       451456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2495540                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3544641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  91314491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    156086000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52541127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     90012501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52536547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     80285500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49609941999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 249873133000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3544641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  91314491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    156086000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52541127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     90012501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52536547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     80285500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49609941999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 249873133000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.374071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.887847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.524225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.547129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.906846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.374071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.887847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.524225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.547129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.906846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74504.813351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88704.796390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86140.176600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108783.730204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83190.851201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109406.237440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79490.594059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109888.764351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100127.881340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74504.813351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88704.796390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86140.176600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108783.730204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83190.851201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109406.237440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79490.594059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109888.764351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100127.881340                       # average overall mshr miss latency
system.l2.replacements                        5022150                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4251930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4251930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4251930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4251930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30160689                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30160689                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30160689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30160689                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   48                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       690500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        49500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       740000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.606061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.627907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.747368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9331.081081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5211.267606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1484000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       408500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       446000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       547000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2885500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.606061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.627907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.742105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20054.054054                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20425                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        22300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20259.259259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20464.539007                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.558824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.613636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       818500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       338500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       384500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1641000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.558824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.613636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20462.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19911.764706                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20236.842105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20259.259259                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2383607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            30657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            27653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2474634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         519526                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         341234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         347131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         319977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1527868                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53930305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39945848500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40644291500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37575137999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  172095582999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2903133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4002502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.918851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.920453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103806.748844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117062.920166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117086.320438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117430.746582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112637.729829                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       519526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       341234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       347131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       319977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1527868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48735045000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36533508500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37172981500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34375367999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156816902999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.912510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.918851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.920453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93806.748844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107062.920166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107086.320438                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107430.746582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102637.729829                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16722586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16726592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        47604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4022038999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    191852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    121123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4446354499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16770190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16778944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.426507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.666182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.708017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84489.517667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92861.810261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88089.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85187.452181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84931.893700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           872                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        47576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        51480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3544641000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    156086000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     90012501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     80285500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3871025001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.374071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.524225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.547129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74504.813351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86140.176600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83190.851201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79490.594059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75194.735839                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12745274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        28161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        21877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        18611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12813923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       509962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       141886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       133203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       131590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          916641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47682701000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17434807500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16703428000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16556945500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98377882000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13255236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155080                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13730564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.834393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.858931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.876093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93502.459007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122878.983832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125398.286825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125822.216734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107324.330899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           68                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          111                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          449                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       509894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       141753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       133066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       131479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       916192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42579446500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16007619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15363565500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15234574000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89185205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.858047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.875354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83506.467030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112926.139129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115458.235011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115870.777843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97343.357069                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          103                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             114                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          105                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.980952                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982759                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2012000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        96000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2224500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.980952                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982759                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19533.980583                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19513.157895                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999835                       # Cycle average of tags in use
system.l2.tags.total_refs                    68914140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5022152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.722034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.196052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.786979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.660298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.787003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.771279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.760737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.659313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.244692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 556422752                       # Number of tag accesses
system.l2.tags.data_accesses                556422752                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3044800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65882816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30911168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         69248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30732608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         64640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28893184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          159714432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3044800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        69248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        64640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3294656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102402688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102402688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          47575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1029419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         482987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         480197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         451456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2495538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1600042                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1600042                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5621813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121643747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           214119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57073309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           127857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         56743622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           119349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53347373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             294891189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5621813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       214119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       127857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       119349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6083139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189072772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189072772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189072772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5621813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121643747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          214119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57073309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          127857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        56743622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          119349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53347373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483963962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1547393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     47573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    967741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    478026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    474332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    444080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003038920000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5435745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1456271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2495538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1600042                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2495538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1600042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  79882                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52649                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            243319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            155335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            223271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            169118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           150070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           116014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            123578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            166379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            132910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           110648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73951                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101716839000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12078280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            147010389000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42107.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60857.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1114930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  945678                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2495538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1600042                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  924594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  621430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  395865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  193262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   60676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   36696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   32923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 105118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 108584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1902406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.322103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.494212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.200320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1278758     67.22%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       415836     21.86%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83208      4.37%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37415      1.97%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18606      0.98%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11452      0.60%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8201      0.43%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6422      0.34%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42508      2.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1902406                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.277841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.394349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        95557     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            86943     90.98%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              737      0.77%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6413      6.71%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1141      1.19%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              267      0.28%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154601984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5112448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99031232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               159714432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102402688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    294.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  541604608500                       # Total gap between requests
system.mem_ctrls.avgGap                     132241.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3044672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     61935424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30593664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        69248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30357248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        64640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28421120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99031232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5621576.809836142696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114355419.324567258358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 214119.294125304063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 56487080.404824838042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 127857.106094690389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56050570.099913753569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 119349.054672492886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52475770.494020432234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182847832.955636233091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        47575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1029419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       482987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       480197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       451456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1600042                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1576657750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  49308271250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     79847250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32478290000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     44521500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32594355500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     37874500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30890571250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13055506943500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33140.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47899.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44065.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67244.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41147.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67877.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37499.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68424.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8159477.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7095482100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3771326790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8339084460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4330830420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42753743760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115927322760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     110353167360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292570957650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.192872                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 285568605250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18085340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 237950679750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6487732440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3448303980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8908699380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3746404440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42753743760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     196976441850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42101277600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       304422603450                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.075339                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 107434468500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18085340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 416084816500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4104102830.508474                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23647141223.443275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          115     97.46%     97.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222410243500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57320491000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484284134000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3193767                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3193767                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3193767                       # number of overall hits
system.cpu1.icache.overall_hits::total        3193767                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5529                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5529                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5529                       # number of overall misses
system.cpu1.icache.overall_misses::total         5529                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    265332998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    265332998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    265332998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    265332998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3199296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3199296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3199296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3199296                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001728                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001728                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001728                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001728                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47989.328631                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47989.328631                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47989.328631                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47989.328631                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4812                       # number of writebacks
system.cpu1.icache.writebacks::total             4812                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          685                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          685                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4844                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4844                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4844                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4844                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    231453499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    231453499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    231453499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    231453499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001514                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001514                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001514                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47781.482040                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47781.482040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47781.482040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47781.482040                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4812                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3193767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3193767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5529                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5529                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    265332998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    265332998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3199296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3199296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001728                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001728                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47989.328631                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47989.328631                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4844                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4844                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    231453499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    231453499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47781.482040                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47781.482040                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978688                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3186837                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4812                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           662.268703                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357850500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978688                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999334                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999334                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6403436                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6403436                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5497311                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5497311                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5497311                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5497311                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1443131                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1443131                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1443131                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1443131                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 189429429983                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 189429429983                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 189429429983                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 189429429983                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6940442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6940442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6940442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6940442                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207931                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207931                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207931                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207931                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131262.809809                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131262.809809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131262.809809                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131262.809809                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1515715                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       116009                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20459                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1630                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.085488                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.171166                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543651                       # number of writebacks
system.cpu1.dcache.writebacks::total           543651                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1095399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1095399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1095399                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1095399                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347732                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347732                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40255070987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40255070987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40255070987                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40255070987                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050102                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115764.643424                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115764.643424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115764.643424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115764.643424                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543651                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4817618                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4817618                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       863713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       863713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90322664500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90322664500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5681331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5681331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104574.858199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104574.858199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       693122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       693122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18114105500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18114105500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106184.414770                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106184.414770                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       679693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        679693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       579418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       579418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99106765483                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99106765483                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259111                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.460180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.460180                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 171045.368772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 171045.368772                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       402277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       402277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177141                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177141                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22140965487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22140965487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140687                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140687                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124990.631683                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124990.631683                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          189                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4874500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4874500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.366279                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.366279                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25791.005291                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25791.005291                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       658000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       658000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.118217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10786.885246                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10786.885246                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1086000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1086000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.424242                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.424242                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7051.948052                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7051.948052                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       953000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       953000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.415978                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.415978                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6311.258278                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6311.258278                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       377000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       377000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       359000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       359000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216859                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216859                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19193380500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19193380500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509166                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509166                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88506.266745                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88506.266745                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216859                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216859                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18976521500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18976521500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425910                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425910                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87506.266745                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87506.266745                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.081154                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6353366                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.256989                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357862000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.081154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.908786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15465398                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15465398                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 541604625000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30512047                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5851972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30259975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3422108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           661                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1793                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4071268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4071268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16778945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13733105                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          116                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50310537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48497658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1652509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1616618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1506135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103609623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146582144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2068328192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       617984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69608896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       262144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68195328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       234240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63701568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4417530496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5094973                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106969216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39607424                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302917                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36879619     93.11%     93.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2607046      6.58%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21327      0.05%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  66107      0.17%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29006      0.07%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4319      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39607424                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69060525438                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826546192                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3245132                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         765958789                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2918630                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24270081337                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25176865245                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847233664                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7396660                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               800626167000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740528                       # Number of bytes of host memory used
host_op_rate                                   208235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4035.88                       # Real time elapsed on the host
host_tick_rate                               64179714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838368922                       # Number of instructions simulated
sim_ops                                     840410980                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.259022                       # Number of seconds simulated
sim_ticks                                259021542000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.865015                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               52504410                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            52575379                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2732296                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58836926                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10145                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15306                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5161                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59663333                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1692                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           788                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2730115                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32295870                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7581812                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79992216                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141046819                       # Number of instructions committed
system.cpu0.commit.committedOps             141047433                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    494611556                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.285168                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.280157                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    458911664     92.78%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8504071      1.72%     94.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10992614      2.22%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1750637      0.35%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       719033      0.15%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       555486      0.11%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       175508      0.04%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5420731      1.10%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7581812      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    494611556                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11311                       # Number of function calls committed.
system.cpu0.commit.int_insts                140437019                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43371215                       # Number of loads committed
system.cpu0.commit.membars                        978                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1029      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96920921     68.72%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43371947     30.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        752024      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141047433                       # Class of committed instruction
system.cpu0.commit.refs                      44124065                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141046819                       # Number of Instructions Simulated
system.cpu0.committedOps                    141047433                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.605566                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.605566                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            365179570                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2278                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46247393                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             234969123                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33155914                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 96632436                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2731129                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6235                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9232741                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59663333                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 53540447                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    449317921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               825882                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     264335239                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5466622                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117320                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          54880506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          52514555                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.519779                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         506931790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.521444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.776253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               313189271     61.78%     61.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               133461314     26.33%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55118154     10.87%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2290975      0.45%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1732858      0.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6113      0.00%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1130148      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     542      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2415      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           506931790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1621768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2859747                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41580694                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.512422                       # Inst execution rate
system.cpu0.iew.exec_refs                   130691136                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    800191                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               45337863                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             67776263                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2575                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1876530                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1165692                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          219439399                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            129890945                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2330289                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            260594067                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                435545                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            209947758                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2731129                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            210476610                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      7926454                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           85398                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          761                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          497                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24405048                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       412842                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           497                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       676267                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2183480                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153188621                       # num instructions consuming a value
system.cpu0.iew.wb_count                    183740387                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.757284                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116007224                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.361300                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184348712                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               322502501                       # number of integer regfile reads
system.cpu0.int_regfile_writes              141975199                       # number of integer regfile writes
system.cpu0.ipc                              0.277349                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.277349                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1580      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            130777226     49.74%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1214      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  239      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     49.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           131248373     49.92%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             895404      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             262924355                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15084162                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.057371                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1264760      8.38%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              13817652     91.60%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1750      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             278006618                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1050708423                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    183740070                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        297831519                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 219435791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                262924355                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3608                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       78391969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2844398                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           229                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47869291                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    506931790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.518658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.200566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          385755499     76.10%     76.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           62442491     12.32%     88.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22275633      4.39%     92.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9747896      1.92%     94.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14319517      2.82%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7615249      1.50%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2853925      0.56%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1163593      0.23%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             757987      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      506931790                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.517004                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2518071                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          223544                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            67776263                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1165692                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    872                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       508553558                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9489528                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              259948683                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            108005410                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8500557                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38819936                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             101609766                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               151414                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            305285252                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             227285436                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          174900652                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 98352278                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1208002                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2731129                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            106979587                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                66895250                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       305284940                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        100177                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1762                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52019381                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1740                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   708062568                       # The number of ROB reads
system.cpu0.rob.rob_writes                  454412633                       # The number of ROB writes
system.cpu0.timesIdled                          16773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  549                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.575926                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13864246                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13923291                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1885712                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20839084                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2728                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15810                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13082                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21791954                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          346                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           597                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1884944                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8392216                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1935504                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2912                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38658319                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36156940                       # Number of instructions committed
system.cpu1.commit.committedOps              36157842                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    126601819                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.285603                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.200291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    114790518     90.67%     90.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4882553      3.86%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2812293      2.22%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       720133      0.57%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       447899      0.35%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       411056      0.32%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        53645      0.04%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       548218      0.43%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1935504      1.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    126601819                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4194                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35548350                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9348171                       # Number of loads committed
system.cpu1.commit.membars                       1302                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1302      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26117800     72.23%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9348768     25.86%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        689732      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36157842                       # Class of committed instruction
system.cpu1.commit.refs                      10038500                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36156940                       # Number of Instructions Simulated
system.cpu1.committedOps                     36157842                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.691850                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.691850                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             75749378                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  866                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11728407                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84513990                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13048885                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40621448                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1888774                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1780                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1906504                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21791954                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15132765                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    115603951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601230                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98690406                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3779084                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.163253                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15721496                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13866974                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.739332                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         133214989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.740854                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.045626                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                70724630     53.09%     53.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39079203     29.34%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17215243     12.92%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2569661      1.93%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2133655      1.60%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17056      0.01%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474993      1.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     101      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     447      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           133214989                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         271007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1995924                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12660868                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.466268                       # Inst execution rate
system.cpu1.iew.exec_refs                    20073000                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789932                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               30485505                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19470245                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1943                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2307629                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1368896                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74472627                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19283068                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1613750                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62240299                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                217246                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             26611577                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1888774                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             26953621                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       684484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          189902                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1347                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3541                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10122074                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       678567                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3541                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       888953                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1106971                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45397494                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55630412                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733135                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33282508                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.416751                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55912745                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80098408                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42465000                       # number of integer regfile writes
system.cpu1.ipc                              0.270867                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.270867                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1622      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42953082     67.27%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1510      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20007729     31.33%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             889946      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63854049                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1092173                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017104                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 180031     16.48%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                912025     83.51%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  117      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64944600                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         262364174                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55630412                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112790945                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74469269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63854049                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3358                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38314785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           348914                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25572796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    133214989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.479331                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.033613                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           98591673     74.01%     74.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19175850     14.39%     88.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8513819      6.39%     94.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2882585      2.16%     96.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2492430      1.87%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             801768      0.60%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             425785      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             179096      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             151983      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      133214989                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.478358                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3408577                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          379397                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19470245                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1368896                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    320                       # number of misc regfile reads
system.cpu1.numCycles                       133485996                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   384440626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               61290771                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27077416                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1703247                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15086464                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12432285                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               140443                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108663551                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80724790                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61510507                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39846201                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1186844                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1888774                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15069405                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34433091                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108663551                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33374                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1462                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7384941                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1431                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   199481215                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156257095                       # The number of ROB writes
system.cpu1.timesIdled                           3033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.419422                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6829476                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6869358                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1028252                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12235045                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2906                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9410                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6504                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13292582                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          357                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           592                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1027396                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5714534                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1302502                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2884                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22556425                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24654766                       # Number of instructions committed
system.cpu2.commit.committedOps              24655671                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     74858474                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.329364                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.261596                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     66326664     88.60%     88.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3859540      5.16%     93.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1882678      2.51%     96.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       522152      0.70%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       366544      0.49%     97.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       284891      0.38%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40849      0.05%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       272654      0.36%     98.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1302502      1.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74858474                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4158                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24046148                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5711854                       # Number of loads committed
system.cpu2.commit.membars                       1305                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1305      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18223478     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5712446     23.17%     97.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        718202      2.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24655671                       # Class of committed instruction
system.cpu2.commit.refs                       6430648                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24654766                       # Number of Instructions Simulated
system.cpu2.committedOps                     24655671                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.197041                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.197041                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45236784                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  888                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5975559                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52899801                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7147070                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23864291                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1032781                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2307                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1278362                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13292582                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7659187                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     69567076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               267867                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60918189                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2067274                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.168640                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7958563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6832382                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.772855                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          78559288                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.775472                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.147060                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                43080764     54.84%     54.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20518630     26.12%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9585151     12.20%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2812673      3.58%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1281562      1.63%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16628      0.02%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1263404      1.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      42      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            78559288                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         263020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1116472                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8140785                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.483425                       # Inst execution rate
system.cpu2.iew.exec_refs                     9942842                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    816989                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               23970165                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11162491                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1841                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1399239                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1229729                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47087785                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9125853                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           915851                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38104677                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                147193                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9767207                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1032781                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10015832                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        98073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56263                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5067                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5450637                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       510935                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5067                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       656439                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        460033                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28850572                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36462535                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.739004                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21320694                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.462592                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36694609                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49875955                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27739884                       # number of integer regfile writes
system.cpu2.ipc                              0.312789                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.312789                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1631      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28668682     73.47%     73.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1145      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9492336     24.33%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             856574      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39020528                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     210966                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005407                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84716     40.16%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     40.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                126224     59.83%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   26      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39229863                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         156861833                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36462535                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69524964                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47084455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39020528                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3330                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22432114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            50523                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14539902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     78559288                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.496702                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.037352                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           57635819     73.37%     73.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10789855     13.73%     87.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5930338      7.55%     94.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1976588      2.52%     97.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1390658      1.77%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             436211      0.56%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             202275      0.26%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97456      0.12%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100088      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       78559288                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.495044                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2200582                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          455174                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11162491                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1229729                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    326                       # number of misc regfile reads
system.cpu2.numCycles                        78822308                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   439105384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               37222175                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18224384                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1408246                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8267100                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5770528                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               117841                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68690983                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50870582                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38416627                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23666454                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1209976                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1032781                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8333396                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20192243                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68690983                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         37382                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1339                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4169498                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1314                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   120766703                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98130254                       # The number of ROB writes
system.cpu2.timesIdled                           2900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.588537                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4948167                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4968611                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           529218                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9212323                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              3098                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6398                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3300                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10181211                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          285                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           580                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           528314                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5332419                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1343523                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14916439                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23099041                       # Number of instructions committed
system.cpu3.commit.committedOps              23099901                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66475797                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.347493                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.327003                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     58919061     88.63%     88.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3300384      4.96%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1626108      2.45%     96.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       477953      0.72%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       319328      0.48%     97.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       149385      0.22%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39364      0.06%     97.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       300691      0.45%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1343523      2.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66475797                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4317                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22490449                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5213818                       # Number of loads committed
system.cpu3.commit.membars                       1216                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1216      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17131935     74.16%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5214398     22.57%     96.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        752112      3.26%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23099901                       # Class of committed instruction
system.cpu3.commit.refs                       5966510                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23099041                       # Number of Instructions Simulated
system.cpu3.committedOps                     23099901                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.987830                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.987830                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             45570988                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  925                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4415722                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              41102087                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4718564                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16632123                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                535527                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2955                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1307656                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10181211                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5467934                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     62565650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               122254                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      46430165                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1072862                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.147520                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5662777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4951265                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.672745                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          68764858                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.675240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.108188                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42104167     61.23%     61.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15068718     21.91%     83.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7139408     10.38%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2731096      3.97%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712339      1.04%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13280      0.02%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  995248      1.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      69      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     533      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68764858                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         251143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              591665                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6876947                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.464800                       # Inst execution rate
system.cpu3.iew.exec_refs                     8496705                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    827604                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23872040                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8801337                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2002                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           553327                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1154492                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37942610                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7669101                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           460530                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32078640                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146787                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9682083                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                535527                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9957042                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        80886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26738                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6812                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3587519                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       401800                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6812                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       401379                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        190286                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24893154                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30778481                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728469                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18133903                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.445962                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30955941                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42557790                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23254601                       # number of integer regfile writes
system.cpu3.ipc                              0.334691                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.334691                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1626      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23846463     73.29%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 816      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7851357     24.13%     97.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             838748      2.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32539170                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     202819                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006233                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80196     39.54%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     39.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                122605     60.45%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   18      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32740363                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134070321                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30778481                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52792128                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37939312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32539170                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3298                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14842709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            24304                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           383                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9939983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     68764858                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.473195                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.047558                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52059338     75.71%     75.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8197106     11.92%     87.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4689718      6.82%     94.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1754395      2.55%     97.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1286059      1.87%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             402550      0.59%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             187044      0.27%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              88991      0.13%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              99657      0.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68764858                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.471473                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1503247                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          545052                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8801337                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1154492                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    410                       # number of misc regfile reads
system.cpu3.numCycles                        69016001                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   448912433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               36824654                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17017054                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2075725                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5476479                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5895618                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               103895                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             54242105                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39883811                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29887871                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16887537                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1220716                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                535527                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8975772                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12870817                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        54242105                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         64889                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1521                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5137454                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1498                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103146209                       # The number of ROB reads
system.cpu3.rob.rob_writes                   78324374                       # The number of ROB writes
system.cpu3.timesIdled                           2851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11291688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22078381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1198879                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       479515                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13611078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10437272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27724378                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10916787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11194489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       532910                       # Transaction distribution
system.membus.trans_dist::WritebackClean           38                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10257820                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11509                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1211                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80404                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11194489                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33353188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33353188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    755696320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               755696320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4348                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11287613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11287613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11287613                       # Request fanout histogram
system.membus.respLayer1.occupancy        59603355498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28072595568                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                442                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    989236481.981982                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2379594996.117312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7305666500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39411043000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 219610499000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7655858                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7655858                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7655858                       # number of overall hits
system.cpu2.icache.overall_hits::total        7655858                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3329                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3329                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3329                       # number of overall misses
system.cpu2.icache.overall_misses::total         3329                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    243587999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    243587999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    243587999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    243587999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7659187                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7659187                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7659187                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7659187                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73171.522679                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73171.522679                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73171.522679                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73171.522679                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.714286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2886                       # number of writebacks
system.cpu2.icache.writebacks::total             2886                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          443                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          443                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2886                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2886                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    215112499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    215112499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    215112499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    215112499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74536.555440                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74536.555440                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74536.555440                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74536.555440                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2886                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7655858                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7655858                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3329                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3329                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    243587999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    243587999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7659187                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7659187                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73171.522679                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73171.522679                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          443                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    215112499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    215112499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74536.555440                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74536.555440                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7797717                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2918                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2672.281357                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15321260                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15321260                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7010642                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7010642                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7010642                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7010642                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2121685                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2121685                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2121685                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2121685                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 173987668990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 173987668990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 173987668990                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 173987668990                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9132327                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9132327                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9132327                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9132327                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232327                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232327                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232327                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232327                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82004.477097                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82004.477097                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82004.477097                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82004.477097                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7369082                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        40077                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           104743                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            497                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.353933                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.637827                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       621401                       # number of writebacks
system.cpu2.dcache.writebacks::total           621401                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1496067                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1496067                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1496067                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1496067                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       625618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       625618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       625618                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       625618                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  62307354990                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  62307354990                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  62307354990                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  62307354990                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068506                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068506                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068506                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068506                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99593.290139                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99593.290139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99593.290139                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99593.290139                       # average overall mshr miss latency
system.cpu2.dcache.replacements                621396                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6590296                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6590296                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1824490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1824490                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 144939314000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 144939314000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8414786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8414786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.216820                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.216820                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79441.002143                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79441.002143                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1219924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1219924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       604566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       604566                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  59708307000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59708307000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.071846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.071846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98762.264170                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98762.264170                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       420346                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        420346                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297195                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29048354990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29048354990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       717541                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717541                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.414185                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.414185                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97741.735191                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97741.735191                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       276143                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       276143                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21052                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21052                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2599047990                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2599047990                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029339                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029339                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123458.483279                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123458.483279                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          677                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          677                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      8408500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8408500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.247778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.247778                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37706.278027                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37706.278027                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           91                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          132                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          132                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1276500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1276500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.146667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.146667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9670.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9670.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          349                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          349                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          307                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          307                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2160500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2160500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.467988                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.467988                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7037.459283                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7037.459283                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          306                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          306                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1901500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1901500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.466463                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.466463                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6214.052288                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6214.052288                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1598000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1598000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1551000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1551000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          168                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            168                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          424                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          424                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2585500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2585500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          592                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          592                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.716216                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.716216                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  6097.877358                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  6097.877358                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          424                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          424                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2161500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2161500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.716216                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.716216                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  5097.877358                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  5097.877358                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.366037                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7642498                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           624770                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.232498                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.366037                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.855189                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.855189                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18893692                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18893692                       # Number of data accesses
system.cpu3.numPwrStateTransitions                450                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          226                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    993423247.787611                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2451116258.409777                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          226    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7677088000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            226                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34507888000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 224513654000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5464792                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5464792                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5464792                       # number of overall hits
system.cpu3.icache.overall_hits::total        5464792                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3142                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3142                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3142                       # number of overall misses
system.cpu3.icache.overall_misses::total         3142                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    226609000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    226609000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    226609000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    226609000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5467934                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5467934                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5467934                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5467934                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000575                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000575                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000575                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000575                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 72122.533418                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72122.533418                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 72122.533418                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72122.533418                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2790                       # number of writebacks
system.cpu3.icache.writebacks::total             2790                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          352                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          352                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          352                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          352                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2790                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2790                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2790                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2790                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    203139000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    203139000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    203139000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    203139000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000510                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000510                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000510                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000510                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72809.677419                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72809.677419                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72809.677419                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72809.677419                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2790                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5464792                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5464792                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3142                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3142                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    226609000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    226609000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5467934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5467934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000575                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000575                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 72122.533418                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72122.533418                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          352                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          352                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2790                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2790                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    203139000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    203139000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000510                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000510                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72809.677419                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72809.677419                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5529953                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2822                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1959.586464                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10938658                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10938658                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5748437                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5748437                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5748437                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5748437                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2017100                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2017100                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2017100                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2017100                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 167174032491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 167174032491                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 167174032491                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 167174032491                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7765537                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7765537                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7765537                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7765537                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.259750                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.259750                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.259750                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.259750                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82878.405875                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82878.405875                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82878.405875                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82878.405875                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5727889                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        52687                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            84666                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            619                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.652765                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.116317                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       531021                       # number of writebacks
system.cpu3.dcache.writebacks::total           531021                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1478510                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1478510                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1478510                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1478510                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       538590                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       538590                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       538590                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       538590                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53506210992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53506210992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53506210992                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53506210992                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069356                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069356                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069356                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069356                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 99344.976684                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99344.976684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 99344.976684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99344.976684                       # average overall mshr miss latency
system.cpu3.dcache.replacements                531021                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5293971                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5293971                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1720163                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1720163                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 137957669500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 137957669500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      7014134                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7014134                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245242                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245242                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80200.347002                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80200.347002                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1201770                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1201770                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       518393                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       518393                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50906607500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50906607500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.073907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.073907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98200.800358                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98200.800358                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       454466                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        454466                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       296937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       296937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29216362991                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29216362991                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       751403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.395177                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.395177                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98392.463691                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98392.463691                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       276740                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       276740                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20197                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20197                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2599603492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2599603492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026879                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128712.357875                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128712.357875                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          685                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          685                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          253                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      9690000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9690000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.269723                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.269723                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 38300.395257                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 38300.395257                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          138                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1629500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1629500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.122601                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.122601                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14169.565217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14169.565217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          409                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          409                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          294                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          294                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2426000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2426000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          703                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          703                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.418208                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.418208                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8251.700680                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8251.700680                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          294                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          294                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2168000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2168000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.418208                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.418208                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7374.149660                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7374.149660                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1289500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1289500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1253500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1253500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          225                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            225                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          355                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          355                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2219500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2219500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          580                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          580                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.612069                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.612069                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6252.112676                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6252.112676                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          355                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          355                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1864500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1864500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.612069                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.612069                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5252.112676                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5252.112676                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.519414                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6293492                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           538350                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.690335                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.519414                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.828732                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.828732                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16073841                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16073841                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    206294586.956522                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   139424488.651698                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        59000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    303880000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   254276766500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4744775500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     53523609                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53523609                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     53523609                       # number of overall hits
system.cpu0.icache.overall_hits::total       53523609                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16838                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16838                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16838                       # number of overall misses
system.cpu0.icache.overall_misses::total        16838                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1294164000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1294164000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1294164000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1294164000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     53540447                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53540447                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     53540447                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53540447                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000314                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000314                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76859.722057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76859.722057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76859.722057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76859.722057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1726                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.764706                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15390                       # number of writebacks
system.cpu0.icache.writebacks::total            15390                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1448                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1448                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1448                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1448                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15390                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15390                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1184222000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1184222000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1184222000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1184222000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76947.498376                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76947.498376                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76947.498376                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76947.498376                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15390                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     53523609                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53523609                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16838                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1294164000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1294164000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     53540447                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53540447                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000314                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76859.722057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76859.722057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1448                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1448                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15390                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15390                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1184222000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1184222000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76947.498376                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76947.498376                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53539304                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15422                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3471.618726                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        107096284                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       107096284                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37738660                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37738660                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37738660                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37738660                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20424395                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20424395                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20424395                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20424395                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1310210436527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1310210436527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1310210436527                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1310210436527                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58163055                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58163055                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58163055                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58163055                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.351158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.351158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.351158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.351158                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64149.289931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64149.289931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64149.289931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64149.289931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    308561206                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        76475                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8110017                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1622                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.046925                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.148582                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11010011                       # number of writebacks
system.cpu0.dcache.writebacks::total         11010011                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9409875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9409875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9409875                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9409875                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11014520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11014520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11014520                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11014520                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 809008412342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 809008412342                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 809008412342                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 809008412342                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189373                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189373                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189373                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189373                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73449.266272                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73449.266272                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73449.266272                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73449.266272                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11010008                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     37300317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37300317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20111689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20111689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1280623464000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1280623464000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57412006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57412006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.350305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.350305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 63675.580107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63675.580107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9124733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9124733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10986956                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10986956                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 806072858500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 806072858500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191370                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191370                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73366.349924                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73366.349924                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       438343                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        438343                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       312706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       312706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29586972527                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29586972527                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       751049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       751049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.416359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.416359                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94615.941258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94615.941258                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       285142                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       285142                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27564                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27564                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2935553842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2935553842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036701                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036701                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106499.558917                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106499.558917                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          457                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          457                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11991500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11991500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.389599                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.389599                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26239.606127                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26239.606127                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          443                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          443                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011935                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011935                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          472                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          472                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5469000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5469000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.467790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.467790                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11586.864407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11586.864407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          469                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          469                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5000000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5000000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.464817                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.464817                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10660.980810                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10660.980810                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          131                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          131                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       637000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       637000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          788                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          788                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.166244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.166244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4862.595420                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4862.595420                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          131                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          131                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       506000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       506000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.166244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.166244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3862.595420                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3862.595420                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949974                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48760508                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11011541                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.428128                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949974                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127343559                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127343559                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2181068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              252497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 573                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               68037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               46967                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2552026                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1540                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2181068                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                654                       # number of overall hits
system.l2.overall_hits::.cpu1.data             252497                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                573                       # number of overall hits
system.l2.overall_hits::.cpu2.data              68037                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                690                       # number of overall hits
system.l2.overall_hits::.cpu3.data              46967                       # number of overall hits
system.l2.overall_hits::total                 2552026                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8824321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1406869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            552737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            483659                       # number of demand (read+write) misses
system.l2.demand_misses::total               11288070                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13850                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8824321                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2221                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1406869                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2313                       # number of overall misses
system.l2.overall_misses::.cpu2.data           552737                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2100                       # number of overall misses
system.l2.overall_misses::.cpu3.data           483659                       # number of overall misses
system.l2.overall_misses::total              11288070                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1142407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 763265758996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    196464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145340124998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    203297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  60296031499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    189813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51926904499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1022560801992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1142407000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 763265758996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    196464500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145340124998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    203297000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  60296031499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    189813500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51926904499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1022560801992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11005389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1659366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13840096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11005389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1659366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13840096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.899935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.801818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.772522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.801455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.890400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.752688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.911488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.815606                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.899935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.801818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.772522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.801455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.890400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.752688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.911488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.815606                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82484.259928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86495.692869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88457.676722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103307.504109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87893.212278                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109086.295108                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90387.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107362.634623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90587.744583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82484.259928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86495.692869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88457.676722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103307.504109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87893.212278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109086.295108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90387.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107362.634623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90587.744583                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              532887                       # number of writebacks
system.l2.writebacks::total                    532887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            400                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            551                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            357                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               13259                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           400                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           551                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           357                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              13259                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8819918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1402394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       551355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       481994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11274811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8819918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1402394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       551355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       481994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11274811                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1002780001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 674811344558                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    150004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131054053521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    147242501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  54695025044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    148436500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47001168037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 909010054662                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1002780001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 674811344558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    150004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131054053521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    147242501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  54695025044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    148436500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47001168037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 909010054662                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.898246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.801418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.633391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.845138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.610534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.888173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.624731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.908350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.814648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.898246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.801418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.633391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.845138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.610534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.888173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.624731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.908350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.814648                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72539.062572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76509.934056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82374.794069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93450.238322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83565.551078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99201.104631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85161.503155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97514.010625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80623.085803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72539.062572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76509.934056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82374.794069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93450.238322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83565.551078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99201.104631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85161.503155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97514.010625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80623.085803                       # average overall mshr miss latency
system.l2.replacements                       21690855                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       613725                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           613725                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           23                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             23                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       613748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       613748                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000037                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000037                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000037                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000037                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12318097                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12318097                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           38                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             38                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12318135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12318135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           38                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           38                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             317                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              92                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1539                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1823                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5612                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           615                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8254                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     13438000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     38088000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      3349000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       955500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     55830500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2140                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6729                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          707                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9793                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.851869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.834002                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.869873                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.940092                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7371.365880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6786.885246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5445.528455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4683.823529                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6764.053792                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          110                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             148                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1797                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5502                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     37478000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    115200497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     12644500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4127000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    169449997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.839720                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.817655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.854314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.827734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20855.870896                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20937.931116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20934.602649                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20330.049261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20904.268073                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              243                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.846715                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.977778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.902439                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.896679                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          243                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2354000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       891500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       753500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       940500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4939500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.846715                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.977778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.902439                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.896679                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20293.103448                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20261.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20364.864865                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20445.652174                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20327.160494                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1772                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4197                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80279                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2797853500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2496997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2531240500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2552676500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10378768000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.927404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.939172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.964060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.976496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123596.479215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129586.252530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 131979.795610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132993.461498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129283.723016                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        22637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80279                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2571483500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2304307500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2339450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2360736500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9575978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.927404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.939172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.964060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.976496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113596.479215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119586.252530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121979.795610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 122993.461498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119283.723016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1142407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    196464500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    203297000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    189813500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1731982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.899935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.772522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.801455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.752688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.855603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82484.259928                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88457.676722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87893.212278                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90387.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84552.919352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          400                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          551                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          357                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1334                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13824                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1821                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1002780001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    150004500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    147242501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    148436500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1448463502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.898246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.633391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.610534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.624731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.799883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72539.062572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82374.794069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83565.551078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85161.503155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75637.780783                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2179296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       251249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        67322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        46505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2544372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8801684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1387600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       533558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       464465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11187307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 760467905496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 142843127498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57764790999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49374227999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1010450051992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10980980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1638849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       600880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13731679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.801539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.846692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.887961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.908987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86400.273572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102942.582515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108263.377175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106303.441592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90321.115885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4403                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4475                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1382                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8797281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1383125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       532176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       462800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11175382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 672239861058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 128749746021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  52355574544                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  44640431537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 897985613160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.801138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.843961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.885661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.905728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76414.503647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93086.124552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98380.187276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 96457.285084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80353.907648                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    26771002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21690919                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.234203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.695612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.038035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.241304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.251884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.825178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.016572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.897981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.604619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.331895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 235947287                       # Number of tag accesses
system.l2.tags.data_accesses                235947287                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        884736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     564474560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        116544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      89753152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        112768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      35286720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        111552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30847616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          721587648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       884736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       116544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       112768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       111552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1225600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34106240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34106240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8819915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1402393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         551355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         481994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11274807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       532910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3415685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2179257199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           449939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        346508446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           435361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        136230831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           430667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        119092859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2785820988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3415685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       449939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       435361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       430667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4731653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131673373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131673373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131673373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3415685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2179257199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          449939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       346508446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          435361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       136230831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          430667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       119092859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2917494360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    514438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8764852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1387887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    545962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    477661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014128283250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20744869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             484528                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11274807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532948                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11274807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  79295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18510                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            230191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            183273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1534596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2269011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1777613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1414372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            955445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            780359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           478291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           253371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           231559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           198366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           205314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23155                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 232586966752                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                55977560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            442502816752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20775.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39525.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7904134                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  435051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11274807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3002343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3144088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2248179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1211997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  515522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  378828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  265789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  178153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3370767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.333654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.537924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.496733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1605160     47.62%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       856563     25.41%     73.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       313795      9.31%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157119      4.66%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96920      2.88%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64047      1.90%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46690      1.39%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34488      1.02%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195985      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3370767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     350.539608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.016139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7388.012180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        31922     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.499965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30281     94.81%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              379      1.19%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              917      2.87%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              250      0.78%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               86      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              716512768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5074880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32924480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               721587648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34108672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2766.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2785.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  259021460000                       # Total gap between requests
system.mem_ctrls.avgGap                      21936.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       884736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    560950528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       116544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     88824768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       112768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     34941568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       111552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30570304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32924480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3415685.016653942876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2165652029.050155162811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 449939.410830933892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 342924249.906596601009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 435361.472753490147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 134898308.959955155849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 430666.882525160792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 118022245.423896059394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127110972.105941683054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8819915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1402393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       551355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       481994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       532948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    430400750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 310001992250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73372750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  72940820002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     73015250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31861905000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     75214500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27046096250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6239965093250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31134.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35147.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40292.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52011.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41438.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57788.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43152.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56112.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11708393.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10139114160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5389066980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24338346480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1195547040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20446614240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115477581360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2219993280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       179206263540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        691.858531                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4786847500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8649160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 245585534500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13928197920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7402993785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         55597609200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1489855860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20446614240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     117401228760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        600079680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       216866579445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        837.253063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596011750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8649160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 249776370250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                446                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          224                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    858386854.910714                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2048094440.123860                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          224    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6180975000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            224                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    66742886500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 192278655500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15129390                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15129390                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15129390                       # number of overall hits
system.cpu1.icache.overall_hits::total       15129390                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3375                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3375                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3375                       # number of overall misses
system.cpu1.icache.overall_misses::total         3375                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    243906500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    243906500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    243906500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    243906500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15132765                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15132765                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15132765                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15132765                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000223                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000223                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72268.592593                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72268.592593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72268.592593                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72268.592593                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2875                       # number of writebacks
system.cpu1.icache.writebacks::total             2875                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          500                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          500                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          500                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          500                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2875                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2875                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    209096000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    209096000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    209096000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    209096000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72729.043478                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72729.043478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72729.043478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72729.043478                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2875                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15129390                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15129390                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3375                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3375                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    243906500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    243906500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15132765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15132765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72268.592593                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72268.592593                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          500                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    209096000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    209096000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72729.043478                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72729.043478                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15144039                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2907                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5209.507740                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30268405                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30268405                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11088562                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11088562                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11088562                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11088562                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3685724                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3685724                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3685724                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3685724                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 281972513814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 281972513814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 281972513814                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 281972513814                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14774286                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14774286                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14774286                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14774286                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.249469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.249469                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.249469                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.249469                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76503.968776                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76503.968776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76503.968776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76503.968776                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     39807064                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20132                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           720514                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            328                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.248148                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.378049                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1660796                       # number of writebacks
system.cpu1.dcache.writebacks::total          1660796                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2014373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2014373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2014373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2014373                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1671351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1671351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1671351                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1671351                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 151708292852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 151708292852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 151708292852                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 151708292852                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113126                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113126                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113126                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113126                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90769.857948                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90769.857948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90769.857948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90769.857948                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1660765                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10704371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10704371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3380876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3380876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 253154609000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 253154609000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14085247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14085247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74878.406957                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74878.406957                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1737338                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1737338                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1643538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1643538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 148955435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 148955435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.116685                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.116685                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90630.965028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90630.965028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       384191                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        384191                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       304848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       304848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28817904814                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28817904814                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       689039                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689039                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442425                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442425                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94532.044868                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94532.044868                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       277035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       277035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        27813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        27813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2752857852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2752857852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98977.379355                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98977.379355                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          711                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          711                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9980500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9980500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.239572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.239572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44555.803571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44555.803571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1812000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1812000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.124064                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.124064                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15620.689655                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15620.689655                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          392                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          392                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          296                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          296                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2310000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2310000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.430233                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.430233                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7804.054054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7804.054054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          293                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          293                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2057000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2057000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425872                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425872                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7020.477816                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7020.477816                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1384000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1384000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1344000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1344000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          411                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          411                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2285500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2285500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          597                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          597                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.688442                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.688442                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5560.827251                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5560.827251                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          407                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          407                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1874500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1874500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.681742                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.681742                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4605.651106                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4605.651106                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.122521                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12791074                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1664345                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.685350                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.122521                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31217326                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31217326                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 259021542000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13777511                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1146635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13233419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21157971                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          14326                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85235                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13753571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33032818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4999174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1869412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1601296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41574523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1969920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1408985600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       368000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212490368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       369408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79499136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       357120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67945280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771984832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21717894                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35562304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35568063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.552983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23696093     66.62%     66.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11141028     31.32%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 490884      1.38%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 200508      0.56%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  39502      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     48      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35568063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27709428854                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         939982468                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4604868                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         809918146                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4367519                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16524073467                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23104450                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2505262852                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4514004                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
