/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/vga.vhdl
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/#vga.vhdl#
/home/lord_gabem/School/Engineering/Digital Logic/lab7/prelab.md
/home/lord_gabem/School/Engineering/Digital Logic/lab7/#prelab.md#
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/pattern_gen.vhdl
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/#pattern_gen.vhdl#
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/top.vhdl
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/#top.vhdl#
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/pll.vhdl
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/#pll.vhdl#
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/top.pcf
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/#top.pcf#
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/Makefile
/home/lord_gabem/School/Engineering/Digital Logic/lab7/vga/#Makefile#
