Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Nov  1 18:28:21 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_alu_top_timing_summary_routed.rpt -pb uart_alu_top_timing_summary_routed.pb -rpx uart_alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_alu_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.689        0.000                      0                  239        0.095        0.000                      0                  239        3.950        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.689        0.000                      0                  239        0.095        0.000                      0                  239        3.950        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 uart_alu_interface_unit/op2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_alu_interface_unit/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.939ns (28.395%)  route 2.368ns (71.605%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 14.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.435     4.315    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  uart_alu_interface_unit/op2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_fdce_C_Q)         0.341     4.656 f  uart_alu_interface_unit/op2_reg[3]/Q
                         net (fo=4, routed)           0.876     5.531    uart_alu_interface_unit/op_b[3]
    SLICE_X7Y108         LUT5 (Prop_lut5_I2_O)        0.097     5.628 r  uart_alu_interface_unit/result[7]_i_6/O
                         net (fo=15, routed)          0.955     6.584    uart_alu_interface_unit/result[7]_i_6_n_0
    SLICE_X6Y106         LUT4 (Prop_lut4_I0_O)        0.100     6.684 r  uart_alu_interface_unit/result[4]_i_4/O
                         net (fo=1, routed)           0.537     7.221    uart_alu_interface_unit/data5[4]
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.234     7.455 r  uart_alu_interface_unit/result[4]_i_3/O
                         net (fo=1, routed)           0.000     7.455    uart_alu_interface_unit/result[4]_i_3_n_0
    SLICE_X7Y108         MUXF7 (Prop_muxf7_I1_O)      0.167     7.622 r  uart_alu_interface_unit/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.622    uart_alu_interface_unit/alu_unit/alu_Result[4]
    SLICE_X7Y108         FDCE                                         r  uart_alu_interface_unit/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.326    14.053    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  uart_alu_interface_unit/result_reg[4]/C
                         clock pessimism              0.236    14.289    
                         clock uncertainty           -0.035    14.254    
    SLICE_X7Y108         FDCE (Setup_fdce_C_D)        0.057    14.311    uart_alu_interface_unit/result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.884ns (30.727%)  route 1.993ns (69.273%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.101     6.974 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.219     7.194    uart_unit/uart_tx_unit/s_next
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[0]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X4Y102         FDCE (Setup_fdce_C_CE)      -0.292    13.947    uart_unit/uart_tx_unit/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.884ns (30.727%)  route 1.993ns (69.273%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.101     6.974 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.219     7.194    uart_unit/uart_tx_unit/s_next
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[1]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X4Y102         FDCE (Setup_fdce_C_CE)      -0.292    13.947    uart_unit/uart_tx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.884ns (30.727%)  route 1.993ns (69.273%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.101     6.974 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.219     7.194    uart_unit/uart_tx_unit/s_next
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X4Y102         FDCE (Setup_fdce_C_CE)      -0.292    13.947    uart_unit/uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.884ns (30.727%)  route 1.993ns (69.273%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.101     6.974 r  uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.219     7.194    uart_unit/uart_tx_unit/s_next
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  uart_unit/uart_tx_unit/s_reg_reg[3]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X4Y102         FDCE (Setup_fdce_C_CE)      -0.292    13.947    uart_unit/uart_tx_unit/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.880ns (29.337%)  route 2.120ns (70.663%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.097     6.970 r  uart_unit/uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.346     7.316    uart_unit/uart_tx_unit/b_next_0
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[0]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X5Y103         FDCE (Setup_fdce_C_CE)      -0.150    14.089    uart_unit/uart_tx_unit/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.880ns (29.337%)  route 2.120ns (70.663%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.097     6.970 r  uart_unit/uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.346     7.316    uart_unit/uart_tx_unit/b_next_0
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[1]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X5Y103         FDCE (Setup_fdce_C_CE)      -0.150    14.089    uart_unit/uart_tx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.880ns (29.337%)  route 2.120ns (70.663%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.097     6.970 r  uart_unit/uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.346     7.316    uart_unit/uart_tx_unit/b_next_0
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[2]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X5Y103         FDCE (Setup_fdce_C_CE)      -0.150    14.089    uart_unit/uart_tx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.880ns (29.337%)  route 2.120ns (70.663%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.097     6.970 r  uart_unit/uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.346     7.316    uart_unit/uart_tx_unit/b_next_0
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[3]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X5Y103         FDCE (Setup_fdce_C_CE)      -0.150    14.089    uart_unit/uart_tx_unit/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 uart_unit/baud_rate_gen/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/uart_tx_unit/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.880ns (29.337%)  route 2.120ns (70.663%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 14.054 - 10.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.437     4.317    uart_unit/baud_rate_gen/i_clk_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  uart_unit/baud_rate_gen/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.313     4.630 r  uart_unit/baud_rate_gen/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.583     5.212    uart_unit/baud_rate_gen/r_reg[2]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.231     5.443 f  uart_unit/baud_rate_gen/b_reg[7]_i_2__0/O
                         net (fo=7, routed)           0.328     5.771    uart_unit/baud_rate_gen/r_reg_reg[2]_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.239     6.010 f  uart_unit/baud_rate_gen/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=16, routed)          0.863     6.873    uart_unit/uart_tx_unit/r_ptr_reg_reg[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.097     6.970 r  uart_unit/uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.346     7.316    uart_unit/uart_tx_unit/b_next_0
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327    14.054    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  uart_unit/uart_tx_unit/b_reg_reg[4]/C
                         clock pessimism              0.220    14.274    
                         clock uncertainty           -0.035    14.239    
    SLICE_X5Y103         FDCE (Setup_fdce_C_CE)      -0.150    14.089    uart_unit/uart_tx_unit/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  6.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.767%)  route 0.070ns (35.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.674     1.558    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.128     1.686 r  uart_unit/uart_rx_unit/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.070     1.755    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/DIC0
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.661    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.039%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.279     2.001    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/A0
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.039%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.279     2.001    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/A0
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.039%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.279     2.001    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/A0
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.039%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.279     2.001    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/A0
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y106         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y106         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    uart_unit/fifo_rx_unit/array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.674     1.558    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  uart_unit/uart_rx_unit/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.815    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/DIB1
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.695    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.687%)  route 0.283ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.283     2.006    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.687%)  route 0.283ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.283     2.006    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.687%)  route 0.283ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.283     2.006    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.687%)  route 0.283ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/fifo_rx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.723 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.283     2.006    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.884    uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y106   uart_alu_interface_unit/aux_send_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104   uart_alu_interface_unit/aux_send_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y106   uart_alu_interface_unit/op1_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y108   uart_alu_interface_unit/op1_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y106   uart_alu_interface_unit/op1_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y108   uart_alu_interface_unit/op1_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y106   uart_alu_interface_unit/op1_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y108   uart_alu_interface_unit/op1_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y106   uart_alu_interface_unit/op1_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y107   uart_unit/fifo_rx_unit/array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 3.483ns (62.545%)  route 2.086ns (37.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.436     4.316    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDPE (Prop_fdpe_C_Q)         0.341     4.657 r  uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           2.086     6.743    lopt
    A14                  OBUF (Prop_obuf_I_O)         3.142     9.885 r  o_test_OBUF_inst/O
                         net (fo=0)                   0.000     9.885    o_test
    A14                                                               r  o_test (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.712ns  (logic 3.481ns (73.872%)  route 1.231ns (26.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.436     4.316    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDPE (Prop_fdpe_C_Q)         0.341     4.657 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.231     5.888    o_test_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140     9.028 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.028    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.360ns (80.267%)  route 0.334ns (19.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           0.334     2.034    o_test_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.253 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.253    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_test
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.362ns (62.822%)  route 0.806ns (37.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.675     1.559    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.806     2.506    lopt
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.727 r  o_test_OBUF_inst/O
                         net (fo=0)                   0.000     3.727    o_test
    A14                                                               r  o_test (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/op1_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.289ns (29.721%)  route 3.049ns (70.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          3.049     4.338    uart_alu_interface_unit/AR[0]
    SLICE_X4Y106         FDCE                                         f  uart_alu_interface_unit/op1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327     4.054    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  uart_alu_interface_unit/op1_reg[7]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/result_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.289ns (29.743%)  route 3.046ns (70.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          3.046     4.335    uart_alu_interface_unit/AR[0]
    SLICE_X5Y106         FDCE                                         f  uart_alu_interface_unit/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.327     4.054    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  uart_alu_interface_unit/result_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/aux_send_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.289ns (29.836%)  route 3.032ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          3.032     4.322    uart_alu_interface_unit/AR[0]
    SLICE_X3Y106         FDCE                                         f  uart_alu_interface_unit/aux_send_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  uart_alu_interface_unit/aux_send_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_alu_interface_unit/state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.289ns (29.836%)  route 3.032ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          3.032     4.322    uart_alu_interface_unit/AR[0]
    SLICE_X3Y106         FDCE                                         f  uart_alu_interface_unit/state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_alu_interface_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  uart_alu_interface_unit/state_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/tx_reg_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.289ns (29.836%)  route 3.032ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          3.032     4.322    uart_unit/uart_tx_unit/AR[0]
    SLICE_X3Y106         FDPE                                         f  uart_unit/uart_tx_unit/tx_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.289ns (29.836%)  route 3.032ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          3.032     4.322    uart_unit/uart_tx_unit/AR[0]
    SLICE_X3Y106         FDPE                                         f  uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg_lopt_replica/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.289ns (30.410%)  route 2.951ns (69.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          2.951     4.240    uart_unit/uart_tx_unit/AR[0]
    SLICE_X3Y102         FDCE                                         f  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.289ns (30.410%)  route 2.951ns (69.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          2.951     4.240    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y102         FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.289ns (30.410%)  route 2.951ns (69.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          2.951     4.240    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y102         FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uart_unit/uart_tx_unit/n_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.289ns (30.410%)  route 2.951ns (69.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  i_reset_IBUF_inst/O
                         net (fo=94, routed)          2.951     4.240    uart_unit/uart_tx_unit/AR[0]
    SLICE_X2Y102         FDCE                                         f  uart_unit/uart_tx_unit/n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.330     4.057    uart_unit/uart_tx_unit/i_clk_IBUF_BUFG
    SLICE_X2Y102         FDCE                                         r  uart_unit/uart_tx_unit/n_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.774%)  route 0.529ns (70.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.529     0.753    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X3Y107         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.949     2.077    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.269ns (34.594%)  route 0.509ns (65.406%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.509     0.733    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X0Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.778 r  uart_unit/uart_rx_unit/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.778    uart_unit/uart_rx_unit/s_reg[2]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.269ns (30.564%)  route 0.612ns (69.436%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.612     0.836    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I1_O)        0.045     0.881 r  uart_unit/uart_rx_unit/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.881    uart_unit/uart_rx_unit/s_reg[0]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.275ns (31.034%)  route 0.612ns (68.966%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.612     0.836    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X0Y105         LUT5 (Prop_lut5_I0_O)        0.051     0.887 r  uart_unit/uart_rx_unit/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.887    uart_unit/uart_rx_unit/s_reg[1]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.268ns (26.422%)  route 0.747ns (73.578%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.747     0.971    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X0Y105         LUT5 (Prop_lut5_I0_O)        0.044     1.015 r  uart_unit/uart_rx_unit/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.015    uart_unit/uart_rx_unit/s_reg[3]_i_2_n_0
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.269ns (25.805%)  route 0.774ns (74.195%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.887    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.111     1.044    uart_unit/uart_rx_unit/s_next
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.269ns (25.805%)  route 0.774ns (74.195%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.887    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.111     1.044    uart_unit/uart_rx_unit/s_next
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.269ns (25.805%)  route 0.774ns (74.195%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.887    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.111     1.044    uart_unit/uart_rx_unit/s_next
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.269ns (25.805%)  route 0.774ns (74.195%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.663     0.887    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  uart_unit/uart_rx_unit/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.111     1.044    uart_unit/uart_rx_unit/s_next
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  uart_unit/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.359ns (26.407%)  route 1.001ns (73.593%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.747     0.971    uart_unit/uart_rx_unit/i_rx_IBUF
    SLICE_X0Y105         LUT3 (Prop_lut3_I2_O)        0.045     1.016 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.112     1.128    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.173 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.142     1.316    uart_unit/uart_rx_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  uart_unit/uart_rx_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.361    uart_unit/uart_rx_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.950     2.078    uart_unit/uart_rx_unit/i_clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C





