
../open-register-design-tool-master/build.gradle:105
../open-register-design-tool-master/.gitignore:38
../open-register-design-tool-master/README.md:15
../open-register-design-tool-master/gradle/wrapper/gradle-wrapper.properties:5
../open-register-design-tool-master/gradle/wrapper/gradle-wrapper.jar:2401
../open-register-design-tool-master/src/ordt/parameters/ExtIntegerParameter.java:29
../open-register-design-tool-master/src/ordt/parameters/ExtStringListParameter.java:24
../open-register-design-tool-master/src/ordt/parameters/ExtStringMapParameter.java:37
../open-register-design-tool-master/src/ordt/parameters/ExtBooleanParameter.java:22
../open-register-design-tool-master/src/ordt/parameters/ExtParameter.java:26
../open-register-design-tool-master/src/ordt/parameters/ExtRegNumberParameter.java:27
../open-register-design-tool-master/src/ordt/parameters/ExtParameters.java:969
../open-register-design-tool-master/src/ordt/parameters/Utils.java:152
../open-register-design-tool-master/src/ordt/parameters/ExtStringParameter.java:21
../open-register-design-tool-master/src/ordt/extract/JSpecModelExtractor.java:1458
../open-register-design-tool-master/src/ordt/extract/PropertyList.java:387
../open-register-design-tool-master/src/ordt/extract/DefinedProperty.java:235
../open-register-design-tool-master/src/ordt/extract/MyDebugController.example:89
../open-register-design-tool-master/src/ordt/extract/RdlModelExtractor.java:1115
../open-register-design-tool-master/src/ordt/extract/OverlayFileInfo.java:18
../open-register-design-tool-master/src/ordt/extract/RegModelIntf.java:36
../open-register-design-tool-master/src/ordt/extract/model/ModRootComponent.java:69
../open-register-design-tool-master/src/ordt/extract/model/ModEnum.java:123
../open-register-design-tool-master/src/ordt/extract/model/ModField.java:56
../open-register-design-tool-master/src/ordt/extract/model/ModAddressableInstance.java:171
../open-register-design-tool-master/src/ordt/extract/model/ModRegSet.java:181
../open-register-design-tool-master/src/ordt/extract/model/ModEnumElement.java:108
../open-register-design-tool-master/src/ordt/extract/model/ModFieldSet.java:129
../open-register-design-tool-master/src/ordt/extract/model/ModBaseComponent.java:264
../open-register-design-tool-master/src/ordt/extract/model/ModSignal.java:45
../open-register-design-tool-master/src/ordt/extract/model/ModComponent.java:701
../open-register-design-tool-master/src/ordt/extract/model/ModIndexedInstance.java:115
../open-register-design-tool-master/src/ordt/extract/model/ModRegister.java:211
../open-register-design-tool-master/src/ordt/extract/model/ModInstance.java:246
../open-register-design-tool-master/src/ordt/extract/RegNumber.java:677
../open-register-design-tool-master/src/ordt/extract/Ordt.java:447
../open-register-design-tool-master/src/ordt/extract/DefinedProperties.java:276
../open-register-design-tool-master/src/ordt/extract/DebugController.java:21
../open-register-design-tool-master/src/ordt/annotate/AnnotateNullCommand.java:20
../open-register-design-tool-master/src/ordt/annotate/AnnotateCommand.java:152
../open-register-design-tool-master/src/ordt/annotate/AnnotateSetCommand.java:75
../open-register-design-tool-master/src/ordt/annotate/AnnotateShowCommand.java:46
../open-register-design-tool-master/src/ordt/parse/grammars/JSpec.g4:407
../open-register-design-tool-master/src/ordt/parse/grammars/ExtParms.g4:462
../open-register-design-tool-master/src/ordt/parse/grammars/antlr_init:10
../open-register-design-tool-master/src/ordt/parse/grammars/SystemRDL.g4:454
../open-register-design-tool-master/src/ordt/output/RegSetProperties.java:210
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRegsBuilder.java:1717
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRdlClasses.java:1492
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRegsCommon.java:33
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRdlLite1Classes.java:131
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRegsLite1Builder.java:457
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogBuilder.java:1186
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogDefinedSignal.java:52
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogLogicModule.java:1084
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOElement.java:181
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOSignalSet.java:429
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOSignalList.java:346
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOSignal.java:109
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOInterface.java:111
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOStruct.java:125
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogChildInfoBuilder.java:182
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/WrapperRemapSyncStagesXform.java:67
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/SystemVerilogWrapModule.java:610
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/WrapperRemapInvertXform.java:17
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/WrapperRemapXform.java:30
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogInstance.java:43
../open-register-design-tool-master/src/ordt/output/systemverilog/common/RemapRuleList.java:122
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogSignalList.java:55
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogFunction.java:240
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogSignal.java:87
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogTask.java:35
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogRegisters.java:273
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogCoverGroups.java:161
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogModule.java:737
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogTestBuilder.java:718
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogDefinedSignals.java:200
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogDecodeModule.java:4143
../open-register-design-tool-master/src/ordt/output/verilog/VerilogTestBuilder.java:24
../open-register-design-tool-master/src/ordt/output/verilog/VerilogBuilder.java:24
../open-register-design-tool-master/src/ordt/output/OutputLine.java:114
../open-register-design-tool-master/src/ordt/output/JspecSubCategory.java:112
../open-register-design-tool-master/src/ordt/output/FieldProperties.java:1476
../open-register-design-tool-master/src/ordt/output/InstanceProperties.java:579
../open-register-design-tool-master/src/ordt/output/FieldSetProperties.java:100
../open-register-design-tool-master/src/ordt/output/OutputWriterIntf.java:19
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModRegInstance.java:131
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModBuilder.java:176
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModBaseInstance.java:72
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModRegSetInstance.java:186
../open-register-design-tool-master/src/ordt/output/drvmod/cpp/CppDrvModBuilder.java:460
../open-register-design-tool-master/src/ordt/output/drvmod/cpp/CppBaseModClass.java:509
../open-register-design-tool-master/src/ordt/output/JspecCategory.java:117
../open-register-design-tool-master/src/ordt/output/OutputBuilder.java:1523
../open-register-design-tool-master/src/ordt/output/SimpleOutputWriter.java:56
../open-register-design-tool-master/src/ordt/output/RegProperties.java:616
../open-register-design-tool-master/src/ordt/output/UniqueNameSet.java:105
../open-register-design-tool-master/src/ordt/output/RhsReference.java:250
../open-register-design-tool-master/src/ordt/output/othertypes/XmlBuilder.java:502
../open-register-design-tool-master/src/ordt/output/othertypes/JspecBuilder.java:696
../open-register-design-tool-master/src/ordt/output/othertypes/JsonBuilder.java:295
../open-register-design-tool-master/src/ordt/output/othertypes/RegListBuilder.java:151
../open-register-design-tool-master/src/ordt/output/othertypes/RdlBuilder.java:389
../open-register-design-tool-master/src/ordt/output/SignalProperties.java:204
../open-register-design-tool-master/src/ordt/output/cppmod/CppModClass.java:201
../open-register-design-tool-master/src/ordt/output/cppmod/CppModBuilder.java:566
../open-register-design-tool-master/src/ordt/output/RhsExpression.java:130
../open-register-design-tool-master/src/ordt/output/AddressableInstanceProperties.java:431
../open-register-design-tool-master/gradlew.bat:84
../open-register-design-tool-master/LICENSE:201
../open-register-design-tool-master/example.parms:133
../open-register-design-tool-master/analisys.txt:97
../open-register-design-tool-master/gradlew:172
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.xml:1018
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.sv:12747
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/uvmregs.sv:1468
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.js:523
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.reglist:233
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.v:14037
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/test.rdl:74
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/test.parms:58
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.xml:350
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.sv:1077
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/uvmregs.sv:632
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.js:156
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.reglist:16
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.v:1201
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/test.rdl:73
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/test.parms:12
../open-register-design-tool-master/test/basic_tests/js_basic_01/test.js:266
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/output.xml:521
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/uvmregs.sv:525
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/output.reglist:22
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/output.rdl:303
../open-register-design-tool-master/test/basic_tests/js_basic_01/test.parms:33
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.xml:222
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.sv:824
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/uvmregs.sv:167
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.js:95
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.reglist:33
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.v:912
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/test.rdl:42
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/test.parms:32
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.xml:149
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.sv:1361
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/uvmregs.sv:209
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.js:68
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.reglist:17
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.v:1517
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/test.rdl:57
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/test.parms:33
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.xml:304
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.sv:1245
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/uvmregs.sv:275
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.js:126
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.reglist:11
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.v:1433
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/test.rdl:41
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/test.parms:20
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.xml:689
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.sv:7980
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/uvmregs.sv:257
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.js:357
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.reglist:168
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.v:8851
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/test.rdl:62
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/test.parms:36
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.xml:98
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.sv:1482
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/uvmregs.sv:156
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.js:59
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.reglist:22
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.v:1601
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/test.rdl:95
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/test.parms:32
../open-register-design-tool-master/test/basic_tests/rdl_hello/special_checks:8
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.xml:75
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.sv:468
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/uvmregs.sv:86
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.js:48
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.reglist:8
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.v:512
../open-register-design-tool-master/test/basic_tests/rdl_hello/test.rdl:25
../open-register-design-tool-master/test/basic_tests/rdl_hello/test.parms:33
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.xml:545
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.sv:1525
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/uvmregs.sv:563
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/uvm_reg_jrdl_pkg.sv:1128
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.js:265
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.reglist:22
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.v:1701
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/test.rdl:129
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/test.parms:33
../open-register-design-tool-master/test/scripts/test.setup.example:16
../open-register-design-tool-master/test/scripts/makegold:126
../open-register-design-tool-master/test/scripts/runtest:196
../open-register-design-tool-master/test/scripts/makeallgold:72
../open-register-design-tool-master/test/scripts/gitrm_output:36
../open-register-design-tool-master/test/scripts/runall:45
../open-register-design-tool-master/settings.gradle:5
../open-register-design-tool-master/build.gradle:0
../open-register-design-tool-master/.gitignore:0
../open-register-design-tool-master/README.md:0
../open-register-design-tool-master/gradle/wrapper/gradle-wrapper.properties:0
../open-register-design-tool-master/gradle/wrapper/gradle-wrapper.jar:0
../open-register-design-tool-master/src/ordt/parameters/ExtIntegerParameter.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtStringListParameter.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtStringMapParameter.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtBooleanParameter.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtParameter.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtRegNumberParameter.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtParameters.java:0
../open-register-design-tool-master/src/ordt/parameters/Utils.java:0
../open-register-design-tool-master/src/ordt/parameters/ExtStringParameter.java:0
../open-register-design-tool-master/src/ordt/extract/JSpecModelExtractor.java:0
../open-register-design-tool-master/src/ordt/extract/PropertyList.java:0
../open-register-design-tool-master/src/ordt/extract/DefinedProperty.java:0
../open-register-design-tool-master/src/ordt/extract/MyDebugController.example:0
../open-register-design-tool-master/src/ordt/extract/RdlModelExtractor.java:0
../open-register-design-tool-master/src/ordt/extract/OverlayFileInfo.java:0
../open-register-design-tool-master/src/ordt/extract/RegModelIntf.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModRootComponent.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModEnum.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModField.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModAddressableInstance.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModRegSet.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModEnumElement.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModFieldSet.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModBaseComponent.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModSignal.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModComponent.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModIndexedInstance.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModRegister.java:0
../open-register-design-tool-master/src/ordt/extract/model/ModInstance.java:0
../open-register-design-tool-master/src/ordt/extract/RegNumber.java:0
../open-register-design-tool-master/src/ordt/extract/Ordt.java:0
../open-register-design-tool-master/src/ordt/extract/DefinedProperties.java:0
../open-register-design-tool-master/src/ordt/extract/DebugController.java:0
../open-register-design-tool-master/src/ordt/annotate/AnnotateNullCommand.java:0
../open-register-design-tool-master/src/ordt/annotate/AnnotateCommand.java:0
../open-register-design-tool-master/src/ordt/annotate/AnnotateSetCommand.java:0
../open-register-design-tool-master/src/ordt/annotate/AnnotateShowCommand.java:0
../open-register-design-tool-master/src/ordt/parse/grammars/JSpec.g4:0
../open-register-design-tool-master/src/ordt/parse/grammars/ExtParms.g4:0
../open-register-design-tool-master/src/ordt/parse/grammars/antlr_init:0
../open-register-design-tool-master/src/ordt/parse/grammars/SystemRDL.g4:0
../open-register-design-tool-master/src/ordt/output/RegSetProperties.java:0
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRegsBuilder.java:0
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRdlClasses.java:1
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRegsCommon.java:0
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRdlLite1Classes.java:0
../open-register-design-tool-master/src/ordt/output/uvmregs/UVMRegsLite1Builder.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogBuilder.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogDefinedSignal.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogLogicModule.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOElement.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOSignalSet.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOSignalList.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOSignal.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOInterface.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/io/SystemVerilogIOStruct.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogChildInfoBuilder.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/WrapperRemapSyncStagesXform.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/SystemVerilogWrapModule.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/WrapperRemapInvertXform.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/wrap/WrapperRemapXform.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogInstance.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/RemapRuleList.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogSignalList.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogFunction.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogSignal.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogTask.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogRegisters.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogCoverGroups.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/common/SystemVerilogModule.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogTestBuilder.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogDefinedSignals.java:0
../open-register-design-tool-master/src/ordt/output/systemverilog/SystemVerilogDecodeModule.java:0
../open-register-design-tool-master/src/ordt/output/verilog/VerilogTestBuilder.java:0
../open-register-design-tool-master/src/ordt/output/verilog/VerilogBuilder.java:0
../open-register-design-tool-master/src/ordt/output/OutputLine.java:0
../open-register-design-tool-master/src/ordt/output/JspecSubCategory.java:0
../open-register-design-tool-master/src/ordt/output/FieldProperties.java:0
../open-register-design-tool-master/src/ordt/output/InstanceProperties.java:0
../open-register-design-tool-master/src/ordt/output/FieldSetProperties.java:0
../open-register-design-tool-master/src/ordt/output/OutputWriterIntf.java:0
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModRegInstance.java:0
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModBuilder.java:0
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModBaseInstance.java:0
../open-register-design-tool-master/src/ordt/output/drvmod/DrvModRegSetInstance.java:0
../open-register-design-tool-master/src/ordt/output/drvmod/cpp/CppDrvModBuilder.java:0
../open-register-design-tool-master/src/ordt/output/drvmod/cpp/CppBaseModClass.java:0
../open-register-design-tool-master/src/ordt/output/JspecCategory.java:0
../open-register-design-tool-master/src/ordt/output/OutputBuilder.java:0
../open-register-design-tool-master/src/ordt/output/SimpleOutputWriter.java:0
../open-register-design-tool-master/src/ordt/output/RegProperties.java:0
../open-register-design-tool-master/src/ordt/output/UniqueNameSet.java:0
../open-register-design-tool-master/src/ordt/output/RhsReference.java:0
../open-register-design-tool-master/src/ordt/output/othertypes/XmlBuilder.java:0
../open-register-design-tool-master/src/ordt/output/othertypes/JspecBuilder.java:0
../open-register-design-tool-master/src/ordt/output/othertypes/JsonBuilder.java:0
../open-register-design-tool-master/src/ordt/output/othertypes/RegListBuilder.java:0
../open-register-design-tool-master/src/ordt/output/othertypes/RdlBuilder.java:0
../open-register-design-tool-master/src/ordt/output/SignalProperties.java:0
../open-register-design-tool-master/src/ordt/output/cppmod/CppModClass.java:0
../open-register-design-tool-master/src/ordt/output/cppmod/CppModBuilder.java:0
../open-register-design-tool-master/src/ordt/output/RhsExpression.java:0
../open-register-design-tool-master/src/ordt/output/AddressableInstanceProperties.java:0
../open-register-design-tool-master/gradlew.bat:0
../open-register-design-tool-master/LICENSE:0
../open-register-design-tool-master/example.parms:0
../open-register-design-tool-master/analisys.txt:0
../open-register-design-tool-master/gradlew:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_02/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_intr_01/test.parms:0
../open-register-design-tool-master/test/basic_tests/js_basic_01/test.js:0
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/js_basic_01/golden/output.rdl:0
../open-register-design-tool-master/test/basic_tests/js_basic_01/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_fieldstruct/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_write_enable/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_iwrap/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_hier_01/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_sec_if/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/special_checks:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_hello/test.parms:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.xml:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/uvmregs.sv:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/uvm_reg_jrdl_pkg.sv:1
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.js:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.reglist:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/golden/output.v:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/test.rdl:0
../open-register-design-tool-master/test/basic_tests/rdl_basic_01/test.parms:0
../open-register-design-tool-master/test/scripts/test.setup.example:0
../open-register-design-tool-master/test/scripts/makegold:0
../open-register-design-tool-master/test/scripts/runtest:0
../open-register-design-tool-master/test/scripts/makeallgold:0
../open-register-design-tool-master/test/scripts/gitrm_output:0
../open-register-design-tool-master/test/scripts/runall:0
../open-register-design-tool-master/settings.gradle:0
