# 4-bit ALU in Verilog ğŸš€

This project implements a **4-bit Arithmetic Logic Unit (ALU)** in Verilog, along with a testbench and waveform analysis using GTKWave.  
It demonstrates **digital logic design, simulation, and verification skills**, which are highly relevant for VLSI roles (e.g., Cadence internship).

---

## ğŸ“ Features
- 4-bit inputs `A` and `B`
- 3-bit ALU select (`ALU_Sel`) to choose operation
- Supported operations:
  - `000` â†’ Addition  
  - `001` â†’ Subtraction  
  - `010` â†’ AND  
  - `011` â†’ OR  
  - `100` â†’ XOR  
  - `101` â†’ Shift Left  
  - `110` â†’ Shift Right  
- Outputs: `ALU_Out[3:0]` and `CarryOut`

---

## ğŸ“‚ Repository Contents
- `alu.v` â†’ ALU RTL code  
- `alu_tb.v` â†’ Testbench for simulation  
- `alu.vcd` â†’ Simulation waveform dump (for GTKWave)  
- `alu_sim` â†’ Compiled simulation executable  
- `waveform.png` â†’ Sample simulation waveform (added manually)  

---

## âš™ï¸ Tools Used
- **Icarus Verilog (iverilog)** â†’ Compilation & Simulation  
- **GTKWave** â†’ Waveform visualization  
- **GitHub Desktop** â†’ Version control and publishing  

---

## â–¶ï¸ How to Run

## 1. Compile
```bash
iverilog -o alu_sim alu.v alu_tb.v

---

## 2. Run Simulation
```bash
vvp alu_sim

---

## 3. View Waveforms
```bash
gtkwave alu.vcd

## ğŸ“Š Sample Waveform

Below is a waveform screenshot from GTKWave showing inputs (A, B, ALU_Sel) and outputs (ALU_Out, CarryOut): **[waveform.png]**

## ğŸ¯ Learning Outcomes

Learned Verilog HDL basics

Performed functional simulation with Icarus Verilog

Visualized signals with GTKWave

Practiced version control & project publishing using GitHub

## ğŸ¤ Contribution

Feel free to fork this repo, raise issues, or suggest improvements.

## ğŸ“§ Contact

Author: **Keshav**
ğŸ“© Email: **[keshavskn123@gmail.com]**
