(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (ADJP (NP (NML (JJ high) (HYPH -) (NN throughput)) (NN energy)) (HYPH -) (JJ efficient)) (JJ Successive) (NML (NN Cancellation) (-LRB- -LRB-) (NN SC) (-RRB- -RRB-)) (NN decoder) (NN architecture)) (PP (IN for) (NP (JJ polar) (NNS codes)))) (PP (VBN based) (PP (IN on) (NP (JJ combinational) (NN logic))))) (. .))
(S (NP (DT The) (VBN proposed) (JJ combinational) (NN architecture)) (VP (VP (VBZ operates) (PP (IN at) (NP (ADJP (RB relatively) (JJ low)) (NN clock) (NNS frequencies))) (PP (VBN compared) (PP (IN to) (NP (JJ sequential) (NNS circuits))))) (, ,) (CC but) (VP (VBZ takes) (NP (NP (NN advantage)) (PP (IN of) (NP (NP (DT the) (JJ high) (NN degree)) (PP (IN of) (NP (NP (NN parallelism)) (ADJP (JJ inherent) (PP (IN in) (NP (JJ such) (NNS architectures))))))))) (S (VP (TO to) (VP (VB provide) (NP (NP (DT a) (JJ favorable) (NN tradeoff)) (PP (IN between) (NP (NML (NN throughput) (CC and) (NN energy)) (NN efficiency)))) (PP (IN at) (ADJP (JJ short))) (PP (IN to) (NP (NML (JJ medium) (NN block)) (NNS lengths)))))))) (. .))
(S (PP (IN At) (NP (JJR longer) (NN block) (NNS lengths))) (, ,) (NP (DT the) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (NML (NN hybrid) (HYPH -) (NN logic)) (NN SC) (NN decoder)) (SBAR (WHNP (WDT that)) (S (VP (VBZ combines) (NP (NP (DT the) (JJ advantageous) (NNS aspects)) (PP (IN of) (NP (DT the) (JJ combinational) (NN decoder)))) (PP (IN with) (NP (NP (DT the) (NML (JJ low) (HYPH -) (NN complexity)) (NN nature)) (PP (IN of) (NP (NML (JJ sequential) (HYPH -) (NN logic)) (NNS decoders)))))))))) (. .))
(S (NP (NP (NN Performance) (NNS characteristics)) (PP (IN on) (NP (NNP ASIC) (CC and) (NNP FPGA)))) (VP (VBP are) (VP (VBN presented) (PP (IN with) (NP (NP (DT a) (JJ detailed) (NN power) (NN consumption) (NN analysis)) (PP (IN for) (NP (JJ combinational) (NNS decoders))))))) (. .))
(S (ADVP (RB Finally)) (, ,) (S (NP (DT the) (NN paper)) (VP (VBZ presents) (NP (NP (DT an) (NN analysis)) (PP (IN of) (NP (NP (DT the) (NN complexity) (CC and) (NN delay)) (PP (IN of) (NP (JJ combinational) (NNS decoders)))))))) (, ,) (CC and) (S (NP (NML (PP (IN of) (NP (DT the) (NN throughput)))) (NNS gains)) (VP (VBN obtained) (PP (IN by) (NP (NML (NN hybrid) (HYPH -) (NN logic)) (NNS decoders))) (PP (IN with) (NP (NN respect))) (PP (IN to) (NP (ADJP (RB purely) (JJ synchronous)) (NNS architectures))))) (. .))
