$date
    Wed Jul 27 16:01:16 2016
$end
$version
    MyHDL 0.9.0
$end
$timescale
    1ns
$end

$scope module tb $end
$var reg 1 ! tx_bit $end
$var reg 1 " tx_clk $end
$var reg 1 # tx_rst $end
$var reg 8 $ tx_byte $end
$var reg 1 % tx_valid $end
$scope module uart_tx_inst $end
$var reg 3 & index $end
$var reg 1 # tx_rst $end
$var reg 8 $ tx_byte $end
$var reg 1 " tx_clk $end
$var real 1 ' state $end
$var reg 1 ! tx_bit $end
$var reg 1 % tx_valid $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
1!
1"
1#
b00000000 $
0%
b000 &
sIDLE '
$end
#10
#20
#30
#40
#50
#60
#70
#80
#90
#100
0#
#110
#120
#130
#140
#150
#160
#170
#180
#190
#200
1#
#210
#220
#230
#240
#250
#260
#270
#280
#290
#300
1%
#310
0"
0!
sDATA '
b110 &
#320
1"
#330
0"
b101 &
#340
1"
#350
0"
b100 &
#360
1"
#370
0"
b011 &
#380
1"
#390
0"
b010 &
#400
1"
#410
0"
b001 &
#420
1"
#430
0"
b000 &
#440
1"
#450
0"
sIDLE '
#460
1"
#470
0"
0%
sDATA '
b110 &
#480
1"
#490
#500
#510
#520
#530
#540
#550
#560
#570
b11111111 $
1%
#580
0"
1!
b101 &
#590
1"
#600
0"
b100 &
#610
1"
#620
0"
b011 &
#630
1"
#640
0"
b010 &
#650
1"
#660
0"
b001 &
#670
1"
#680
0"
b000 &
#690
1"
#700
0"
sIDLE '
#710
1"
#720
0"
sDATA '
b110 &
#730
1"
#740
0"
0%
b101 &
#750
1"
#760
#770
#780
#790
#800
#810
#820
#830
#840
b01010101 $
1%
#850
0"
0!
b100 &
#860
1"
#870
0"
1!
b011 &
#880
1"
#890
0"
0!
b010 &
#900
1"
#910
0"
1!
b001 &
#920
1"
#930
0"
0!
b000 &
#940
1"
#950
0"
1!
sIDLE '
#960
1"
#970
0"
0!
sDATA '
b110 &
#980
1"
#990
0"
1!
b101 &
#1000
1"
#1010
0"
0%
0!
b100 &
#1020
1"
#1030
#1040
#1050
#1060
#1070
#1080
#1090
#1100
#1110
b10101010 $
1%
#1120
0"
b011 &
#1130
1"
#1140
0"
1!
b010 &
#1150
1"
#1160
0"
0!
b001 &
#1170
1"
#1180
0"
1!
b000 &
#1190
1"
#1200
0"
0!
sIDLE '
#1210
1"
#1220
0"
1!
sDATA '
b110 &
#1230
1"
#1240
0"
0!
b101 &
#1250
1"
#1260
0"
1!
b100 &
#1270
1"
#1280
0"
0%
0!
b011 &
#1290
1"
#1300
#1310
#1320
#1330
#1340
#1350
#1360
#1370
#1380
