2024.06.15
1235 inst/s with debug log
11303 inst/s without log

Arch
CPU:
    MAIN_MEMORY:
        READ(ADDR, LEN, DATA)
        WRITE
    CSR_MEMORY:
        READ
        WRITE
    REG:
        PC
        X[32]
    DECODER:
        DEC_INST -> INST
    RUN:
        FETCH_INST -> DEC_INST
        INST(cpu)
