vhdl xil_defaultlib  \
"../../../../Triangle_Terahertz_FPGA_Ver4.vhd.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \

nosort
