============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:15:55 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

        Instance         Cells  Cell Area  Net Area  
-----------------------------------------------------
square_root               1591      33211     11243  
  final_adder_add_36_11    676      12058      4040  
  gt_37_10                 177       3300       615  
  final_adder_add_35_9     170       2269       628  
  inc_add_34_9              66        951       173  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:15:51 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clock)      launch                                   0 R 
s_reg[3]/CK                                   0             0 R 
s_reg[3]/Q         DFFHQX4          3 40.9  158  +306     306 R 
fopt5370/A                                         +0     306   
fopt5370/Y         INVX4            2 21.3   63   +54     359 F 
n0004D5283/A                                       +0     359   
n0004D5283/Y       MXI2X4           3 40.7  360  +178     538 R 
final_adder_add_36_11/B[3] 
  n0072D4108/B                                     +0     538   
  n0072D4108/Y     NAND2X2          2 16.7  133  +105     643 F 
  n0007D3905/A0                                    +0     643   
  n0007D3905/Y     AOI21X2          2 15.9  250  +197     841 R 
  p0052D/A                                         +0     841   
  p0052D/Y         INVX1            1 14.7  138  +119     960 F 
  p0000A3547/B0                                    +0     960   
  p0000A3547/Y     OAI2BB1X4        3 35.2  171  +136    1096 R 
  p0002D3506/A                                     +0    1096   
  p0002D3506/Y     NAND3X2          2 23.9  183  +131    1227 F 
  n0015D4319/A                                     +0    1227   
  n0015D4319/Y     NAND2X4          3 18.7  125  +106    1333 R 
  n0001D4356/A1N                                   +0    1333   
  n0001D4356/Y     OAI2BB1X4        1 22.5  131  +190    1523 R 
  n0001D4355/S0                                    +0    1523   
  n0001D4355/Y     MXI2X4           4 41.7  208  +196    1719 F 
final_adder_add_36_11/Z[21] 
gt_37_10/A[21] 
  n0024D/A                                         +0    1719   
  n0024D/Y         NAND2X4          2 28.0  150  +128    1847 R 
  n0005D1539/C                                     +0    1847   
  n0005D1539/Y     AND4X4           1 17.3  103  +234    2081 R 
  p0002D/A                                         +0    2081   
  p0002D/Y         NAND2X4          1 18.0   77   +62    2143 F 
  n0006D1583/A                                     +0    2143   
  n0006D1583/Y     NOR2X4           1 14.1  135   +95    2238 R 
  n0010D/B0                                        +0    2238   
  n0010D/Y         OAI2BB1X4        1 16.1   84   +71    2308 F 
  n0004D/A                                         +0    2308   
  n0004D/Y         NAND3X4          1 23.9  193  +115    2423 R 
  n0056D/A                                         +0    2423   
  n0056D/Y         CLKINVX8         5 39.5   93   +81    2504 F 
gt_37_10/Z 
n0014D4970/A                                       +0    2504   
n0014D4970/Y       NAND2X4          2 34.4  168  +114    2618 R 
n0009D4965/A                                       +0    2618   
n0009D4965/Y       BUFX12          13 88.5  117  +156    2775 R 
n0056D4775/B0                                      +0    2775   
n0056D4775/Y       OAI22X1          1  6.0  136  +118    2892 F 
root_reg[9]/D      DFFRXL                          +0    2892   
root_reg[9]/CK     setup                      0  +171    3063 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)      capture                               2000 R 
                   uncertainty                   -200    1800 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   -1263ps (TIMING VIOLATION)
Start-point  : s_reg[3]/CK
End-point    : root_reg[9]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  04:15:54 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net      Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)   Power(nW)  
----------------------------------------------------------------
square_root  1591  1234.831 5023938.641 1860966.633 6884905.274 

