dist_mem_gen_0.v,verilog,xil_defaultlib,../../../ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
