{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 03:32:04 2013 " "Info: Processing started: Thu Dec 19 03:32:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalProcessor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FinalProcessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProcessor " "Info: Found entity 1: FinalProcessor" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/git/processor/processor/FinalProcessor/Clock1Hz.vhd " "Warning: Can't analyze file -- file C:/git/processor/processor/FinalProcessor/Clock1Hz.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x3-SYN " "Info: Found design unit 1: mux2x3-SYN" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x3 " "Info: Found entity 1: Mux2x3" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Mux2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8-SYN " "Info: Found design unit 1: mux2x8-SYN" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x8 " "Info: Found entity 1: Mux2x8" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProcessor " "Info: Elaborating entity \"FinalProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ramhelper/RAMHelper.vhd 2 1 " "Warning: Using design file ramhelper/RAMHelper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMHelper-dataflow " "Info: Found design unit 1: RAMHelper-dataflow" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAMHelper " "Info: Found entity 1: RAMHelper" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMHelper RAMHelper:inst20 " "Info: Elaborating entity \"RAMHelper\" for hierarchy \"RAMHelper:inst20\"" {  } { { "FinalProcessor.bdf" "inst20" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 2360 2544 480 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "megaclock/MegaClock.vhd 2 1 " "Warning: Using design file megaclock/MegaClock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MegaClock-dataflow " "Info: Found design unit 1: MegaClock-dataflow" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MegaClock " "Info: Found entity 1: MegaClock" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MegaClock MegaClock:inst4 " "Info: Elaborating entity \"MegaClock\" for hierarchy \"MegaClock:inst4\"" {  } { { "FinalProcessor.bdf" "inst4" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 720 760 888 848 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controller/Controller.vhd 2 1 " "Warning: Using design file controller/Controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-arc " "Info: Found design unit 1: Controller-arc" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst2 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst2\"" {  } { { "FinalProcessor.bdf" "inst2" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 72 1288 1464 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BNE Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"BNE\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JumpReg Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"JumpReg\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp Controller.vhd(24) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(24): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.vhd(24) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.vhd(24) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] Controller.vhd(24) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg Controller.vhd(24) " "Info (10041): Inferred latch for \"JumpReg\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump Controller.vhd(24) " "Info (10041): Inferred latch for \"Jump\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.vhd(24) " "Info (10041): Inferred latch for \"RegWrite\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.vhd(24) " "Info (10041): Inferred latch for \"ALUSrc\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.vhd(24) " "Info (10041): Inferred latch for \"MemWrite\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.vhd(24) " "Info (10041): Inferred latch for \"MemtoReg\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.vhd(24) " "Info (10041): Inferred latch for \"MemRead\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Controller.vhd(24) " "Info (10041): Inferred latch for \"Branch\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.vhd(24) " "Info (10041): Inferred latch for \"RegDst\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BNE Controller.vhd(24) " "Info (10041): Inferred latch for \"BNE\" at Controller.vhd(24)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder/Decoder.vhd 2 1 " "Warning: Using design file decoder/Decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arc " "Info: Found design unit 1: Decoder-arc" {  } { { "decoder/Decoder.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/decoder/Decoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "decoder/Decoder.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/decoder/Decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst11 " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst11\"" {  } { { "FinalProcessor.bdf" "inst11" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 280 952 1168 440 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:inst\"" {  } { { "FinalProcessor.bdf" "inst" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 112 952 1168 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "ROM.vhd" "lpm_rom_component" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"ROM:inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file addone.mif " "Info: Parameter \"lpm_file\" = \"addone.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc/PC.vhd 2 1 " "Warning: Using design file pc/PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-dataflow " "Info: Found design unit 1: PC-dataflow" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst10 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst10\"" {  } { { "FinalProcessor.bdf" "inst10" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -24 1008 1168 72 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x8 Mux2x8:inst43 " "Info: Elaborating entity \"Mux2x8\" for hierarchy \"Mux2x8:inst43\"" {  } { { "FinalProcessor.bdf" "inst43" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -80 2072 2152 56 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x8.vhd" "lpm_mux_component" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu/ALU.vhd 2 1 " "Warning: Using design file alu/ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-architectureALU " "Info: Found design unit 1: ALU-architectureALU" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "FinalProcessor.bdf" "inst8" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 544 2000 2176 640 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(41) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(41) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(41): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(47) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(47): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(48) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(48): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(57) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(57): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(57) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(57): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(60) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(60): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(60) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(60): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(63) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(63): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(63) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(63): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(70) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(70) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(73) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(73): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(73) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(73): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(74) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(74): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(74) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(74): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(81) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(81): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(81) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(81): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow_sig ALU.vhd(84) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(84): signal \"overflow_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_sig ALU.vhd(85) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(85): signal \"zero_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU.vhd(36) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(36): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow_sig ALU.vhd(36) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(36): inferring latch(es) for signal or variable \"overflow_sig\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_sig ALU.vhd(36) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(36): inferring latch(es) for signal or variable \"zero_sig\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_sig ALU.vhd(36) " "Info (10041): Inferred latch for \"zero_sig\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_sig ALU.vhd(36) " "Info (10041): Inferred latch for \"overflow_sig\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[0\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[1\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[2\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[3\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[4\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[5\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[6\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU.vhd(36) " "Info (10041): Inferred latch for \"output\[7\]\" at ALU.vhd(36)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alucontroller/ALUController.vhd 2 1 " "Warning: Using design file alucontroller/ALUController.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUController-dataflow " "Info: Found design unit 1: ALUController-dataflow" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Info: Found entity 1: ALUController" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:inst15 " "Info: Elaborating entity \"ALUController\" for hierarchy \"ALUController:inst15\"" {  } { { "FinalProcessor.bdf" "inst15" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 632 1616 1792 728 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode ALUController.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALUController.vhd(21): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "regfile/RegFile.vhd 2 1 " "Warning: Using design file regfile/RegFile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-processRegisters " "Info: Found design unit 1: RegFile-processRegisters" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:inst13 " "Info: Elaborating entity \"RegFile\" for hierarchy \"RegFile:inst13\"" {  } { { "FinalProcessor.bdf" "inst13" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 376 1608 1784 568 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 RegFile.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at RegFile.vhd(21): object \"r0\" assigned a value but never read" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x3 Mux2x3:inst41 " "Info: Elaborating entity \"Mux2x3\" for hierarchy \"Mux2x3:inst41\"" {  } { { "FinalProcessor.bdf" "inst41" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 1304 1440 400 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x3.vhd" "lpm_mux_component" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "FinalProcessor.bdf" "inst1" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 496 2328 2544 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "lpm_ram_dq_component" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signextender/SignExtender.vhd 2 1 " "Warning: Using design file signextender/SignExtender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-dataflow " "Info: Found design unit 1: SignExtender-dataflow" {  } { { "signextender/SignExtender.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/signextender/SignExtender.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Info: Found entity 1: SignExtender" {  } { { "signextender/SignExtender.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/signextender/SignExtender.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:inst14 " "Info: Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:inst14\"" {  } { { "FinalProcessor.bdf" "inst14" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 552 1288 1448 648 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "plusone/PlusOne.vhd 2 1 " "Warning: Using design file plusone/PlusOne.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PlusOne-dataflow " "Info: Found design unit 1: PlusOne-dataflow" {  } { { "plusone/PlusOne.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/plusone/PlusOne.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PlusOne " "Info: Found entity 1: PlusOne" {  } { { "plusone/PlusOne.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/plusone/PlusOne.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlusOne PlusOne:inst12 " "Info: Elaborating entity \"PlusOne\" for hierarchy \"PlusOne:inst12\"" {  } { { "FinalProcessor.bdf" "inst12" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -24 1616 1776 72 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplay/SevenSegmentDisplay.vhd 2 1 " "Warning: Using design file sevensegmentdisplay/SevenSegmentDisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDisplay-arc " "Info: Found design unit 1: SevenSegmentDisplay-arc" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Info: Found entity 1: SevenSegmentDisplay" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:inst19 " "Info: Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:inst19\"" {  } { { "FinalProcessor.bdf" "inst19" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 224 2840 3000 320 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g SevenSegmentDisplay.vhd(163) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(163): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "MegaClock:inst4\|clk_sys\[0\]~0 14 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: \"MegaClock:inst4\|clk_sys\[0\]~0\"" {  } { { "megaclock/MegaClock.vhd" "clk_sys\[0\]~0" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst8\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst8\|Add0\"" {  } { { "alu/ALU.vhd" "Add0" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst8\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst8\|Add1\"" {  } { { "alu/ALU.vhd" "Add1" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 73 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PlusOne:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PlusOne:inst12\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MegaClock:inst4\|lpm_counter:clk_sys_rtl_0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_counter:clk_sys_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MegaClock:inst4\|lpm_counter:clk_sys_rtl_0 " "Info: Instantiated megafunction \"MegaClock:inst4\|lpm_counter:clk_sys_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MegaClock:inst4\|lpm_counter:clk_sys_rtl_0\|alt_counter_f10ke:wysi_counter MegaClock:inst4\|lpm_counter:clk_sys_rtl_0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_counter:clk_sys_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"MegaClock:inst4\|lpm_counter:clk_sys_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst8\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst8\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|addcore:adder ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 57 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst8\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"ALU:inst8\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 73 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"PlusOne:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[11\] RegFile:inst13\|Mux55 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"RegFile:inst13\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\] Mux2x3:inst41\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"Mux2x3:inst41\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[10\] RegFile:inst13\|Mux55 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"RegFile:inst13\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\] Mux2x3:inst41\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"Mux2x3:inst41\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[9\] RegFile:inst13\|Mux55 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"RegFile:inst13\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\] Mux2x3:inst41\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"Mux2x3:inst41\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[15\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[13\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[12\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[14\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[6\] RegFile:inst13\|out1 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"RegFile:inst13\|out1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[7\] RegFile:inst13\|out1 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"RegFile:inst13\|out1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[8\] RegFile:inst13\|out1 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"RegFile:inst13\|out1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|MemWrite " "Warning: Latch Controller:inst2\|MemWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[6\] " "Warning: Latch ALU:inst8\|output\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[5\] " "Warning: Latch ALU:inst8\|output\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[4\] " "Warning: Latch ALU:inst8\|output\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[3\] " "Warning: Latch ALU:inst8\|output\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[2\] " "Warning: Latch ALU:inst8\|output\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[1\] " "Warning: Latch ALU:inst8\|output\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[0\] " "Warning: Latch ALU:inst8\|output\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[7\] " "Warning: Latch ALU:inst8\|output\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[2\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|RegDst " "Warning: Latch Controller:inst2\|RegDst has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|ALUSrc " "Warning: Latch Controller:inst2\|ALUSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|ALUOp\[2\] " "Warning: Latch Controller:inst2\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|ALUOp\[1\] " "Warning: Latch Controller:inst2\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|MemtoReg " "Warning: Latch Controller:inst2\|MemtoReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|RegWrite " "Warning: Latch Controller:inst2\|RegWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|Jump " "Warning: Latch Controller:inst2\|Jump has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|Branch " "Warning: Latch Controller:inst2\|Branch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|BNE " "Warning: Latch Controller:inst2\|BNE has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|JumpReg " "Warning: Latch Controller:inst2\|JumpReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[6\] " "Warning: LATCH primitive \"ALU:inst8\|output\[6\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[5\] " "Warning: LATCH primitive \"ALU:inst8\|output\[5\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[4\] " "Warning: LATCH primitive \"ALU:inst8\|output\[4\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[3\] " "Warning: LATCH primitive \"ALU:inst8\|output\[3\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[2\] " "Warning: LATCH primitive \"ALU:inst8\|output\[2\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[1\] " "Warning: LATCH primitive \"ALU:inst8\|output\[1\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[0\] " "Warning: LATCH primitive \"ALU:inst8\|output\[0\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[7\] " "Warning: LATCH primitive \"ALU:inst8\|output\[7\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "490 " "Info: Implemented 490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Info: Implemented 438 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 03:32:06 2013 " "Info: Processing ended: Thu Dec 19 03:32:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 03:32:07 2013 " "Info: Processing started: Thu Dec 19 03:32:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProcessor EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"FinalProcessor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset_src " "Warning: Node \"reset_src\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_src" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Dec 19 2013 03:32:07 " "Info: Started fitting attempt 1 on Thu Dec 19 2013 at 03:32:07" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 03:32:12 2013 " "Info: Processing ended: Thu Dec 19 03:32:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 03:32:13 2013 " "Info: Processing started: Thu Dec 19 03:32:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 03:32:13 2013 " "Info: Processing ended: Thu Dec 19 03:32:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 03:32:14 2013 " "Info: Processing started: Thu Dec 19 03:32:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemWrite " "Warning: Node \"Controller:inst2\|MemWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUSrc " "Warning: Node \"Controller:inst2\|ALUSrc\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|JumpReg " "Warning: Node \"Controller:inst2\|JumpReg\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[1\] " "Warning: Node \"Controller:inst2\|ALUOp\[1\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[2\] " "Warning: Node \"Controller:inst2\|ALUOp\[2\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegDst " "Warning: Node \"Controller:inst2\|RegDst\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemtoReg " "Warning: Node \"Controller:inst2\|MemtoReg\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegWrite " "Warning: Node \"Controller:inst2\|RegWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|Jump " "Warning: Node \"Controller:inst2\|Jump\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|Branch " "Warning: Node \"Controller:inst2\|Branch\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|BNE " "Warning: Node \"Controller:inst2\|BNE\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst8\|zero_sig " "Warning: Node \"ALU:inst8\|zero_sig\" is a latch" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ALU:inst8\|overflow_sig " "Warning: Node \"ALU:inst8\|overflow_sig\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "board_clk " "Info: Assuming node \"board_clk\" is an undefined clock" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "board_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "73 " "Warning: Found 73 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controller:inst2\|ALUOp\[2\] " "Info: Detected ripple clock \"Controller:inst2\|ALUOp\[2\]\" as buffer" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst2\|ALUOp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst2\|ALUOp\[1\] " "Info: Detected ripple clock \"Controller:inst2\|ALUOp\[1\]\" as buffer" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst2\|ALUOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_4 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_4\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUController:inst15\|output\[0\]~5 " "Info: Detected gated clock \"ALUController:inst15\|output\[0\]~5\" as buffer" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUController:inst15\|output\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUController:inst15\|output\[1\]~4 " "Info: Detected gated clock \"ALUController:inst15\|output\[1\]~4\" as buffer" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUController:inst15\|output\[1\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALUController:inst15\|output\[2\]~3 " "Info: Detected gated clock \"ALUController:inst15\|output\[2\]~3\" as buffer" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALUController:inst15\|output\[2\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_0 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_0\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_1 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_1\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_2 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_2\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_3 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_3\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "board_clk register ALU:inst8\|zero_sig register PC:inst10\|output\[2\] 8.33 MHz 120.0 ns Internal " "Info: Clock \"board_clk\" has Internal fmax of 8.33 MHz between source register \"ALU:inst8\|zero_sig\" and destination register \"PC:inst10\|output\[2\]\" (period= 120.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns + Longest register register " "Info: + Longest register to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst8\|zero_sig 1 REG LC7_C51 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C51; Fanout = 1; REG Node = 'ALU:inst8\|zero_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst8|zero_sig } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~2 2 COMB LC4_C51 8 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC4_C51; Fanout = 8; COMB Node = 'Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst8|zero_sig Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 8.300 ns PC:inst10\|output~10 3 COMB LC1_C49 1 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 8.300 ns; Loc. = LC1_C49; Fanout = 1; COMB Node = 'PC:inst10\|output~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 PC:inst10|output~10 } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 10.800 ns PC:inst10\|output\[2\] 4 REG LC3_C49 18 " "Info: 4: + IC(0.500 ns) + CELL(2.000 ns) = 10.800 ns; Loc. = LC3_C49; Fanout = 18; REG Node = 'PC:inst10\|output\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { PC:inst10|output~10 PC:inst10|output[2] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 65.74 % ) " "Info: Total cell delay = 7.100 ns ( 65.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 34.26 % ) " "Info: Total interconnect delay = 3.700 ns ( 34.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { ALU:inst8|zero_sig Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 PC:inst10|output~10 PC:inst10|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { ALU:inst8|zero_sig {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 {} PC:inst10|output~10 {} PC:inst10|output[2] {} } { 0.000ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.400ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-46.600 ns - Smallest " "Info: - Smallest clock skew is -46.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 15.700 ns + Shortest register " "Info: + Shortest clock path from clock \"board_clk\" to destination register is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_0 2 REG LC5_G24 9 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_G24; Fanout = 9; REG Node = 'MegaClock:inst4\|clk_0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_0 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.300 ns) + CELL(0.000 ns) 15.700 ns PC:inst10\|output\[2\] 3 REG LC3_C49 18 " "Info: 3: + IC(7.300 ns) + CELL(0.000 ns) = 15.700 ns; Loc. = LC3_C49; Fanout = 18; REG Node = 'PC:inst10\|output\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { MegaClock:inst4|clk_0 PC:inst10|output[2] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.39 % ) " "Info: Total cell delay = 4.300 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 72.61 % ) " "Info: Total interconnect delay = 11.400 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[2] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 62.300 ns - Longest register " "Info: - Longest clock path from clock \"board_clk\" to source register is 62.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_1 2 REG LC4_G24 129 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_G24; Fanout = 129; REG Node = 'MegaClock:inst4\|clk_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_1 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.600 ns) 12.000 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 3 MEM EC7_G 1 " "Info: 3: + IC(3.000 ns) + CELL(0.600 ns) = 12.000 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 22.700 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 4 MEM EC7_G 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 22.700 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 25.200 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 5 MEM EC7_G 10 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 25.200 ns; Loc. = EC7_G; Fanout = 10; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.700 ns) 37.400 ns Controller:inst2\|Mux12~0 6 COMB LC5_H19 11 " "Info: 6: + IC(9.500 ns) + CELL(2.700 ns) = 37.400 ns; Loc. = LC5_H19; Fanout = 11; COMB Node = 'Controller:inst2\|Mux12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 43.000 ns Controller:inst2\|ALUOp\[2\] 7 REG LC2_H26 4 " "Info: 7: + IC(2.900 ns) + CELL(2.700 ns) = 43.000 ns; Loc. = LC2_H26; Fanout = 4; REG Node = 'Controller:inst2\|ALUOp\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.200 ns ALUController:inst15\|output\[0\]~5 8 COMB LC5_H26 19 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 46.200 ns; Loc. = LC5_H26; Fanout = 19; COMB Node = 'ALUController:inst15\|output\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 } "NODE_NAME" } } { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 53.800 ns ALU:inst8\|zero_sig~0 9 COMB LC4_H41 1 " "Info: 9: + IC(4.900 ns) + CELL(2.700 ns) = 53.800 ns; Loc. = LC4_H41; Fanout = 1; COMB Node = 'ALU:inst8\|zero_sig~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.700 ns) 62.300 ns ALU:inst8\|zero_sig 10 REG LC7_C51 1 " "Info: 10: + IC(5.800 ns) + CELL(2.700 ns) = 62.300 ns; Loc. = LC7_C51; Fanout = 1; REG Node = 'ALU:inst8\|zero_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.600 ns ( 50.72 % ) " "Info: Total cell delay = 31.600 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "30.700 ns ( 49.28 % ) " "Info: Total interconnect delay = 30.700 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.300 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux12~0 {} Controller:inst2|ALUOp[2] {} ALUController:inst15|output[0]~5 {} ALU:inst8|zero_sig~0 {} ALU:inst8|zero_sig {} } { 0.000ns 0.000ns 4.100ns 3.000ns 0.000ns 0.000ns 9.500ns 2.900ns 0.500ns 4.900ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[2] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.300 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux12~0 {} Controller:inst2|ALUOp[2] {} ALUController:inst15|output[0]~5 {} ALU:inst8|zero_sig~0 {} ALU:inst8|zero_sig {} } { 0.000ns 0.000ns 4.100ns 3.000ns 0.000ns 0.000ns 9.500ns 2.900ns 0.500ns 4.900ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { ALU:inst8|zero_sig Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 PC:inst10|output~10 PC:inst10|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { ALU:inst8|zero_sig {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 {} PC:inst10|output~10 {} PC:inst10|output[2] {} } { 0.000ns 0.500ns 2.700ns 0.500ns } { 0.000ns 2.400ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[2] {} } { 0.000ns 0.000ns 4.100ns 7.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.300 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux12~0 {} Controller:inst2|ALUOp[2] {} ALUController:inst15|output[0]~5 {} ALU:inst8|zero_sig~0 {} ALU:inst8|zero_sig {} } { 0.000ns 0.000ns 4.100ns 3.000ns 0.000ns 0.000ns 9.500ns 2.900ns 0.500ns 4.900ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "board_clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"board_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegFile:inst13\|out1\[5\] ALU:inst8\|zero_sig board_clk 28.4 ns " "Info: Found hold time violation between source  pin or register \"RegFile:inst13\|out1\[5\]\" and destination pin or register \"ALU:inst8\|zero_sig\" for clock \"board_clk\" (Hold time is 28.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "50.800 ns + Largest " "Info: + Largest clock skew is 50.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 62.300 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 62.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_1 2 REG LC4_G24 129 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_G24; Fanout = 129; REG Node = 'MegaClock:inst4\|clk_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_1 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.600 ns) 12.000 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 3 MEM EC7_G 1 " "Info: 3: + IC(3.000 ns) + CELL(0.600 ns) = 12.000 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 22.700 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 4 MEM EC7_G 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 22.700 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 25.200 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 5 MEM EC7_G 10 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 25.200 ns; Loc. = EC7_G; Fanout = 10; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.700 ns) 37.400 ns Controller:inst2\|Mux12~0 6 COMB LC5_H19 11 " "Info: 6: + IC(9.500 ns) + CELL(2.700 ns) = 37.400 ns; Loc. = LC5_H19; Fanout = 11; COMB Node = 'Controller:inst2\|Mux12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 43.000 ns Controller:inst2\|ALUOp\[2\] 7 REG LC2_H26 4 " "Info: 7: + IC(2.900 ns) + CELL(2.700 ns) = 43.000 ns; Loc. = LC2_H26; Fanout = 4; REG Node = 'Controller:inst2\|ALUOp\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 46.200 ns ALUController:inst15\|output\[0\]~5 8 COMB LC5_H26 19 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 46.200 ns; Loc. = LC5_H26; Fanout = 19; COMB Node = 'ALUController:inst15\|output\[0\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 } "NODE_NAME" } } { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 53.800 ns ALU:inst8\|zero_sig~0 9 COMB LC4_H41 1 " "Info: 9: + IC(4.900 ns) + CELL(2.700 ns) = 53.800 ns; Loc. = LC4_H41; Fanout = 1; COMB Node = 'ALU:inst8\|zero_sig~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.700 ns) 62.300 ns ALU:inst8\|zero_sig 10 REG LC7_C51 1 " "Info: 10: + IC(5.800 ns) + CELL(2.700 ns) = 62.300 ns; Loc. = LC7_C51; Fanout = 1; REG Node = 'ALU:inst8\|zero_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.600 ns ( 50.72 % ) " "Info: Total cell delay = 31.600 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "30.700 ns ( 49.28 % ) " "Info: Total interconnect delay = 30.700 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.300 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux12~0 {} Controller:inst2|ALUOp[2] {} ALUController:inst15|output[0]~5 {} ALU:inst8|zero_sig~0 {} ALU:inst8|zero_sig {} } { 0.000ns 0.000ns 4.100ns 3.000ns 0.000ns 0.000ns 9.500ns 2.900ns 0.500ns 4.900ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 11.500 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to source register is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_2 2 REG LC2_G24 17 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_G24; Fanout = 17; REG Node = 'MegaClock:inst4\|clk_2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_2 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 11.500 ns RegFile:inst13\|out1\[5\] 3 REG LC8_G26 11 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 11.500 ns; Loc. = LC8_G26; Fanout = 11; REG Node = 'RegFile:inst13\|out1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 37.39 % ) " "Info: Total cell delay = 4.300 ns ( 37.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 62.61 % ) " "Info: Total interconnect delay = 7.200 ns ( 62.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { board_clk MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_2 {} RegFile:inst13|out1[5] {} } { 0.000ns 0.000ns 4.100ns 3.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.300 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux12~0 {} Controller:inst2|ALUOp[2] {} ALUController:inst15|output[0]~5 {} ALU:inst8|zero_sig~0 {} ALU:inst8|zero_sig {} } { 0.000ns 0.000ns 4.100ns 3.000ns 0.000ns 0.000ns 9.500ns 2.900ns 0.500ns 4.900ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { board_clk MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_2 {} RegFile:inst13|out1[5] {} } { 0.000ns 0.000ns 4.100ns 3.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.000 ns - Shortest register register " "Info: - Shortest register to register delay is 21.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegFile:inst13\|out1\[5\] 1 REG LC8_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_G26; Fanout = 11; REG Node = 'RegFile:inst13\|out1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegFile:inst13|out1[5] } "NODE_NAME" } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.400 ns) 6.000 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 2 COMB LC6_H30 2 " "Info: 2: + IC(4.600 ns) + CELL(1.400 ns) = 6.000 ns; Loc. = LC6_H30; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { RegFile:inst13|out1[5] ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 7.200 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\] 3 COMB LC7_H30 2 " "Info: 3: + IC(0.000 ns) + CELL(1.200 ns) = 7.200 ns; Loc. = LC7_H30; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.400 ns) 13.000 ns ALU:inst8\|LessThan0~6 4 COMB LC2_H51 2 " "Info: 4: + IC(3.400 ns) + CELL(2.400 ns) = 13.000 ns; Loc. = LC2_H51; Fanout = 2; COMB Node = 'ALU:inst8\|LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ALU:inst8|LessThan0~6 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.400 ns) 21.000 ns ALU:inst8\|zero_sig 5 REG LC7_C51 1 " "Info: 5: + IC(5.600 ns) + CELL(2.400 ns) = 21.000 ns; Loc. = LC7_C51; Fanout = 1; REG Node = 'ALU:inst8\|zero_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ALU:inst8|LessThan0~6 ALU:inst8|zero_sig } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 35.24 % ) " "Info: Total cell delay = 7.400 ns ( 35.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.600 ns ( 64.76 % ) " "Info: Total interconnect delay = 13.600 ns ( 64.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { RegFile:inst13|out1[5] ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ALU:inst8|LessThan0~6 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { RegFile:inst13|out1[5] {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] {} ALU:inst8|LessThan0~6 {} ALU:inst8|zero_sig {} } { 0.000ns 4.600ns 0.000ns 3.400ns 5.600ns } { 0.000ns 1.400ns 1.200ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 26 -1 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 36 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "62.300 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux12~0 Controller:inst2|ALUOp[2] ALUController:inst15|output[0]~5 ALU:inst8|zero_sig~0 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "62.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux12~0 {} Controller:inst2|ALUOp[2] {} ALUController:inst15|output[0]~5 {} ALU:inst8|zero_sig~0 {} ALU:inst8|zero_sig {} } { 0.000ns 0.000ns 4.100ns 3.000ns 0.000ns 0.000ns 9.500ns 2.900ns 0.500ns 4.900ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { board_clk MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_2 {} RegFile:inst13|out1[5] {} } { 0.000ns 0.000ns 4.100ns 3.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.000 ns" { RegFile:inst13|out1[5] ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ALU:inst8|LessThan0~6 ALU:inst8|zero_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.000 ns" { RegFile:inst13|out1[5] {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] {} ALU:inst8|LessThan0~6 {} ALU:inst8|zero_sig {} } { 0.000ns 4.600ns 0.000ns 3.400ns 5.600ns } { 0.000ns 1.400ns 1.200ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MegaClock:inst4\|clk_3 reset board_clk 16.300 ns register " "Info: tsu for register \"MegaClock:inst4\|clk_3\" (data pin = \"reset\", clock pin = \"board_clk\") is 16.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.700 ns + Longest pin register " "Info: + Longest pin to register delay is 20.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns reset 1 PIN PIN_98 20 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_98; Fanout = 20; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 744 552 720 760 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.700 ns) 19.000 ns MegaClock:inst4\|clk_3~9 2 COMB LC7_G24 5 " "Info: 2: + IC(6.000 ns) + CELL(2.700 ns) = 19.000 ns; Loc. = LC7_G24; Fanout = 5; COMB Node = 'MegaClock:inst4\|clk_3~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { reset MegaClock:inst4|clk_3~9 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 20.700 ns MegaClock:inst4\|clk_3 3 REG LC6_G24 172 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 20.700 ns; Loc. = LC6_G24; Fanout = 172; REG Node = 'MegaClock:inst4\|clk_3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { MegaClock:inst4|clk_3~9 MegaClock:inst4|clk_3 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.200 ns ( 68.60 % ) " "Info: Total cell delay = 14.200 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 31.40 % ) " "Info: Total interconnect delay = 6.500 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { reset MegaClock:inst4|clk_3~9 MegaClock:inst4|clk_3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { reset {} reset~out {} MegaClock:inst4|clk_3~9 {} MegaClock:inst4|clk_3 {} } { 0.000ns 0.000ns 6.000ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns MegaClock:inst4\|clk_3 2 REG LC6_G24 172 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_G24; Fanout = 172; REG Node = 'MegaClock:inst4\|clk_3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { board_clk MegaClock:inst4|clk_3 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { board_clk MegaClock:inst4|clk_3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { reset MegaClock:inst4|clk_3~9 MegaClock:inst4|clk_3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { reset {} reset~out {} MegaClock:inst4|clk_3~9 {} MegaClock:inst4|clk_3 {} } { 0.000ns 0.000ns 6.000ns 0.500ns } { 0.000ns 10.300ns 2.700ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { board_clk MegaClock:inst4|clk_3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "board_clk digit_r\[5\] RAMHelper:inst20\|digit_r\[1\] 34.300 ns register " "Info: tco from clock \"board_clk\" to destination pin \"digit_r\[5\]\" through register \"RAMHelper:inst20\|digit_r\[1\]\" is 34.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 15.300 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to source register is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_3 2 REG LC6_G24 172 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_G24; Fanout = 172; REG Node = 'MegaClock:inst4\|clk_3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_3 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(0.000 ns) 15.300 ns RAMHelper:inst20\|digit_r\[1\] 3 REG LC3_H48 7 " "Info: 3: + IC(6.900 ns) + CELL(0.000 ns) = 15.300 ns; Loc. = LC3_H48; Fanout = 7; REG Node = 'RAMHelper:inst20\|digit_r\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { MegaClock:inst4|clk_3 RAMHelper:inst20|digit_r[1] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.10 % ) " "Info: Total cell delay = 4.300 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 71.90 % ) " "Info: Total interconnect delay = 11.000 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { board_clk MegaClock:inst4|clk_3 RAMHelper:inst20|digit_r[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} RAMHelper:inst20|digit_r[1] {} } { 0.000ns 0.000ns 4.100ns 6.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.600 ns + Longest register pin " "Info: + Longest register to pin delay is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMHelper:inst20\|digit_r\[1\] 1 REG LC3_H48 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_H48; Fanout = 7; REG Node = 'RAMHelper:inst20\|digit_r\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMHelper:inst20|digit_r[1] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.700 ns) 8.600 ns SevenSegmentDisplay:inst18\|Mux1~0 2 COMB LC8_C44 1 " "Info: 2: + IC(5.900 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC8_C44; Fanout = 1; COMB Node = 'SevenSegmentDisplay:inst18\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { RAMHelper:inst20|digit_r[1] SevenSegmentDisplay:inst18|Mux1~0 } "NODE_NAME" } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 17.600 ns digit_r\[5\] 3 PIN PIN_18 0 " "Info: 3: + IC(4.000 ns) + CELL(5.000 ns) = 17.600 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'digit_r\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { SevenSegmentDisplay:inst18|Mux1~0 digit_r[5] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 360 3064 3240 376 "digit_r\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 43.75 % ) " "Info: Total cell delay = 7.700 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.900 ns ( 56.25 % ) " "Info: Total interconnect delay = 9.900 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { RAMHelper:inst20|digit_r[1] SevenSegmentDisplay:inst18|Mux1~0 digit_r[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { RAMHelper:inst20|digit_r[1] {} SevenSegmentDisplay:inst18|Mux1~0 {} digit_r[5] {} } { 0.000ns 5.900ns 4.000ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { board_clk MegaClock:inst4|clk_3 RAMHelper:inst20|digit_r[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} RAMHelper:inst20|digit_r[1] {} } { 0.000ns 0.000ns 4.100ns 6.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { RAMHelper:inst20|digit_r[1] SevenSegmentDisplay:inst18|Mux1~0 digit_r[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { RAMHelper:inst20|digit_r[1] {} SevenSegmentDisplay:inst18|Mux1~0 {} digit_r[5] {} } { 0.000ns 5.900ns 4.000ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst10\|output\[6\] button_2 board_clk -0.400 ns register " "Info: th for register \"PC:inst10\|output\[6\]\" (data pin = \"button_2\", clock pin = \"board_clk\") is -0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 15.800 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 15.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 552 720 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_0 2 REG LC5_G24 9 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_G24; Fanout = 9; REG Node = 'MegaClock:inst4\|clk_0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_0 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 15.800 ns PC:inst10\|output\[6\] 3 REG LC8_C51 18 " "Info: 3: + IC(7.400 ns) + CELL(0.000 ns) = 15.800 ns; Loc. = LC8_C51; Fanout = 18; REG Node = 'PC:inst10\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { MegaClock:inst4|clk_0 PC:inst10|output[6] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.22 % ) " "Info: Total cell delay = 4.300 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 72.78 % ) " "Info: Total interconnect delay = 11.500 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[6] {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns button_2 1 PIN PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 4; PIN Node = 'button_2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button_2 } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 232 2408 2576 248 "button_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.000 ns) 19.300 ns PC:inst10\|output\[6\] 2 REG LC8_C51 18 " "Info: 2: + IC(7.000 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC8_C51; Fanout = 18; REG Node = 'PC:inst10\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { button_2 PC:inst10|output[6] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 63.73 % ) " "Info: Total cell delay = 12.300 ns ( 63.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 36.27 % ) " "Info: Total interconnect delay = 7.000 ns ( 36.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { button_2 PC:inst10|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { button_2 {} button_2~out {} PC:inst10|output[6] {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.800 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[6] {} } { 0.000ns 0.000ns 4.100ns 7.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { button_2 PC:inst10|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { button_2 {} button_2~out {} PC:inst10|output[6] {} } { 0.000ns 0.000ns 7.000ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 03:32:14 2013 " "Info: Processing ended: Thu Dec 19 03:32:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Info: Quartus II Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
