{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761861132501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761861132502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 18:52:12 2025 " "Processing started: Thu Oct 30 18:52:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761861132502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861132502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861132502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761861132755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761861132755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp8bits " "Found entity 1: SomComp8bits" {  } { { "SomComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp1bit " "Found entity 1: SomComp1bit" {  } { { "SomComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Bits " "Found entity 1: Or8Bits" {  } { { "Or8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Or8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 And8Bits " "Found entity 1: And8Bits" {  } { { "And8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/And8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file xor8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor8Bits " "Found entity 1: Xor8Bits" {  } { { "Xor8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Xor8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not8Bits " "Found entity 1: Not8Bits" {  } { { "Not8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Not8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador8Bits " "Found entity 1: Registrador8Bits" {  } { { "Registrador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Registrador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Soma soma Multiplicador.v(19) " "Verilog HDL Declaration information at Multiplicador.v(19): object \"Soma\" differs only in case from object \"soma\" in the same scope" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861139985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp1bit " "Found entity 1: SubComp1bit" {  } { { "SubComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp8bits " "Found entity 1: SubComp8bits" {  } { { "SubComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8por1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8por1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult8por1bit " "Found entity 1: Mult8por1bit" {  } { { "Mult8por1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult8por1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1por1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1por1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1por1 " "Found entity 1: Mux1por1" {  } { { "Mux1por1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mux1por1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/FlipFlopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleffd.v 1 1 " "Found 1 design units, including 1 entities, in source file controleffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleFFD " "Found entity 1: ControleFFD" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp2Bits " "Found entity 1: SomComp2Bits" {  } { { "SomComp2Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp2Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador8Bits " "Found entity 1: Contador8Bits" {  } { { "Contador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpninput.v 1 1 " "Found 1 design units, including 1 entities, in source file rpninput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPNInput " "Found entity 1: RPNInput" {  } { { "RPNInput.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/RPNInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861139998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861139998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp16Bits " "Found entity 1: SomComp16Bits" {  } { { "SomComp16Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp16Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1por8.v 1 1 " "Found 1 design units, including 1 entities, in source file mult1por8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult1Por8 " "Found entity 1: Mult1Por8" {  } { { "Mult1Por8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult1Por8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp3Bits " "Found entity 1: SomComp3Bits" {  } { { "SomComp3Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp3Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemultiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file controlemultiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleMultiplicacao " "Found entity 1: ControleMultiplicacao" {  } { { "ControleMultiplicacao.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleMultiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlereg8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file controlereg8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleReg8Bits " "Found entity 1: ControleReg8Bits" {  } { { "ControleReg8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleReg8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub0 sub0 Divisor.v(9) " "Verilog HDL Declaration information at Divisor.v(9): object \"Sub0\" differs only in case from object \"sub0\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub1 sub1 Divisor.v(10) " "Verilog HDL Declaration information at Divisor.v(10): object \"Sub1\" differs only in case from object \"sub1\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub2 sub2 Divisor.v(11) " "Verilog HDL Declaration information at Divisor.v(11): object \"Sub2\" differs only in case from object \"sub2\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub3 sub3 Divisor.v(12) " "Verilog HDL Declaration information at Divisor.v(12): object \"Sub3\" differs only in case from object \"sub3\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub4 sub4 Divisor.v(13) " "Verilog HDL Declaration information at Divisor.v(13): object \"Sub4\" differs only in case from object \"sub4\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub5 sub5 Divisor.v(14) " "Verilog HDL Declaration information at Divisor.v(14): object \"Sub5\" differs only in case from object \"sub5\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub6 sub6 Divisor.v(15) " "Verilog HDL Declaration information at Divisor.v(15): object \"Sub6\" differs only in case from object \"sub6\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub7 sub7 Divisor.v(16) " "Verilog HDL Declaration information at Divisor.v(16): object \"Sub7\" differs only in case from object \"sub7\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761861140005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8para8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8para8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8para8 " "Found entity 1: MUX8para8" {  } { { "MUX8para8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX8para8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761861140006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861140006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg0 Multiplicador.v(106) " "Verilog HDL Implicit Net warning at Multiplicador.v(106): created implicit net for \"InpReg0\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg1 Multiplicador.v(112) " "Verilog HDL Implicit Net warning at Multiplicador.v(112): created implicit net for \"InpReg1\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 ControleFFD.v(14) " "Verilog HDL Implicit Net warning at ControleFFD.v(14): created implicit net for \"T1\"" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divisor " "Elaborating entity \"Divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761861140025 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 Divisor.v(163) " "Verilog HDL warning at Divisor.v(163): actual bit length 8 differs from formal bit length 1" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 163 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1761861140026 "|Divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubComp8bits SubComp8bits:sub0 " "Elaborating entity \"SubComp8bits\" for hierarchy \"SubComp8bits:sub0\"" {  } { { "Divisor.v" "sub0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubComp1bit SubComp8bits:sub0\|SubComp1bit:U0 " "Elaborating entity \"SubComp1bit\" for hierarchy \"SubComp8bits:sub0\|SubComp1bit:U0\"" {  } { { "SubComp8bits.v" "U0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp8bits.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8para8 MUX8para8:Decisao0 " "Elaborating entity \"MUX8para8\" for hierarchy \"MUX8para8:Decisao0\"" {  } { { "Divisor.v" "Decisao0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1por1 MUX8para8:Decisao0\|Mux1por1:mux_bit0 " "Elaborating entity \"Mux1por1\" for hierarchy \"MUX8para8:Decisao0\|Mux1por1:mux_bit0\"" {  } { { "MUX8para8.v" "mux_bit0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX8para8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861140036 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1761861140239 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1761861140239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761861140775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761861141014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg " "Generated suppressed messages file D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861141604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761861141755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761861141755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761861141822 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761861141822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761861141822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761861141822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761861141849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 18:52:21 2025 " "Processing ended: Thu Oct 30 18:52:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761861141849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761861141849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761861141849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761861141849 ""}
