<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1366" height="738" x="0" y="0" />
 <library
   expandedCategories="Library/Interface Protocols/Ethernet,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/On-Chip,Library/Interface Protocols/Ethernet/Example,Library,Library/Qsys Interconnect/Memory-Mapped,Library/Qsys Interconnect,Project,Library/Interface Protocols" />
 <hdlexample language="VHDL" />
</preferences>
