$date
	Wed Nov 26 05:00:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module control_tb $end
$var wire 2 ! ALUOp [1:0] $end
$var wire 1 " ALUSrc $end
$var wire 1 # Branch $end
$var wire 1 $ MemRead $end
$var wire 1 % MemToReg $end
$var wire 1 & MemWrite $end
$var wire 1 ' RegWrite $end
$var reg 7 ( opcode [6:0] $end
$scope module dut $end
$var wire 7 ) opcode [6:0] $end
$var reg 2 * ALUOp [1:0] $end
$var reg 1 + ALUSrc $end
$var reg 1 , Branch $end
$var reg 1 - MemRead $end
$var reg 1 . MemToReg $end
$var reg 1 / MemWrite $end
$var reg 1 0 RegWrite $end
$upscope $end
$scope task run_case $end
$var reg 8 1 act_ctrl [7:0] $end
$var reg 8 2 exp_ctrl [7:0] $end
$var reg 7 3 opcode_in [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011 3
b100010 2
bx 1
10
0/
0.
0-
0,
0+
b10 *
b110011 )
b110011 (
1'
0&
0%
0$
0#
0"
b10 !
$end
#1
1+
1"
b10011 (
b10011 )
b10100010 2
b10011 3
b100010 1
#2
1.
1%
1-
1$
b0 *
b0 !
b11 (
b11 )
b11110000 2
b11 3
b10100010 1
#3
0.
0%
00
0'
0-
0$
1/
1&
b100011 (
b100011 )
b10001000 2
b100011 3
b11110000 1
#4
0+
0"
0/
0&
1,
1#
b11 *
b11 !
b1100011 (
b1100011 )
b111 2
b1100011 3
b10001000 1
#5
10
1'
0,
0#
b10 *
b10 !
b1101111 (
b1101111 )
b100010 2
b1101111 3
b111 1
#6
1+
1"
b11 *
b11 !
b110111 (
b110111 )
b10100011 2
b110111 3
b100010 1
#7
0+
0"
00
0'
b0 *
b0 !
b0 (
b0 )
b0 2
b0 3
b10100011 1
#8
b0 1
#13
