@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"j:\source_bac\gowin_runber_board\course_code_prj\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_3.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@N: MO106 :"j:\source_bac\gowin_runber_board\course_code_prj\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_2.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@N: MO106 :"j:\source_bac\gowin_runber_board\course_code_prj\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_1.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@N: MO106 :"j:\source_bac\gowin_runber_board\course_code_prj\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_0.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@N: MO231 :"j:\source_bac\gowin_runber_board\course_code_prj\course15_fre\fre\src\freq_test.v":35:0:35:5|Found counter in view:work.freq_test(verilog) instance clk_gen[23:0] 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock div_clk_12000000_120|flag_derived_clock with period 10.00ns 
@N: MT615 |Found clock freq_test|flag_derived_clock with period 10.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
