
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o testled_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui testled_impl_1.udb 
// Netlist created on Wed Nov 20 16:27:33 2019
// Netlist written on Wed Nov 20 16:27:46 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module Pong ( j01, j02, clk_in, j03, j04, j05, j06, j13, j14, j15, j16, j17, 
              j18 );
  input  clk_in, j13, j14, j15, j16, j17, j18;
  output j01, j02, j03, j04, j05, j06;
  wire   \enable_gen/n97[22] , \enable_gen/n97[21] , \enable_gen/n24242 , 
         \enable_gen/countergmv[22] , \enable_gen/n13128 , 
         \enable_gen/countergmv[21] , \enable_gen/n4334 , \enable_gen/n4435 , 
         clk, \enable_gen/n97[20] , \enable_gen/n97[19] , \enable_gen/n24239 , 
         \enable_gen/countergmv[20] , \enable_gen/n13126 , 
         \enable_gen/countergmv[19] , \enable_gen/n97[18] , 
         \enable_gen/n97[17] , \enable_gen/n24236 , 
         \enable_gen/countergmv[18] , \enable_gen/n13124 , 
         \enable_gen/countergmv[17] , \enable_gen/n97[16] , 
         \enable_gen/n97[15] , \enable_gen/n24233 , 
         \enable_gen/countergmv[16] , \enable_gen/n13122 , 
         \enable_gen/countergmv[15] , \enable_gen/n97[14] , 
         \enable_gen/n97[13] , \enable_gen/n24161 , 
         \enable_gen/countergmv[14] , \enable_gen/n13120 , 
         \enable_gen/countergmv[13] , \enable_gen/n97[12] , 
         \enable_gen/n97[11] , \enable_gen/n24158 , 
         \enable_gen/countergmv[12] , \enable_gen/n13118 , 
         \enable_gen/countergmv[11] , \enable_gen/n97[10] , 
         \enable_gen/n97[9] , \enable_gen/n24155 , \enable_gen/countergmv[10] , 
         \enable_gen/n13116 , \enable_gen/countergmv[9] , \enable_gen/n97[8] , 
         \enable_gen/n97[7] , \enable_gen/n24140 , \enable_gen/countergmv[8] , 
         \enable_gen/n13114 , \enable_gen/countergmv[7] , \enable_gen/n97[6] , 
         \enable_gen/n97[5] , \enable_gen/n24137 , \enable_gen/countergmv[6] , 
         \enable_gen/n13112 , \enable_gen/n18 , \enable_gen/n97[4] , 
         \enable_gen/n97[3] , \enable_gen/n24134 , \enable_gen/n19_adj_2333 , 
         \enable_gen/n13110 , \enable_gen/n20 , \enable_gen/n97[2] , 
         \enable_gen/n97[1] , \enable_gen/n24131 , \enable_gen/n21 , 
         \enable_gen/n13108 , \enable_gen/n22 , \enable_gen/n97[0] , 
         \enable_gen/n24077 , \enable_gen/n23 , \j06_pad.vcc , 
         \enable_gen/n81[18] , \enable_gen/n81[17] , \enable_gen/n24071 , 
         \counter[18] , \enable_gen/n13104 , \counter[17] , n4555, 
         \enable_gen/n81[16] , \enable_gen/n81[15] , \enable_gen/n24068 , 
         \enable_gen/counter[16] , \enable_gen/n13102 , pad_buzz_en, 
         \enable_gen/n81[14] , \enable_gen/n81[13] , \enable_gen/n24065 , 
         \enable_gen/counter[14] , \enable_gen/n13100 , 
         \enable_gen/counter[13] , \enable_gen/n81[12] , \enable_gen/n81[11] , 
         \enable_gen/n24062 , wall_buzz_en, \enable_gen/n13098 , 
         \enable_gen/counter[11] , \enable_gen/n81[10] , \enable_gen/n81[9] , 
         \enable_gen/n24059 , \enable_gen/counter[10] , \enable_gen/n13096 , 
         \enable_gen/counter[9] , \enable_gen/n81[8] , \enable_gen/n81[7] , 
         \enable_gen/n24056 , \enable_gen/counter[8] , \enable_gen/n13094 , 
         \enable_gen/counter[7] , \enable_gen/n81[6] , \enable_gen/n81[5] , 
         \enable_gen/n24053 , \enable_gen/counter[6] , \enable_gen/n13092 , 
         \enable_gen/n14 , \enable_gen/n81[4] , \enable_gen/n81[3] , 
         \enable_gen/n24050 , \enable_gen/n15 , \enable_gen/n13090 , 
         \enable_gen/n16 , \enable_gen/n81[2] , \enable_gen/n81[1] , 
         \enable_gen/n24047 , \enable_gen/n17 , \enable_gen/n13088 , 
         \enable_gen/n18_adj_2332 , \enable_gen/n81[0] , \enable_gen/n24044 , 
         \enable_gen/n19 , \disp_ctrl/n23717 , \y_ball[9] , \disp_ctrl/n12796 , 
         \y_ball[8] , \p_ball_N_229[8] , \p_ball_N_229[9] , \p_ball_N_229[10] , 
         \disp_ctrl/n23753 , \disp_ctrl/n12809 , 
         \disp_ctrl/p_ball_s2_N_732[11] , \disp_ctrl/p_ball_s2_N_732[12] , 
         \disp_ctrl/n23819 , \p_padA_N_440[2] , \disp_ctrl/n13055 , 
         \p_padA_N_440[1] , \disp_ctrl/p_padA_s_N_830[1] , 
         \disp_ctrl/p_padA_s_N_830[2] , \disp_ctrl/n13057 , \disp_ctrl/n23816 , 
         \p_padA_N_440[0] , \disp_ctrl/p_padA_s_N_830[0] , \disp_ctrl/n23906 , 
         \disp_ctrl/n13052 , \p_padB_N_629[9] , \disp_ctrl/p_padB_s_N_908[9] , 
         \disp_ctrl/n23903 , \p_padB_N_629[8] , \disp_ctrl/n13050 , 
         \p_padB_N_629[7] , \disp_ctrl/p_padB_s_N_908[7] , 
         \disp_ctrl/p_padB_s_N_908[8] , \disp_ctrl/n23900 , \p_padB_N_629[6] , 
         \disp_ctrl/n13048 , \p_padB_N_629[5] , \disp_ctrl/p_padB_s_N_908[5] , 
         \disp_ctrl/p_padB_s_N_908[6] , \disp_ctrl/n23882 , \p_padB_N_629[4] , 
         \disp_ctrl/n13046 , \p_padB_N_629[3] , \disp_ctrl/p_padB_s_N_908[3] , 
         \disp_ctrl/p_padB_s_N_908[4] , \disp_ctrl/n23690 , \y_ball[3] , 
         \disp_ctrl/n12790 , \y_ball[2] , \p_ball_N_229[2] , \p_ball_N_229[3] , 
         \disp_ctrl/n12792 , \disp_ctrl/n23708 , \x_ball[8] , 
         \disp_ctrl/n12932 , \x_ball[7] , \disp_ctrl/p_ball_s1_N_675[7] , 
         \disp_ctrl/p_ball_s1_N_675[8] , \disp_ctrl/n12934 , 
         \disp_ctrl/n23705 , \x_ball[6] , \disp_ctrl/n12930 , \x_ball[5] , 
         \disp_ctrl/p_ball_s1_N_675[5] , \disp_ctrl/p_ball_s1_N_675[6] , 
         \disp_ctrl/n23879 , \p_padB_N_629[2] , \disp_ctrl/n13044 , 
         \p_padB_N_629[1] , \disp_ctrl/p_padB_s_N_908[1] , 
         \disp_ctrl/p_padB_s_N_908[2] , \disp_ctrl/n23876 , \p_padB_N_629[0] , 
         \disp_ctrl/p_padB_s_N_908[0] , \disp_ctrl/n23702 , \x_ball[4] , 
         \disp_ctrl/n12928 , \x_ball[3] , \disp_ctrl/p_ball_s1_N_675[3] , 
         \disp_ctrl/p_ball_s1_N_675[4] , \disp_ctrl/n23750 , 
         \p_ball_N_195[10]/sig_003/FeedThruLUT , \disp_ctrl/n12807 , 
         \p_ball_N_195[9] , \disp_ctrl/p_ball_s2_N_732[9] , 
         \disp_ctrl/p_ball_s2_N_732[10] , \disp_ctrl/n23684 , \y_padB[9] , 
         \disp_ctrl/n13041 , \y_padB[8] , \pad_col_N_1670[10] , 
         \disp_ctrl/n23699 , \x_ball[2] , \disp_ctrl/n12926 , \x_ball[1] , 
         \disp_ctrl/p_ball_s1_N_675[1] , \disp_ctrl/p_ball_s1_N_675[2] , 
         \disp_ctrl/n23681 , \padB_h[7] , \y_padB[7] , \disp_ctrl/n13039 , 
         \padB_h[6] , \y_padB[6] , \disp_ctrl/n23696 , \x_ball[0] , 
         \disp_ctrl/p_ball_s1_N_675[0] , \disp_ctrl/n23804 , \y_padA[9] , 
         \disp_ctrl/n12923 , \y_padA[8] , \p_padA_N_440[8] , \p_padA_N_440[9] , 
         \pad_col_N_1742[10] , \disp_ctrl/n23801 , \padA_h[7] , \y_padA[7] , 
         \disp_ctrl/n12921 , \padA_h[6] , \y_padA[6] , \p_padA_N_440[6] , 
         \p_padA_N_440[7] , \disp_ctrl/n23741 , \disp_ctrl/n12785 , 
         \p_ball_N_195[6] , \p_ball_N_195[7] , \disp_ctrl/n12787 , 
         \disp_ctrl/n23744 , \p_ball_N_195[8] , \disp_ctrl/n12805 , 
         \disp_ctrl/p_ball_s2_N_732[7] , \disp_ctrl/p_ball_s2_N_732[8] , 
         \disp_ctrl/n23678 , \padB_h[5] , \y_padB[5] , \disp_ctrl/n13037 , 
         \padB_h[4] , \y_padB[4] , \disp_ctrl/n23675 , \y_padB[3] , 
         \disp_ctrl/n13035 , \y_padB[2] , \disp_ctrl/n23672 , \padB_h[1] , 
         \y_padB[1] , \disp_ctrl/n23984 , \disp_ctrl/n13031 , 
         \p_padA_N_333[11] , \p_padA_N_333[12] , \disp_ctrl/n23798 , 
         \padA_h[5] , \y_padA[5] , \disp_ctrl/n12919 , \padA_h[4] , 
         \y_padA[4] , \p_padA_N_440[4] , \p_padA_N_440[5] , \disp_ctrl/n23795 , 
         \y_padA[3] , \disp_ctrl/n12917 , \y_padA[2] , \p_padA_N_440[3] , 
         \disp_ctrl/n23981 , \pad_col_N_1742[10]/sig_002/FeedThruLUT , 
         \disp_ctrl/n13029 , \p_padA_N_333[9] , \p_padA_N_333[10] , 
         \disp_ctrl/n23978 , \disp_ctrl/n13027 , \p_padA_N_333[7] , 
         \p_padA_N_333[8] , \disp_ctrl/n23975 , \disp_ctrl/n13025 , 
         \p_padA_N_333[5] , \p_padA_N_333[6] , \disp_ctrl/n23972 , 
         \disp_ctrl/n13023 , \p_padA_N_333[3] , \p_padA_N_333[4] , 
         \disp_ctrl/n23969 , \disp_ctrl/n13021 , \p_padA_N_333[1] , 
         \p_padA_N_333[2] , \disp_ctrl/n23966 , \p_padA_N_333[0] , 
         \disp_ctrl/n23792 , \padA_h[1] , \y_padA[1] , \disp_ctrl/n23942 , 
         \p_ball_N_229[10]/sig_000/FeedThruLUT , \disp_ctrl/n12914 , 
         \p_ball_s1_N_697[9] , \disp_ctrl/p_ball_s1_N_697[10] , 
         \disp_ctrl/p_ball_s1_N_697[11] , \disp_ctrl/n23939 , 
         \disp_ctrl/n12912 , \p_ball_N_229[7] , \p_ball_s1_N_697[7] , 
         \p_ball_s1_N_697[8] , \disp_ctrl/n23855 , \disp_ctrl/n13009 , 
         \disp_ctrl/p_padA_s_N_781[9] , \disp_ctrl/n23852 , \disp_ctrl/n13007 , 
         \disp_ctrl/p_padA_s_N_781[7] , \disp_ctrl/p_padA_s_N_781[8] , 
         \disp_ctrl/n23849 , \disp_ctrl/n13005 , \disp_ctrl/p_padA_s_N_781[5] , 
         \disp_ctrl/p_padA_s_N_781[6] , \disp_ctrl/n23813 , \disp_ctrl/n13003 , 
         \disp_ctrl/p_padA_s_N_781[3] , \disp_ctrl/p_padA_s_N_781[4] , 
         \disp_ctrl/n23936 , \p_ball_N_229[6] , \disp_ctrl/n12910 , 
         \p_ball_N_229[5] , \p_ball_s1_N_697[5] , \p_ball_s1_N_697[6] , 
         \disp_ctrl/n23810 , \disp_ctrl/n13001 , \disp_ctrl/p_padA_s_N_781[1] , 
         \disp_ctrl/p_padA_s_N_781[2] , \disp_ctrl/n23933 , \p_ball_N_229[4] , 
         \disp_ctrl/n12908 , \p_ball_s1_N_697[3] , \p_ball_s1_N_697[4] , 
         \disp_ctrl/n23738 , \disp_ctrl/n12803 , \p_ball_N_195[5] , 
         \disp_ctrl/p_ball_s2_N_732[5] , \disp_ctrl/p_ball_s2_N_732[6] , 
         \disp_ctrl/n23807 , \disp_ctrl/p_padA_s_N_781[0] , \disp_ctrl/n23897 , 
         \disp_ctrl/n12997 , \disp_ctrl/p_padB_s_N_897[8] , 
         \disp_ctrl/p_padB_s_N_897[9] , \disp_ctrl/n23894 , \disp_ctrl/n12995 , 
         \disp_ctrl/p_padB_s_N_897[6] , \disp_ctrl/p_padB_s_N_897[7] , 
         \disp_ctrl/n23930 , \disp_ctrl/n12906 , \p_ball_N_229[1] , 
         \p_ball_s1_N_697[1] , \p_ball_s1_N_697[2] , \disp_ctrl/n23927 , 
         \y_ball[0] , \p_ball_s1_N_697[0] , \disp_ctrl/n23891 , 
         \disp_ctrl/n12993 , \disp_ctrl/p_padB_s_N_897[4] , 
         \disp_ctrl/p_padB_s_N_897[5] , \disp_ctrl/n23888 , \disp_ctrl/n12991 , 
         \disp_ctrl/p_padB_s_N_897[2] , \disp_ctrl/p_padB_s_N_897[3] , 
         \disp_ctrl/n23963 , \disp_ctrl/n12902 , \p_padB_N_522[11] , 
         \p_padB_N_522[12] , \disp_ctrl/n23885 , \disp_ctrl/p_padB_s_N_897[1] , 
         \disp_ctrl/n23732 , \p_ball_N_195[4] , \disp_ctrl/n12801 , 
         \p_ball_N_195[3] , \disp_ctrl/p_ball_s2_N_732[3] , 
         \disp_ctrl/p_ball_s2_N_732[4] , \disp_ctrl/n23723 , \p_ball_N_195[2] , 
         \disp_ctrl/n12799 , \p_ball_N_195[1] , \disp_ctrl/p_ball_s2_N_732[1] , 
         \disp_ctrl/p_ball_s2_N_732[2] , \disp_ctrl/n23960 , 
         \pad_col_N_1670[10]/sig_001/FeedThruLUT , \disp_ctrl/n12900 , 
         \p_padB_N_522[9] , \p_padB_N_522[10] , \disp_ctrl/n23957 , 
         \disp_ctrl/n12898 , \p_padB_N_522[7] , \p_padB_N_522[8] , 
         \disp_ctrl/n23954 , \disp_ctrl/n12896 , \p_padB_N_522[5] , 
         \p_padB_N_522[6] , \disp_ctrl/n23951 , \disp_ctrl/n12894 , 
         \p_padB_N_522[3] , \p_padB_N_522[4] , \disp_ctrl/n23771 , 
         \disp_ctrl/n12978 , \p_padB_s_N_848[9] , \p_padB_N_489[10] , 
         \disp_ctrl/n23948 , \disp_ctrl/n12892 , \p_padB_N_522[1] , 
         \p_padB_N_522[2] , \disp_ctrl/n23720 , \disp_ctrl/p_ball_s2_N_732[0] , 
         \disp_ctrl/n23735 , \disp_ctrl/n12783 , \disp_ctrl/n23687 , 
         \y_ball[1] , \disp_ctrl/n23945 , \p_padB_N_522[0] , 
         \disp_ctrl/n23768 , \disp_ctrl/n12976 , 
         \disp_ctrl/p_padB_s_N_848[7]_2 , \disp_ctrl/p_padB_s_N_848[8]_2 , 
         \disp_ctrl/n23765 , \disp_ctrl/n12974 , 
         \disp_ctrl/p_padB_s_N_848[5]_2 , \disp_ctrl/p_padB_s_N_848[6]_2 , 
         \disp_ctrl/n23762 , \disp_ctrl/n12972 , 
         \disp_ctrl/p_padB_s_N_848[3]_2 , \disp_ctrl/p_padB_s_N_848[4]_2 , 
         \disp_ctrl/n23759 , \disp_ctrl/n12970 , 
         \disp_ctrl/p_padB_s_N_848[1]_2 , \disp_ctrl/p_padB_s_N_848[2]_2 , 
         \disp_ctrl/n23714 , \y_ball[7] , \disp_ctrl/n12794 , \y_ball[6] , 
         \disp_ctrl/n23729 , \disp_ctrl/n12781 , \disp_ctrl/n23789 , 
         \disp_ctrl/n12880 , \p_padB_s_N_859[9] , \disp_ctrl/n23747 , 
         \x_ball[9] , \p_ball_N_195[10] , \disp_ctrl/n23756 , 
         \disp_ctrl/p_padB_s_N_848[0]_2 , \disp_ctrl/n23873 , 
         \disp_ctrl/n12967 , \p_padA_s_N_770[9] , \p_padA_N_300[10] , 
         \disp_ctrl/n23870 , \disp_ctrl/n12965 , 
         \disp_ctrl/p_padA_s_N_770[7]_2 , \disp_ctrl/p_padA_s_N_770[8]_2 , 
         \disp_ctrl/n23786 , \disp_ctrl/n12878 , \disp_ctrl/p_padB_s_N_859[7] , 
         \p_padB_s_N_859[8] , \disp_ctrl/n23783 , \disp_ctrl/n12876 , 
         \disp_ctrl/p_padB_s_N_859[5] , \disp_ctrl/p_padB_s_N_859[6] , 
         \disp_ctrl/n23867 , \disp_ctrl/n12963 , 
         \disp_ctrl/p_padA_s_N_770[5]_2 , \disp_ctrl/p_padA_s_N_770[6]_2 , 
         \disp_ctrl/n23780 , \disp_ctrl/n12874 , \disp_ctrl/p_padB_s_N_859[3] , 
         \disp_ctrl/p_padB_s_N_859[4] , \disp_ctrl/n23864 , \disp_ctrl/n12961 , 
         \disp_ctrl/p_padA_s_N_770[3]_2 , \disp_ctrl/p_padA_s_N_770[4]_2 , 
         \disp_ctrl/n23777 , \disp_ctrl/n12872 , \disp_ctrl/p_padB_s_N_859[1] , 
         \disp_ctrl/p_padB_s_N_859[2] , \disp_ctrl/n23861 , \disp_ctrl/n12959 , 
         \disp_ctrl/p_padA_s_N_770[1]_2 , \disp_ctrl/p_padA_s_N_770[2]_2 , 
         \disp_ctrl/n23774 , \disp_ctrl/p_padB_s_N_859[0] , \disp_ctrl/n23858 , 
         \disp_ctrl/p_padA_s_N_770[0]_2 , \disp_ctrl/n23636 , 
         \disp_ctrl/n12956 , \power_pos_x[9] , \p_powerup_N_926[9] , 
         \p_powerup_N_926[10] , \disp_ctrl/n23837 , \disp_ctrl/n12819 , 
         \disp_ctrl/p_padA_s_N_819[8] , \disp_ctrl/p_padA_s_N_819[9] , 
         \disp_ctrl/n23633 , \power_pos_x[8] , \disp_ctrl/n12954 , 
         \power_pos_x[7] , \p_powerup_N_926[7] , \p_powerup_N_926[8] , 
         \disp_ctrl/n23834 , \disp_ctrl/n12817 , \disp_ctrl/p_padA_s_N_819[6] , 
         \disp_ctrl/p_padA_s_N_819[7] , \disp_ctrl/n23630 , \power_pos_x[6] , 
         \disp_ctrl/n12952 , \power_pos_x[5] , \p_powerup_N_926[5] , 
         \p_powerup_N_926[6] , \disp_ctrl/n23627 , \power_pos_x[4] , 
         \disp_ctrl/n12950 , \power_pos_x[3] , \p_powerup_N_926[3] , 
         \p_powerup_N_926[4] , \disp_ctrl/n23624 , \power_pos_x[2] , 
         \disp_ctrl/n12948 , \power_pos_x[1] , \p_powerup_N_926[1] , 
         \p_powerup_N_926[2] , \disp_ctrl/n23621 , \power_pos_x[0] , 
         \p_powerup_N_926[0] , \disp_ctrl/n23924 , \disp_ctrl/n12945 , 
         \disp_ctrl/p_ball_s1_N_686[9] , \disp_ctrl/n23831 , 
         \disp_ctrl/n12815 , \disp_ctrl/p_padA_s_N_819[4] , 
         \disp_ctrl/p_padA_s_N_819[5] , \disp_ctrl/n23921 , \disp_ctrl/n12943 , 
         \disp_ctrl/p_ball_s1_N_686[7] , \disp_ctrl/p_ball_s1_N_686[8] , 
         \disp_ctrl/n23918 , \disp_ctrl/n12941 , \y_ball[5] , 
         \disp_ctrl/p_ball_s1_N_686[5] , \disp_ctrl/p_ball_s1_N_686[6] , 
         \disp_ctrl/n23726 , \disp_ctrl/n23846 , \disp_ctrl/n13063 , 
         \disp_ctrl/p_padA_s_N_830[9] , \disp_ctrl/n23828 , \disp_ctrl/n12813 , 
         \disp_ctrl/p_padA_s_N_819[2] , \disp_ctrl/p_padA_s_N_819[3] , 
         \disp_ctrl/n23843 , \disp_ctrl/n13061 , \disp_ctrl/p_padA_s_N_830[7] , 
         \disp_ctrl/p_padA_s_N_830[8] , \disp_ctrl/n23840 , \disp_ctrl/n13059 , 
         \disp_ctrl/p_padA_s_N_830[5] , \disp_ctrl/p_padA_s_N_830[6] , 
         \disp_ctrl/n23915 , \y_ball[4] , \disp_ctrl/n12939 , 
         \disp_ctrl/p_ball_s1_N_686[3] , \disp_ctrl/p_ball_s1_N_686[4] , 
         \disp_ctrl/n23912 , \disp_ctrl/n12937 , 
         \disp_ctrl/p_ball_s1_N_686[1] , \disp_ctrl/p_ball_s1_N_686[2] , 
         \disp_ctrl/n23693 , \disp_ctrl/n23909 , 
         \disp_ctrl/p_ball_s1_N_686[0] , \disp_ctrl/n23825 , 
         \disp_ctrl/p_padA_s_N_819[1] , \disp_ctrl/n23711 , 
         \disp_ctrl/p_ball_s1_N_675[9] , \disp_ctrl/n23822 , 
         \disp_ctrl/p_padA_s_N_830[3] , \disp_ctrl/p_padA_s_N_830[4] , 
         \vga_ctrl/n45[9] , \vga_ctrl/n24203 , \vga_ctrl/n13085 , \ypix[9] , 
         \vga_ctrl/n4348 , \vga_ctrl/n4474 , \vga_ctrl/n45[8] , 
         \vga_ctrl/n45[7] , \vga_ctrl/n24200 , \ypix[8] , \vga_ctrl/n13083 , 
         \ypix[7] , \vga_ctrl/n45[6] , \vga_ctrl/n45[5] , \vga_ctrl/n24197 , 
         \ypix[6] , \vga_ctrl/n13081 , \ypix[5] , \vga_ctrl/n45[4] , 
         \vga_ctrl/n45[3] , \vga_ctrl/n24194 , \ypix[4] , \vga_ctrl/n13079 , 
         \ypix[3] , \vga_ctrl/n45[2] , \vga_ctrl/n45[1] , \vga_ctrl/n24191 , 
         \ypix[2] , \vga_ctrl/n13077 , \ypix[1] , \vga_ctrl/n45[0] , 
         \vga_ctrl/n24113 , \ypix[0] , \vga_ctrl/n45_adj_2162[9] , 
         \vga_ctrl/n24230 , \vga_ctrl/n13074 , \xpix[9] , \vga_ctrl/n4429 , 
         \vga_ctrl/n45_adj_2162[8] , \vga_ctrl/n45_adj_2162[7] , 
         \vga_ctrl/n24227 , \xpix[8] , \vga_ctrl/n13072 , \xpix[7] , 
         \vga_ctrl/n45_adj_2162[6] , \vga_ctrl/n45_adj_2162[5] , 
         \vga_ctrl/n24224 , \xpix[6] , \vga_ctrl/n13070 , \xpix[5] , 
         \vga_ctrl/n45_adj_2162[4] , \vga_ctrl/n45_adj_2162[3] , 
         \vga_ctrl/n24221 , \xpix[4] , \vga_ctrl/n13068 , \xpix[3] , 
         \vga_ctrl/n45_adj_2162[2] , \vga_ctrl/n45_adj_2162[1] , 
         \vga_ctrl/n24218 , \xpix[2] , \vga_ctrl/n13066 , \xpix[1] , 
         \vga_ctrl/n45_adj_2162[0] , \vga_ctrl/n24215 , \xpix[0] , 
         \col_ctrl/n23651 , \col_ctrl/n13018 , \power_en_N_1855[8] , 
         \power_en_N_1855[9] , \power_en_N_1855[10] , \col_ctrl/n23648 , 
         \col_ctrl/n1083[7] , \col_ctrl/n13016 , \col_ctrl/n1083[6] , 
         \power_en_N_1855[6] , \power_en_N_1855[7] , \col_ctrl/n23645 , 
         \col_ctrl/n1083[5] , \col_ctrl/n13014 , \col_ctrl/n1083[4] , 
         \power_en_N_1855[4] , \power_en_N_1855[5] , \col_ctrl/n23642 , 
         \col_ctrl/n13012 , \power_en_N_1855[2] , \power_en_N_1855[3] , 
         \col_ctrl/n23639 , \col_ctrl/n1083[1] , \power_en_N_1855[1] , 
         \col_ctrl/n62_adj_2138[10] , \col_ctrl/n24188 , \col_ctrl/n12842 , 
         \col_ctrl/n656 , \col_ctrl/n4327 , \col_ctrl/n4508 , 
         \col_ctrl/n24143 , \col_ctrl/n13180 , \col_ctrl/n1248 , 
         \col_ctrl/n62_adj_2136[10] , \col_ctrl/n24128 , \col_ctrl/n13178 , 
         \col_ctrl/n62_adj_2136[8] , \col_ctrl/n62_adj_2136[9] , 
         \col_ctrl/n24125 , \col_ctrl/n13176 , \col_ctrl/n62_adj_2136[6] , 
         \col_ctrl/n62_adj_2136[7] , \col_ctrl/n24122 , \col_ctrl/n13174 , 
         \col_ctrl/n62_adj_2136[4] , \col_ctrl/n62_adj_2136[5] , 
         \col_ctrl/n62_adj_2138[9] , \col_ctrl/n24185 , \col_ctrl/n12840 , 
         \col_ctrl/n62_adj_2138[8] , \col_ctrl/n62_adj_2138[6] , 
         \col_ctrl/n24182 , \col_ctrl/n12838 , \col_ctrl/n62_adj_2138[7] , 
         \col_ctrl/n24119 , \col_ctrl/n13172 , \col_ctrl/n62_adj_2136[2] , 
         \col_ctrl/n62_adj_2136[3] , \col_ctrl/n24116 , \col_ctrl/power_dir , 
         \col_ctrl/n62_adj_2136[1] , \col_ctrl/n62[10] , \col_ctrl/n24104 , 
         \col_ctrl/n13169 , \col_ctrl/n562 , game_en, \col_ctrl/n4388 , 
         \col_ctrl/n62[9] , \col_ctrl/n62[8] , \col_ctrl/n24101 , 
         \col_ctrl/n13167 , \col_ctrl/n62[7] , \col_ctrl/n62[6] , 
         \col_ctrl/n24098 , \col_ctrl/n13165 , \col_ctrl/n62[5] , 
         \col_ctrl/n62[4] , \col_ctrl/n24095 , \col_ctrl/n13163 , 
         \col_ctrl/n62[3] , \col_ctrl/n62[2] , \col_ctrl/n24092 , 
         \col_ctrl/n13161 , \col_ctrl/n1370[1] , \col_ctrl/n62[1] , 
         \col_ctrl/n24089 , \col_ctrl/n1370[0] , \col_ctrl/n65[14] , 
         \col_ctrl/n65[13] , \col_ctrl/n24212 , \col_ctrl/powercount[14] , 
         \col_ctrl/n13157 , \col_ctrl/powercount[13] , \col_ctrl/n4393 , 
         \col_ctrl/n52[8] , \col_ctrl/n52[7] , \col_ctrl/n24083 , 
         \col_ctrl/n607 , \col_ctrl/n12987 , \col_ctrl/n4321 , 
         \col_ctrl/n4536 , \col_ctrl/n65[12] , \col_ctrl/n65[11] , 
         \col_ctrl/n24209 , \col_ctrl/powercount[12] , \col_ctrl/n13155 , 
         \col_ctrl/powercount[11] , \col_ctrl/n24080 , \col_ctrl/n12985 , 
         \col_ctrl/n52[5] , \col_ctrl/n52[6] , \col_ctrl/n65[10] , 
         \col_ctrl/n65[9] , \col_ctrl/n24206 , \col_ctrl/powercount[10] , 
         \col_ctrl/n13153 , \col_ctrl/powercount[9] , 
         \col_ctrl/n62_adj_2138[5] , \col_ctrl/n24179 , \col_ctrl/n12836 , 
         \col_ctrl/n62_adj_2138[4] , \col_ctrl/n62_adj_2138[3] , 
         \col_ctrl/n62_adj_2138[2] , \col_ctrl/n24176 , \col_ctrl/n12834 , 
         \col_ctrl/n1206 , \col_ctrl/n65[8] , \col_ctrl/n65[7] , 
         \col_ctrl/n24110 , \col_ctrl/powercount[8] , \col_ctrl/n13151 , 
         \col_ctrl/powercount[7] , \col_ctrl/n65[6] , \col_ctrl/n65[5] , 
         \col_ctrl/n24107 , \col_ctrl/powercount[6] , \col_ctrl/n13149 , 
         \col_ctrl/powercount[5] , \col_ctrl/n65[4] , \col_ctrl/n65[3] , 
         \col_ctrl/n24086 , \col_ctrl/powercount[4] , \col_ctrl/n13147 , 
         \col_ctrl/n12_adj_2050 , \col_ctrl/n65[2] , \col_ctrl/n65[1] , 
         \col_ctrl/n24074 , \col_ctrl/n13_adj_2049 , \col_ctrl/n13145 , 
         \col_ctrl/n14 , \col_ctrl/n65[0] , \col_ctrl/n24032 , \col_ctrl/n15 , 
         \col_ctrl/n52[3] , \col_ctrl/n24041 , \col_ctrl/n12983 , 
         \col_ctrl/n52[4] , \col_ctrl/n53[11] , \col_ctrl/n23993 , 
         \col_ctrl/n13142 , \col_ctrl/poweroffcount[11] , \col_ctrl/n4337 , 
         \col_ctrl/n4408 , \col_ctrl/n53[10] , \col_ctrl/n53[9] , 
         \col_ctrl/n23987 , \col_ctrl/poweroffcount[10] , \col_ctrl/n13140 , 
         \col_ctrl/poweroffcount[9] , \col_ctrl/n52[1] , \col_ctrl/n24038 , 
         \col_ctrl/n12981 , \col_ctrl/n52[2] , \col_ctrl/n53[8] , 
         \col_ctrl/n53[7] , \col_ctrl/n23618 , \col_ctrl/poweroffcount[8] , 
         \col_ctrl/n13138 , \col_ctrl/poweroffcount[7] , \col_ctrl/n24035 , 
         \col_ctrl/n52[0] , \col_ctrl/n62_adj_2138[1] , \col_ctrl/n24173 , 
         \col_ctrl/n1207 , \col_ctrl/n53[6] , \col_ctrl/n53[5] , 
         \col_ctrl/n23615 , \col_ctrl/poweroffcount[6] , \col_ctrl/n13136 , 
         \col_ctrl/poweroffcount[5] , \col_ctrl/n62_adj_2137[10] , 
         \col_ctrl/n24170 , \col_ctrl/n12831 , \col_ctrl/n631 , 
         \col_ctrl/n4326 , \col_ctrl/n4514 , \col_ctrl/n53[4] , 
         \col_ctrl/n53[3] , \col_ctrl/n23612 , \col_ctrl/poweroffcount[4] , 
         \col_ctrl/n13134 , \col_ctrl/poweroffcount[3] , \col_ctrl/n23666 , 
         \col_ctrl/n12889 , \power_en_N_1894[8] , \power_en_N_1894[9] , 
         \power_en_N_1894[10] , \col_ctrl/n62_adj_2137[9] , \col_ctrl/n24167 , 
         \col_ctrl/n12829 , \col_ctrl/n62_adj_2137[8] , \col_ctrl/n23663 , 
         \col_ctrl/n860[7] , \col_ctrl/n12887 , \col_ctrl/n860[6] , 
         \power_en_N_1894[6] , \power_en_N_1894[7] , \col_ctrl/n53[2] , 
         \col_ctrl/n53[1] , \col_ctrl/n23609 , \col_ctrl/n10_adj_2095 , 
         \col_ctrl/n13132 , \col_ctrl/n11_adj_2097 , \col_ctrl/n53[0] , 
         \col_ctrl/n23606 , \col_ctrl/n12 , \col_ctrl/n23660 , 
         \col_ctrl/n860[5] , \col_ctrl/n12885 , \col_ctrl/n860[4] , 
         \power_en_N_1894[4] , \power_en_N_1894[5] , \col_ctrl/n23657 , 
         \col_ctrl/n12883 , \power_en_N_1894[2] , \power_en_N_1894[3] , 
         \col_ctrl/n23654 , \col_ctrl/n860[1] , \power_en_N_1894[1] , 
         \col_ctrl/n62_adj_2137[6] , \col_ctrl/n24164 , \col_ctrl/n12827 , 
         \col_ctrl/n62_adj_2137[7] , \col_ctrl/n62_adj_2137[5] , 
         \col_ctrl/n24152 , \col_ctrl/n12825 , \col_ctrl/n62_adj_2137[4] , 
         \col_ctrl/n62_adj_2137[3] , \col_ctrl/n62_adj_2137[2] , 
         \col_ctrl/n24149 , \col_ctrl/n12823 , \col_ctrl/n1227 , 
         \col_ctrl/n62_adj_2137[1] , \col_ctrl/n24146 , \col_ctrl/n1228 , 
         \rst_gen_inst/n137[8] , \rst_gen_inst/n137[7] , \rst_gen_inst/n24005 , 
         \rst_gen_inst/rst_cnt[8]_2 , \rst_gen_inst/n12851 , 
         \rst_gen_inst/rst_cnt[7]_2 , \rst_gen_inst/n1925 , 
         \rst_gen_inst/rst_cnt_25__N_58 , \rst_gen_inst/n12853 , 
         \rst_gen_inst/n137[6] , \rst_gen_inst/n137[5] , \rst_gen_inst/n24002 , 
         \rst_gen_inst/rst_cnt[6]_2 , \rst_gen_inst/n12849 , 
         \rst_gen_inst/rst_cnt[5]_2 , \rst_gen_inst/n137[4] , 
         \rst_gen_inst/n137[3] , \rst_gen_inst/n23999 , 
         \rst_gen_inst/rst_cnt[4]_2 , \rst_gen_inst/n12847 , 
         \rst_gen_inst/rst_cnt[3]_2 , \rst_gen_inst/n137[2] , 
         \rst_gen_inst/n137[1] , \rst_gen_inst/n23996 , \rst_cnt[2] , 
         \rst_gen_inst/n12845 , \rst_cnt[1] , \rst_gen_inst/n137[0] , 
         \rst_gen_inst/n23990 , lock, \rst_cnt[0] , \rst_gen_inst/n137[25] , 
         \rst_gen_inst/n24245 , \rst_gen_inst/n12869 , \rst_cnt[25] , 
         \rst_gen_inst/n137[24] , \rst_gen_inst/n137[23] , 
         \rst_gen_inst/n24029 , \rst_cnt[24] , \rst_gen_inst/n12867 , 
         \rst_cnt[23] , \rst_gen_inst/n137[22] , \rst_gen_inst/n137[21] , 
         \rst_gen_inst/n24026 , \rst_cnt[22] , \rst_gen_inst/n12865 , 
         \rst_cnt[21] , \rst_gen_inst/n137[20] , \rst_gen_inst/n137[19] , 
         \rst_gen_inst/n24023 , \rst_cnt[20] , \rst_gen_inst/n12863 , 
         \rst_cnt[19] , \rst_gen_inst/n137[18] , \rst_gen_inst/n137[17] , 
         \rst_gen_inst/n24020 , \rst_cnt[18] , \rst_gen_inst/n12861 , 
         \rst_cnt[17] , \rst_gen_inst/n137[16] , \rst_gen_inst/n137[15] , 
         \rst_gen_inst/n24017 , \rst_cnt[16] , \rst_gen_inst/n12859 , 
         \rst_cnt[15] , \rst_gen_inst/n137[14] , \rst_gen_inst/n137[13] , 
         \rst_gen_inst/n24014 , \rst_cnt[14] , \rst_gen_inst/n12857 , 
         \rst_cnt[13] , \rst_gen_inst/n137[12] , \rst_gen_inst/n137[11] , 
         \rst_gen_inst/n24011 , \rst_cnt[12] , \rst_gen_inst/n12855 , 
         \rst_cnt[11] , \rst_gen_inst/n137[10] , \rst_gen_inst/n137[9] , 
         \rst_gen_inst/n24008 , \rst_cnt[10] , \rst_gen_inst/rst_cnt[9]_2 , 
         \enable_gen/gmv_flash_N_1239 , gmv_flash, \enable_gen/n8734 , 
         \enable_gen/pause_en_N_1241 , pause_pulse_N_1211_c, 
         \enable_gen/pause_en , \vga_ctrl/rgb_2__N_106[0] , altcol_N_141, 
         pixval_N_139, p_powerup, \vga_ctrl/n3352 , j04_c, pixval, 
         \vga_ctrl/n3353 , j02_c, \col_ctrl/n16168 , \col_ctrl/n16260 , 
         \power_type[1] , \power_type[0] , power_spawn, \col_ctrl/n780 , n1953, 
         \col_ctrl/n17[1] , \col_ctrl/n17[0] , \scrB[0] , 
         \col_ctrl/wall_col_N_1553 , \scrB[1] , \col_ctrl/n750 , 
         \col_ctrl/n4541 , \col_ctrl/n17_adj_2139[1] , \col_ctrl/n14612 , 
         \scrA[1] , \col_ctrl/n14597 , \scrA[0] , \col_ctrl/n4054 , 
         \col_ctrl/n6_adj_2119 , \col_ctrl/n4246 , \col_ctrl/n748 , 
         \col_ctrl/n643[3] , \col_ctrl/n643[1] , \col_ctrl/n592 , 
         \col_ctrl/n620 , \col_ctrl/n25[1] , \col_ctrl/n25[0] , 
         \col_ctrl/buzzcount[0] , \col_ctrl/buzzcount[1] , \col_ctrl/pad_col , 
         \col_ctrl/wall_col , \col_ctrl/n4339 , \col_ctrl/n4427 , 
         \col_ctrl/n643[6] , \col_ctrl/n643[5] , 
         \col_ctrl/n62_adj_2136[3]/sig_008/FeedThruLUT , 
         \col_ctrl/n62_adj_2136[2]/sig_007/FeedThruLUT , \col_ctrl/n4324 , 
         \col_ctrl/n5174 , \col_ctrl/n62_adj_2136[6]/sig_009/FeedThruLUT , 
         \col_ctrl/n62_adj_2136[5]/sig_004/FeedThruLUT , \col_ctrl/n5169 , 
         \col_ctrl/n25[4] , \col_ctrl/n12707 , \col_ctrl/buzzcount[4] , 
         \col_ctrl/buzzcount[3] , n4565, n4548, n7964, \Astatus[0] , 
         \col_ctrl/pad_col_N_1594 , \col_ctrl/n5806 , 
         \col_ctrl/pad_col_N_1598 , \col_ctrl/n4344 , \col_ctrl/n4406 , 
         \col_ctrl/n1070[3] , \col_ctrl/n1070[6] , \col_ctrl/n1069 , rst_n, 
         reset_n_c, \col_ctrl/n1104[3] , \col_ctrl/n1104[6] , \col_ctrl/n1103 , 
         n4584, n4551, \Bstatus[1] , n7876, n777, \Bstatus[0] , n4582, n4554, 
         n772, n7892, \Astatus[1] , \col_ctrl/n1036[6] , \col_ctrl/n1036[8] , 
         n4575, n4562, n7974, n4567, n4569, \col_ctrl/n25[2] , 
         \col_ctrl/n25[3] , \col_ctrl/buzzcount[2] , \col_ctrl/n12691 , n4557, 
         n4559, \col_ctrl/n17_adj_2139[2] , \scrA[2] , \col_ctrl/n17[2] , 
         \scrB[2] , \disp_ctrl/scrA_mod/n8453 , \disp_ctrl/scrA_mod/n8600 , 
         \disp_ctrl/scrA_mod/n20541 , \vga_ctrl/n13 , n12_adj_2395, 
         p_powerup_N_958, power_en, p_powerup_N_925, n8486, p_powerup_N_924, 
         n16333, \disp_ctrl/n21246 , p_padB_N_488, n21268, 
         \disp_ctrl/n17_adj_2245 , n21065, n20554, n19_adj_2357, n21313, 
         n17_adj_2358, n20561, n13_adj_2361, n15_adj_2360, n21319, n6_adj_2366, 
         n16_adj_2359, n20552, \disp_ctrl/n4197 , n4282, p_padA_N_332, 
         \vga_ctrl/n11 , \vga_ctrl/n18487 , p_padA_N_299, n10_adj_2380, n4213, 
         p_padA_N_262, \disp_ctrl/n21238 , \disp_ctrl/p_padA_N_365 , 
         n19_adj_2374, n21066, \disp_ctrl/p_padA_s_N_769 , 
         \disp_ctrl/scrB_mod/n18525 , lossB, \disp_ctrl/scrB_mod/n20839 , 
         \disp_ctrl/n4132 , \disp_ctrl/scrB_mod/n20844 , 
         \disp_ctrl/scrB_mod/n4_adj_2167 , \disp_ctrl/altcolB , 
         \disp_ctrl/n6_adj_2196 , \disp_ctrl/scrB_mod/n14 , 
         \disp_ctrl/scrB_mod/n8447 , \disp_ctrl/scrB_mod/n4114 , 
         \disp_ctrl/scrB_mod/n4126 , \disp_ctrl/scrB_mod/n8441 , 
         \disp_ctrl/n4156 , \disp_ctrl/n16395 , \disp_ctrl/scrA_mod/n20534 , 
         \disp_ctrl/scrA_mod/n20535 , \disp_ctrl/scrA_mod/n22064 , 
         \disp_ctrl/scrA_mod/n3654 , \disp_ctrl/scrA_mod/n20539 , 
         \disp_ctrl/n3898 , \disp_ctrl/n22067 , \disp_ctrl/scrA_mod/n20531 , 
         \disp_ctrl/scrA_mod/n20532 , \disp_ctrl/scrA_mod/n4 , 
         \disp_ctrl/scrA_mod/n16416 , \disp_ctrl/scrA_mod/l_0_N_1034 , 
         \disp_ctrl/scrA_mod/n6_adj_2165 , n6_adj_2390, 
         \disp_ctrl/scrA_mod/n4263 , n6_adj_2337, 
         \disp_ctrl/scrA_mod/l_1_N_1042 , \disp_ctrl/scrA_mod/n8463 , 
         \disp_ctrl/scrA_mod/n16418 , \disp_ctrl/scrA_mod/n28 , 
         \disp_ctrl/scrA_mod/n9 , \disp_ctrl/scrA_mod/n19 , n4165, n8656, 
         n4226, \disp_ctrl/scrA_mod/n6_adj_2164 , \disp_ctrl/scrA_mod/n16528 , 
         n8455, \disp_ctrl/scrA_mod/n16396 , \col_ctrl/n4147 , 
         \col_ctrl/n20523 , \col_ctrl/n4 , \col_ctrl/n16392 , \col_ctrl/n1915 , 
         \col_ctrl/n16657 , \col_ctrl/n715 , \col_ctrl/n10_adj_2088 , 
         \col_ctrl/power_en_N_1887 , \col_ctrl/power_en_N_1784 , total_reset, 
         \col_ctrl/power_spawn_N_1953 , \col_ctrl/n8012 , \col_ctrl/n713 , 
         \col_ctrl/n8018 , \col_ctrl/n37 , \col_ctrl/n20522 , \col_ctrl/n4150 , 
         \col_ctrl/n1911 , n21191, n20715, n19, n21128, n13_adj_2352, n20719, 
         n15_adj_2351, n17_2, n21301, n20713, n16, n6_adj_2355, n6_adj_2385, 
         n21163, n14_adj_2381, n20902, n22853, n22857, n20900, n21247, 
         \disp_ctrl/n22_adj_2283 , \disp_ctrl/n15_adj_2282 , n7_adj_2384, 
         \disp_ctrl/n24_adj_2275 , n20777, n7_adj_2365, n21242, n21241, 
         n7_adj_2378, n4168, n15_adj_2394, n24, lossA, n18506, n18504, 
         n9_adj_2377, \disp_ctrl/n15_adj_2266 , n3, n16617, n11_adj_2376, 
         n5_adj_2379, n6_adj_2405, \disp_ctrl/n11_adj_2316 , n9_adj_2363, 
         n11_adj_2362, n5_adj_2367, n4_adj_2386, \disp_ctrl/scrB_mod/n8443 , 
         \disp_ctrl/n3888 , n10, n6_adj_2371, n18475, n22865, 
         \disp_ctrl/n11_adj_2194 , n14_adj_2370, n21085, n22861, n21139, 
         n21073, n21281, n20570, \disp_ctrl/n11_adj_2204 , n18514, n9_adj_2383, 
         n13_adj_2382, \disp_ctrl/p_ball_s2 , n8403, n8661, \vga_ctrl/n21310 , 
         \vga_ctrl/n21309 , \vga_ctrl/n12_adj_2155 , \col_ctrl/n21294 , 
         \col_ctrl/n21293 , n8_adj_2399, \disp_ctrl/n17 , n4066, n21256, 
         n21255, n21152, \disp_ctrl/n5_adj_2290 , \disp_ctrl/n14_adj_2308 , 
         n21124, n20882, n22823, n21125, n20880, n22827, n21276, n21275, 
         n6_adj_2346, n20798, n4_adj_2347, n21244, n21243, n21170, n21017, 
         n21131, n22878, n21015, n22882, n6_adj_2349, n8, n20653, n4_adj_2350, 
         n4_adj_2392, \disp_ctrl/n20732 , \vga_ctrl/n4255 , n8489, n5_adj_2396, 
         n21220, n21300, n21299, n14, n20986, n15, n21221, n21304, n21303, n13, 
         n20686, n11, n9, \disp_ctrl/n20828 , n4, n4_adj_2388, 
         \disp_ctrl/n21295 , n4_adj_2389, \disp_ctrl/n21297 , n4_adj_2373, 
         n21265, n17517, pause, \enable_gen/n6 , \enable_gen/n8356 , 
         \enable_gen/n17544 , \enable_gen/n17382 , \enable_gen/n10 , 
         \enable_gen/n9 , \enable_gen/n17412 , \enable_gen/n7 , n18463, 
         \disp_ctrl/p_ball_s2_N_731 , \disp_ctrl/n21146 , n4261, n8528, 
         \col_ctrl/n16408 , n3300, \col_ctrl/n16609 , n4_adj_2368, n21311, 
         n9_adj_2354, n11_adj_2353, n7, n5, x_ball_dir, y_ball_dir, 
         \col_ctrl/n17430 , \col_ctrl/y_ball_dir_N_1944 , n16466, n21228, 
         n21306, p_padB_N_521, \disp_ctrl/n7_adj_2243 , 
         \disp_ctrl/p_padB_N_628 , \disp_ctrl/n10_c , n21305, n14_adj_2340, 
         n20996, n15_adj_2339, n21229, n21308, n21307, n11_adj_2342, 
         n13_adj_2341, n9_adj_2343, n20674, \disp_ctrl/n20592 , n4_adj_2345, 
         n18, n3912, p_padA_N_368, \disp_ctrl/n16389 , 
         \disp_ctrl/scrB_mod/n8432 , \disp_ctrl/scrB_mod/n7 , n6_adj_2344, 
         power_en_N_1779, n16521, n21248, p_ball_N_228, n16667, 
         \disp_ctrl/n4239 , \disp_ctrl/n4_c , \disp_ctrl/n21283 , 
         \disp_ctrl/n21284 , \disp_ctrl/n14_adj_2320 , \disp_ctrl/n15 , 
         \disp_ctrl/n11_c , \disp_ctrl/n7_c , \disp_ctrl/n18518 , 
         \disp_ctrl/n14_adj_2215 , \disp_ctrl/n20892 , \disp_ctrl/n21159 , 
         \disp_ctrl/n20890 , \disp_ctrl/n21251 , \disp_ctrl/n4_adj_2173 , 
         \disp_ctrl/n21263 , \disp_ctrl/n21264 , n21142, 
         \disp_ctrl/n15_adj_2177 , \disp_ctrl/n20664 , \disp_ctrl/n21004 , 
         \disp_ctrl/n21260 , \disp_ctrl/n21259 , \disp_ctrl/n15_adj_2174 , 
         \disp_ctrl/n21233 , \disp_ctrl/n14_adj_2265 , \disp_ctrl/n20932 , 
         \disp_ctrl/n21181 , \disp_ctrl/n21234 , \disp_ctrl/n9_c , 
         \disp_ctrl/n1130[0] , \disp_ctrl/n13_c , \disp_ctrl/n11_adj_2175 , 
         \disp_ctrl/n20743 , \disp_ctrl/n14 , \disp_ctrl/n20872 , 
         \disp_ctrl/n21183 , \disp_ctrl/n22814 , \disp_ctrl/n22818 , 
         \disp_ctrl/n20870 , \disp_ctrl/n21226 , \disp_ctrl/n21225 , 
         \disp_ctrl/n6_adj_2176 , \disp_ctrl/n20808 , \disp_ctrl/n21217 , 
         \disp_ctrl/n14_adj_2318 , \disp_ctrl/n20942 , \disp_ctrl/n21179 , 
         \disp_ctrl/n21218 , \disp_ctrl/n4_adj_2178 , \disp_ctrl/n9_adj_2179 , 
         \col_ctrl/n9_adj_2114 , \disp_ctrl/n11_adj_2181 , 
         \disp_ctrl/n13_adj_2180 , n21007, n22775, n21147, \disp_ctrl/n22781 , 
         \disp_ctrl/n6_adj_2182 , \disp_ctrl/n12_c , \disp_ctrl/n15_adj_2183 , 
         \disp_ctrl/n11_adj_2184 , \disp_ctrl/n18_adj_2296 , 
         \disp_ctrl/n13_adj_2185 , \disp_ctrl/n13_adj_2217 , \disp_ctrl/n16 , 
         \disp_ctrl/n14_adj_2189 , \disp_ctrl/n15_adj_2186 , 
         \disp_ctrl/n17602 , \disp_ctrl/n11_adj_2261 , 
         \col_ctrl/n62_adj_2136[8]/sig_010/FeedThruLUT , 
         \disp_ctrl/n15_adj_2187 , \disp_ctrl/n21269 , \disp_ctrl/n21109 , 
         \disp_ctrl/n20566 , \disp_ctrl/n21130 , \disp_ctrl/n21270 , 
         \disp_ctrl/n9_adj_2188 , \disp_ctrl/n13_adj_2191 , \disp_ctrl/n20546 , 
         \disp_ctrl/n12_adj_2190 , \disp_ctrl/n1_c , \disp_ctrl/n19_adj_2286 , 
         \disp_ctrl/n12_adj_2195 , \disp_ctrl/n15_adj_2192 , 
         \disp_ctrl/n11_adj_2193 , \disp_ctrl/n18_adj_2299 , \disp_ctrl/n3497 , 
         right_N_189, n8690, \disp_ctrl/p_gameover , \disp_ctrl/n4_adj_2198 , 
         \disp_ctrl/n21271 , \disp_ctrl/n13_adj_2203 , \disp_ctrl/n20757 , 
         \disp_ctrl/n9_adj_2202 , \disp_ctrl/n20922 , \disp_ctrl/n21237 , 
         \disp_ctrl/n14_adj_2200 , \disp_ctrl/n15_adj_2199 , 
         \disp_ctrl/n21177 , \disp_ctrl/n17394 , \disp_ctrl/n4_adj_2206 , 
         \disp_ctrl/n18_c , \disp_ctrl/n13_adj_2205 , \disp_ctrl/n14_adj_2207 , 
         \disp_ctrl/n6_adj_2305 , \disp_ctrl/n17459 , \disp_ctrl/n13_adj_2208 , 
         \disp_ctrl/n18_adj_2209 , \disp_ctrl/n14_adj_2210 , 
         \disp_ctrl/n14_adj_2297 , \disp_ctrl/n11_adj_2212 , 
         \disp_ctrl/n15_adj_2211 , \disp_ctrl/n12_adj_2213 , 
         \disp_ctrl/n4_adj_2214 , \disp_ctrl/n21235 , \disp_ctrl/n21252 , 
         \disp_ctrl/p_padA_N_436 , \disp_ctrl/n21250 , \disp_ctrl/n21249 , 
         \disp_ctrl/n6_adj_2216 , \disp_ctrl/n15_adj_2218 , 
         \disp_ctrl/n14_adj_2219 , \disp_ctrl/n16_adj_2220 , 
         \disp_ctrl/n12_adj_2227 , n1, \disp_ctrl/n12_adj_2223 , 
         \disp_ctrl/n15_adj_2221 , \disp_ctrl/n11_adj_2222 , n18_adj_2348, 
         n17391, \disp_ctrl/n4_adj_2295 , \disp_ctrl/n13_adj_2294 , 
         n8_adj_2401, \disp_ctrl/n4_adj_2225 , \disp_ctrl/n20787 , 
         \disp_ctrl/n22803 , \disp_ctrl/n21038 , \disp_ctrl/n22796 , 
         \disp_ctrl/n21111 , \disp_ctrl/n21036 , \disp_ctrl/n21285 , 
         \disp_ctrl/n20617 , \disp_ctrl/n6_adj_2197 , \disp_ctrl/n6_adj_2228 , 
         \disp_ctrl/n6_adj_2229 , \disp_ctrl/n6_adj_2230 , \disp_ctrl/n21121 , 
         \disp_ctrl/n13_adj_2315 , \disp_ctrl/n9_adj_2314 , \disp_ctrl/n21050 , 
         \disp_ctrl/n17684 , \disp_ctrl/n5_adj_2319 , 
         \disp_ctrl/p_padA_s_N_766 , \disp_ctrl/n21061 , \disp_ctrl/n21067 , 
         \disp_ctrl/n16_adj_2231 , \disp_ctrl/n17_adj_2232 , 
         \disp_ctrl/n15_adj_2233 , \disp_ctrl/n21058 , 
         \disp_ctrl/n11_adj_2235 , \disp_ctrl/n13_adj_2234 , 
         \disp_ctrl/n21317 , n18445, \disp_ctrl/n22937 , n13_adj_2375, 
         \disp_ctrl/n4_adj_2236 , \disp_ctrl/n21315 , \disp_ctrl/n9_adj_2238 , 
         \disp_ctrl/n7_adj_2239 , n4_adj_2369, \disp_ctrl/n16_adj_2268 , 
         \disp_ctrl/n18_adj_2269 , \disp_ctrl/n17_adj_2267 , \disp_ctrl/n8_c , 
         \disp_ctrl/n7_adj_2241 , p_padB, \disp_ctrl/n3826 , 
         \disp_ctrl/n6_adj_2249 , p_padA, \disp_ctrl/n6_adj_2242 , 
         \disp_ctrl/n5_c , p_ball_N_194, \vga_ctrl/n8610 , \disp_ctrl/n21262 , 
         \disp_ctrl/n21261 , \disp_ctrl/n14_adj_2246 , \disp_ctrl/n20862 , 
         \disp_ctrl/n21105 , \disp_ctrl/n20860 , \disp_ctrl/n21258 , 
         \disp_ctrl/n21257 , \disp_ctrl/n6_adj_2247 , \disp_ctrl/n12_adj_2328 , 
         \disp_ctrl/n4_adj_2250 , \disp_ctrl/n21245 , \disp_ctrl/n21155 , 
         \disp_ctrl/n20912 , \disp_ctrl/n15_adj_2251 , \disp_ctrl/n21154 , 
         \disp_ctrl/n20767 , \disp_ctrl/n13_adj_2254 , 
         \disp_ctrl/n11_adj_2255 , \disp_ctrl/n9_adj_2253 , 
         \disp_ctrl/n4_adj_2256 , \disp_ctrl/n21253 , \disp_ctrl/n20818 , 
         p_padB_s_N_847, \vga_ctrl/n16 , \disp_ctrl/n21267 , 
         \disp_ctrl/n21098 , \disp_ctrl/n20852 , \disp_ctrl/n15_adj_2257 , 
         \disp_ctrl/n21095 , \disp_ctrl/n13_adj_2260 , \disp_ctrl/n9_adj_2259 , 
         \disp_ctrl/n4_adj_2262 , \disp_ctrl/n21291 , n21282, 
         \disp_ctrl/scrA_mod/n4278 , n8371, \disp_ctrl/n6_adj_2258 , 
         \disp_ctrl/n6_adj_2252 , \disp_ctrl/n4252 , \disp_ctrl/n6_adj_2263 , 
         \disp_ctrl/scrB_mod/n12_c , \disp_ctrl/scrB_mod/n4128 , 
         \disp_ctrl/scrB_mod/n4_adj_2168 , \disp_ctrl/n6_adj_2201 , 
         \disp_ctrl/n20634 , \disp_ctrl/n7_adj_2309 , \disp_ctrl/n13_adj_2291 , 
         \disp_ctrl/n6_adj_2292 , \disp_ctrl/n21028 , \disp_ctrl/n6_adj_2237 , 
         \disp_ctrl/n20 , \disp_ctrl/n18520 , p_padB_s_N_844, 
         \disp_ctrl/n3_adj_2281 , \disp_ctrl/n3_adj_2310 , n12_adj_2400, 
         \disp_ctrl/n13_adj_2272 , \disp_ctrl/n22 , \disp_ctrl/n18512 , 
         \disp_ctrl/n20_adj_2307 , n4_adj_2338, \disp_ctrl/n1_adj_2311 , 
         n8_adj_2391, \vga_ctrl/n18459 , \disp_ctrl/n6_adj_2274 , 
         \disp_ctrl/n21099 , \disp_ctrl/n13_adj_2279 , \disp_ctrl/n9_adj_2278 , 
         \disp_ctrl/n19_c , \disp_ctrl/n5_adj_2280 , n8_adj_2403, 
         \disp_ctrl/n21289 , \disp_ctrl/n14_adj_2288 , 
         \disp_ctrl/n15_adj_2289 , \disp_ctrl/n21290 , \disp_ctrl/n21288 , 
         \disp_ctrl/n21287 , \disp_ctrl/n13_adj_2298 , 
         \disp_ctrl/n14_adj_2300 , \disp_ctrl/n4_adj_2293 , 
         \disp_ctrl/n7_adj_2304 , \disp_ctrl/n22740 , \disp_ctrl/n3_adj_2306 , 
         \disp_ctrl/n17_adj_2287 , n36, n32, n31, \rst_gen_inst/n34 , 
         \rst_gen_inst/n28_adj_2047 , \disp_ctrl/p_ball_s1_N_685 , 
         \disp_ctrl/n21280 , \disp_ctrl/n21279 , \disp_ctrl/n14_adj_2312 , 
         \disp_ctrl/n15_adj_2313 , \disp_ctrl/n21278 , \disp_ctrl/n21277 , 
         \disp_ctrl/n4_adj_2317 , \disp_ctrl/n21286 , \disp_ctrl/n6_adj_2321 , 
         n6_adj_2402, \disp_ctrl/scrB_mod/n4 , \disp_ctrl/scrB_mod/n20505 , 
         \disp_ctrl/scrB_mod/n17547 , n47, \disp_ctrl/scrB_mod/n17426 , 
         \disp_ctrl/scrA_mod/n8 , \disp_ctrl/scrA_mod/n8616 , 
         \disp_ctrl/scrA_mod/n3696 , \disp_ctrl/scrB_mod/n17387 , 
         \disp_ctrl/scrB_mod/n20503 , \disp_ctrl/scrB_mod/n10_c , 
         \disp_ctrl/scrB_mod/n22753 , \disp_ctrl/scrA_mod/n4277 , n6, 
         n8_adj_2364, n8698, n7114, n8718, n17513, power_en_N_1822, 
         \col_ctrl/n43_adj_2126 , \col_ctrl/n4210 , n4160, 
         \col_ctrl/n10_adj_2125 , n12_adj_2404, n4159, n5_adj_2393, 
         \col_ctrl/n17545 , pad_col_N_1740, n6_adj_2397, pad_col_N_1739, 
         pad_col_N_1703, \col_ctrl/pad_col_N_1599 , n16469, n17656, 
         power_en_N_1893, \col_ctrl/n76_adj_2130 , \col_ctrl/n12_adj_2132 , 
         \col_ctrl/n8_adj_2129 , \col_ctrl/n17521 , n12, n3_adj_2387, 
         \vga_ctrl/n8526 , \vga_ctrl/n12_c , \vga_ctrl/n10_c , 
         \vga_ctrl/n17644 , \vga_ctrl/n7904 , \vga_ctrl/vsync_N_126 , 
         \vga_ctrl/n12_adj_2151 , \vga_ctrl/n8746 , j05_c, \vga_ctrl/n8608 , 
         \col_ctrl/n20709 , \col_ctrl/n13 , \col_ctrl/n9_adj_2079 , 
         \col_ctrl/n11 , \col_ctrl/n20966 , \col_ctrl/n719 , \col_ctrl/n648 , 
         \col_ctrl/n686 , \col_ctrl/n17536 , \col_ctrl/n4_adj_2117 , 
         \col_ctrl/n4162 , \col_ctrl/n5 , \col_ctrl/n5_adj_2102 , 
         \col_ctrl/n1913 , \col_ctrl/n17423 , n10_adj_2398, n16330, 
         \col_ctrl/n12_adj_2066 , n7483, \col_ctrl/n10_adj_2068 , 
         \col_ctrl/n14_adj_2067 , \col_ctrl/n763 , j14_c, \col_ctrl/n32_c , 
         \col_ctrl/n702 , \col_ctrl/n35 , \col_ctrl/n16401 , \col_ctrl/n9 , 
         \col_ctrl/n14_adj_2077 , \col_ctrl/n3580 , \col_ctrl/y_padA_vel[1] , 
         \col_ctrl/n1909 , \col_ctrl/n16478 , \col_ctrl/x_r_ball_vel[0] , 
         \col_ctrl/x_l_ball_vel[0] , \col_ctrl/n17445 , j15_c, 
         \col_ctrl/n8586 , \col_ctrl/n8478 , \col_ctrl/n17646 , 
         \col_ctrl/n3850 , \col_ctrl/n15_adj_2078 , \col_ctrl/n15_adj_2115 , 
         \col_ctrl/n21215 , \col_ctrl/n14_adj_2135 , \col_ctrl/n21195 , 
         \col_ctrl/n21216 , \col_ctrl/n766 , \col_ctrl/n32_adj_2081 , j16_c, 
         \col_ctrl/n925 , \col_ctrl/n35_adj_2080 , \col_ctrl/n14_adj_2083 , 
         \col_ctrl/n9_adj_2082 , \col_ctrl/n4_adj_2109 , 
         \col_ctrl/n10_adj_2123 , \col_ctrl/n9_adj_2122 , j17_c, 
         \col_ctrl/n17451 , \col_ctrl/n8676 , \col_ctrl/n18499 , 
         \col_ctrl/n16422 , \col_ctrl/n17523 , \col_ctrl/n8474 , 
         \col_ctrl/n6_adj_2093 , \col_ctrl/n6_adj_2094 , \col_ctrl/n21203 , 
         \col_ctrl/n7894 , \col_ctrl/n20698 , \col_ctrl/n11_adj_2111 , 
         \col_ctrl/n13_adj_2110 , \col_ctrl/n20976 , 
         \col_ctrl/wall_col_N_1552 , \col_ctrl/wall_col_N_1551 , 
         \col_ctrl/n7896 , \col_ctrl/n4_adj_2106 , \col_ctrl/n21209 , 
         \col_ctrl/n17506 , \col_ctrl/n6_adj_2112 , \col_ctrl/n5172 , 
         \col_ctrl/n7_adj_2113 , \col_ctrl/n8 , \col_ctrl/n21207 , 
         \col_ctrl/n14_adj_2131 , \col_ctrl/n21208 , \col_ctrl/n9_adj_2120 , 
         \col_ctrl/n14_adj_2121 , \rst_gen_inst/n27 , \col_ctrl/n6_adj_2118 , 
         \col_ctrl/n36_adj_2124 , \col_ctrl/n17533 , \col_ctrl/n12_adj_2127 , 
         \col_ctrl/n6_adj_2128 , \col_ctrl/n7_adj_2134 , pad_col_N_1637, 
         \col_ctrl/n4187 , \col_ctrl/n4_adj_2133 , \col_ctrl/n21205 , n21266, 
         n4_adj_2356, n21273, n6_adj_2372, \rst_gen_inst/n18510 , 
         \rst_gen_inst/n6 , \rst_gen_inst/n18481 , \rst_gen_inst/n17633 , 
         \rst_gen_inst/n25 , \rst_gen_inst/n28 , \rst_gen_inst/n26 , 
         \rst_gen_inst/n7502 , \rst_gen_inst/n30 , n21312, n21274, 
         \disp_ctrl/n21298 , \disp_ctrl/n21296 , \disp_ctrl/n21272 , 
         \disp_ctrl/n21236 , \disp_ctrl/n21316 , \disp_ctrl/n21254 , 
         \disp_ctrl/n21292 , \col_ctrl/n21210 , \col_ctrl/n21206 , n4593, 
         \vga_ctrl/hsync_N_112 , \vga_ctrl/n4_c , j01_c, 
         \col_ctrl/n62_adj_2136[1]/sig_006/FeedThruLUT , n4580, 
         \col_ctrl/power_spawn_N_1950 , \col_ctrl/n3_adj_2090 , 
         \col_ctrl/y_padA_vel[0] , \col_ctrl/n3505 , \col_ctrl/y_padB_vel[1] , 
         \col_ctrl/n3 , \col_ctrl/y_padB_vel[0] , \enable_gen/pause_N_1209 , 
         \col_ctrl/n62_adj_2136[4]/sig_005/FeedThruLUT , \col_ctrl/n7890 , 
         \col_ctrl/n3527 , \col_ctrl/x_r_ball_vel[1] , 
         \col_ctrl/x_l_ball_vel[1] , \col_ctrl/wall_col_N_1548 , j06_c, n4578, 
         \col_ctrl/n3529 , \col_ctrl/n16423 , \col_ctrl/n8147 , 
         \col_ctrl/n7898 , \col_ctrl/n7 , \col_ctrl/power_dir_N_1957 , 
         \n4555$n0 , n4572, \power_en_N_1779$n1 , \col_ctrl/n8169 , 
         \col_ctrl/n643[7] , \col_ctrl/n1070[7] , \vga_ctrl/rgb_2__N_105[0] , 
         powerB, j03_c, \col_ctrl/n1104[7] , 
         \col_ctrl/n62_adj_2136[10]/sig_011/FeedThruLUT , 
         \NULL/sig_000/FeedThruLUT , clk_in_c, 
         \mypll/lscc_pll_inst/feedback_w ;

  SLICE_0 SLICE_0( .DI1(\enable_gen/n97[22] ), .DI0(\enable_gen/n97[21] ), 
    .D1(\enable_gen/n24242 ), .C1(\enable_gen/countergmv[22] ), 
    .D0(\enable_gen/n13128 ), .C0(\enable_gen/countergmv[21] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13128 ), .CIN1(\enable_gen/n24242 ), 
    .Q0(\enable_gen/countergmv[21] ), .Q1(\enable_gen/countergmv[22] ), 
    .F0(\enable_gen/n97[21] ), .F1(\enable_gen/n97[22] ), 
    .COUT0(\enable_gen/n24242 ));
  SLICE_1 SLICE_1( .DI1(\enable_gen/n97[20] ), .DI0(\enable_gen/n97[19] ), 
    .D1(\enable_gen/n24239 ), .C1(\enable_gen/countergmv[20] ), 
    .D0(\enable_gen/n13126 ), .C0(\enable_gen/countergmv[19] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13126 ), .CIN1(\enable_gen/n24239 ), 
    .Q0(\enable_gen/countergmv[19] ), .Q1(\enable_gen/countergmv[20] ), 
    .F0(\enable_gen/n97[19] ), .F1(\enable_gen/n97[20] ), 
    .COUT1(\enable_gen/n13128 ), .COUT0(\enable_gen/n24239 ));
  SLICE_2 SLICE_2( .DI1(\enable_gen/n97[18] ), .DI0(\enable_gen/n97[17] ), 
    .D1(\enable_gen/n24236 ), .C1(\enable_gen/countergmv[18] ), 
    .D0(\enable_gen/n13124 ), .C0(\enable_gen/countergmv[17] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13124 ), .CIN1(\enable_gen/n24236 ), 
    .Q0(\enable_gen/countergmv[17] ), .Q1(\enable_gen/countergmv[18] ), 
    .F0(\enable_gen/n97[17] ), .F1(\enable_gen/n97[18] ), 
    .COUT1(\enable_gen/n13126 ), .COUT0(\enable_gen/n24236 ));
  SLICE_3 SLICE_3( .DI1(\enable_gen/n97[16] ), .DI0(\enable_gen/n97[15] ), 
    .D1(\enable_gen/n24233 ), .C1(\enable_gen/countergmv[16] ), 
    .D0(\enable_gen/n13122 ), .C0(\enable_gen/countergmv[15] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13122 ), .CIN1(\enable_gen/n24233 ), 
    .Q0(\enable_gen/countergmv[15] ), .Q1(\enable_gen/countergmv[16] ), 
    .F0(\enable_gen/n97[15] ), .F1(\enable_gen/n97[16] ), 
    .COUT1(\enable_gen/n13124 ), .COUT0(\enable_gen/n24233 ));
  SLICE_4 SLICE_4( .DI1(\enable_gen/n97[14] ), .DI0(\enable_gen/n97[13] ), 
    .D1(\enable_gen/n24161 ), .C1(\enable_gen/countergmv[14] ), 
    .D0(\enable_gen/n13120 ), .C0(\enable_gen/countergmv[13] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13120 ), .CIN1(\enable_gen/n24161 ), 
    .Q0(\enable_gen/countergmv[13] ), .Q1(\enable_gen/countergmv[14] ), 
    .F0(\enable_gen/n97[13] ), .F1(\enable_gen/n97[14] ), 
    .COUT1(\enable_gen/n13122 ), .COUT0(\enable_gen/n24161 ));
  SLICE_5 SLICE_5( .DI1(\enable_gen/n97[12] ), .DI0(\enable_gen/n97[11] ), 
    .D1(\enable_gen/n24158 ), .C1(\enable_gen/countergmv[12] ), 
    .D0(\enable_gen/n13118 ), .C0(\enable_gen/countergmv[11] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13118 ), .CIN1(\enable_gen/n24158 ), 
    .Q0(\enable_gen/countergmv[11] ), .Q1(\enable_gen/countergmv[12] ), 
    .F0(\enable_gen/n97[11] ), .F1(\enable_gen/n97[12] ), 
    .COUT1(\enable_gen/n13120 ), .COUT0(\enable_gen/n24158 ));
  SLICE_6 SLICE_6( .DI1(\enable_gen/n97[10] ), .DI0(\enable_gen/n97[9] ), 
    .D1(\enable_gen/n24155 ), .C1(\enable_gen/countergmv[10] ), 
    .D0(\enable_gen/n13116 ), .C0(\enable_gen/countergmv[9] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13116 ), .CIN1(\enable_gen/n24155 ), 
    .Q0(\enable_gen/countergmv[9] ), .Q1(\enable_gen/countergmv[10] ), 
    .F0(\enable_gen/n97[9] ), .F1(\enable_gen/n97[10] ), 
    .COUT1(\enable_gen/n13118 ), .COUT0(\enable_gen/n24155 ));
  SLICE_7 SLICE_7( .DI1(\enable_gen/n97[8] ), .DI0(\enable_gen/n97[7] ), 
    .D1(\enable_gen/n24140 ), .C1(\enable_gen/countergmv[8] ), 
    .D0(\enable_gen/n13114 ), .C0(\enable_gen/countergmv[7] ), 
    .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), .CLK(clk), 
    .CIN0(\enable_gen/n13114 ), .CIN1(\enable_gen/n24140 ), 
    .Q0(\enable_gen/countergmv[7] ), .Q1(\enable_gen/countergmv[8] ), 
    .F0(\enable_gen/n97[7] ), .F1(\enable_gen/n97[8] ), 
    .COUT1(\enable_gen/n13116 ), .COUT0(\enable_gen/n24140 ));
  SLICE_8 SLICE_8( .DI1(\enable_gen/n97[6] ), .DI0(\enable_gen/n97[5] ), 
    .D1(\enable_gen/n24137 ), .C1(\enable_gen/countergmv[6] ), 
    .D0(\enable_gen/n13112 ), .C0(\enable_gen/n18 ), .CE(\enable_gen/n4334 ), 
    .LSR(\enable_gen/n4435 ), .CLK(clk), .CIN0(\enable_gen/n13112 ), 
    .CIN1(\enable_gen/n24137 ), .Q0(\enable_gen/n18 ), 
    .Q1(\enable_gen/countergmv[6] ), .F0(\enable_gen/n97[5] ), 
    .F1(\enable_gen/n97[6] ), .COUT1(\enable_gen/n13114 ), 
    .COUT0(\enable_gen/n24137 ));
  SLICE_9 SLICE_9( .DI1(\enable_gen/n97[4] ), .DI0(\enable_gen/n97[3] ), 
    .D1(\enable_gen/n24134 ), .C1(\enable_gen/n19_adj_2333 ), 
    .D0(\enable_gen/n13110 ), .C0(\enable_gen/n20 ), .CE(\enable_gen/n4334 ), 
    .LSR(\enable_gen/n4435 ), .CLK(clk), .CIN0(\enable_gen/n13110 ), 
    .CIN1(\enable_gen/n24134 ), .Q0(\enable_gen/n20 ), 
    .Q1(\enable_gen/n19_adj_2333 ), .F0(\enable_gen/n97[3] ), 
    .F1(\enable_gen/n97[4] ), .COUT1(\enable_gen/n13112 ), 
    .COUT0(\enable_gen/n24134 ));
  SLICE_10 SLICE_10( .DI1(\enable_gen/n97[2] ), .DI0(\enable_gen/n97[1] ), 
    .D1(\enable_gen/n24131 ), .C1(\enable_gen/n21 ), .D0(\enable_gen/n13108 ), 
    .C0(\enable_gen/n22 ), .CE(\enable_gen/n4334 ), .LSR(\enable_gen/n4435 ), 
    .CLK(clk), .CIN0(\enable_gen/n13108 ), .CIN1(\enable_gen/n24131 ), 
    .Q0(\enable_gen/n22 ), .Q1(\enable_gen/n21 ), .F0(\enable_gen/n97[1] ), 
    .F1(\enable_gen/n97[2] ), .COUT1(\enable_gen/n13110 ), 
    .COUT0(\enable_gen/n24131 ));
  SLICE_11 SLICE_11( .DI1(\enable_gen/n97[0] ), .D1(\enable_gen/n24077 ), 
    .C1(\enable_gen/n23 ), .B1(\j06_pad.vcc ), .CE(\enable_gen/n4334 ), 
    .LSR(\enable_gen/n4435 ), .CLK(clk), .CIN1(\enable_gen/n24077 ), 
    .Q1(\enable_gen/n23 ), .F1(\enable_gen/n97[0] ), 
    .COUT1(\enable_gen/n13108 ), .COUT0(\enable_gen/n24077 ));
  SLICE_12 SLICE_12( .DI1(\enable_gen/n81[18] ), .DI0(\enable_gen/n81[17] ), 
    .D1(\enable_gen/n24071 ), .C1(\counter[18] ), .D0(\enable_gen/n13104 ), 
    .C0(\counter[17] ), .CE(\enable_gen/n4334 ), .LSR(n4555), .CLK(clk), 
    .CIN0(\enable_gen/n13104 ), .CIN1(\enable_gen/n24071 ), .Q0(\counter[17] ), 
    .Q1(\counter[18] ), .F0(\enable_gen/n81[17] ), .F1(\enable_gen/n81[18] ), 
    .COUT0(\enable_gen/n24071 ));
  SLICE_13 SLICE_13( .DI1(\enable_gen/n81[16] ), .DI0(\enable_gen/n81[15] ), 
    .D1(\enable_gen/n24068 ), .C1(\enable_gen/counter[16] ), 
    .D0(\enable_gen/n13102 ), .C0(pad_buzz_en), .CE(\enable_gen/n4334 ), 
    .LSR(n4555), .CLK(clk), .CIN0(\enable_gen/n13102 ), 
    .CIN1(\enable_gen/n24068 ), .Q0(pad_buzz_en), 
    .Q1(\enable_gen/counter[16] ), .F0(\enable_gen/n81[15] ), 
    .F1(\enable_gen/n81[16] ), .COUT1(\enable_gen/n13104 ), 
    .COUT0(\enable_gen/n24068 ));
  SLICE_14 SLICE_14( .DI1(\enable_gen/n81[14] ), .DI0(\enable_gen/n81[13] ), 
    .D1(\enable_gen/n24065 ), .C1(\enable_gen/counter[14] ), 
    .D0(\enable_gen/n13100 ), .C0(\enable_gen/counter[13] ), 
    .CE(\enable_gen/n4334 ), .LSR(n4555), .CLK(clk), 
    .CIN0(\enable_gen/n13100 ), .CIN1(\enable_gen/n24065 ), 
    .Q0(\enable_gen/counter[13] ), .Q1(\enable_gen/counter[14] ), 
    .F0(\enable_gen/n81[13] ), .F1(\enable_gen/n81[14] ), 
    .COUT1(\enable_gen/n13102 ), .COUT0(\enable_gen/n24065 ));
  SLICE_15 SLICE_15( .DI1(\enable_gen/n81[12] ), .DI0(\enable_gen/n81[11] ), 
    .D1(\enable_gen/n24062 ), .C1(wall_buzz_en), .D0(\enable_gen/n13098 ), 
    .C0(\enable_gen/counter[11] ), .CE(\enable_gen/n4334 ), .LSR(n4555), 
    .CLK(clk), .CIN0(\enable_gen/n13098 ), .CIN1(\enable_gen/n24062 ), 
    .Q0(\enable_gen/counter[11] ), .Q1(wall_buzz_en), 
    .F0(\enable_gen/n81[11] ), .F1(\enable_gen/n81[12] ), 
    .COUT1(\enable_gen/n13100 ), .COUT0(\enable_gen/n24062 ));
  SLICE_16 SLICE_16( .DI1(\enable_gen/n81[10] ), .DI0(\enable_gen/n81[9] ), 
    .D1(\enable_gen/n24059 ), .C1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/n13096 ), .C0(\enable_gen/counter[9] ), 
    .CE(\enable_gen/n4334 ), .LSR(n4555), .CLK(clk), 
    .CIN0(\enable_gen/n13096 ), .CIN1(\enable_gen/n24059 ), 
    .Q0(\enable_gen/counter[9] ), .Q1(\enable_gen/counter[10] ), 
    .F0(\enable_gen/n81[9] ), .F1(\enable_gen/n81[10] ), 
    .COUT1(\enable_gen/n13098 ), .COUT0(\enable_gen/n24059 ));
  SLICE_17 SLICE_17( .DI1(\enable_gen/n81[8] ), .DI0(\enable_gen/n81[7] ), 
    .D1(\enable_gen/n24056 ), .C1(\enable_gen/counter[8] ), 
    .D0(\enable_gen/n13094 ), .C0(\enable_gen/counter[7] ), 
    .CE(\enable_gen/n4334 ), .LSR(n4555), .CLK(clk), 
    .CIN0(\enable_gen/n13094 ), .CIN1(\enable_gen/n24056 ), 
    .Q0(\enable_gen/counter[7] ), .Q1(\enable_gen/counter[8] ), 
    .F0(\enable_gen/n81[7] ), .F1(\enable_gen/n81[8] ), 
    .COUT1(\enable_gen/n13096 ), .COUT0(\enable_gen/n24056 ));
  SLICE_18 SLICE_18( .DI1(\enable_gen/n81[6] ), .DI0(\enable_gen/n81[5] ), 
    .D1(\enable_gen/n24053 ), .C1(\enable_gen/counter[6] ), 
    .D0(\enable_gen/n13092 ), .C0(\enable_gen/n14 ), .CE(\enable_gen/n4334 ), 
    .LSR(n4555), .CLK(clk), .CIN0(\enable_gen/n13092 ), 
    .CIN1(\enable_gen/n24053 ), .Q0(\enable_gen/n14 ), 
    .Q1(\enable_gen/counter[6] ), .F0(\enable_gen/n81[5] ), 
    .F1(\enable_gen/n81[6] ), .COUT1(\enable_gen/n13094 ), 
    .COUT0(\enable_gen/n24053 ));
  SLICE_19 SLICE_19( .DI1(\enable_gen/n81[4] ), .DI0(\enable_gen/n81[3] ), 
    .D1(\enable_gen/n24050 ), .C1(\enable_gen/n15 ), .D0(\enable_gen/n13090 ), 
    .C0(\enable_gen/n16 ), .CE(\enable_gen/n4334 ), .LSR(n4555), .CLK(clk), 
    .CIN0(\enable_gen/n13090 ), .CIN1(\enable_gen/n24050 ), 
    .Q0(\enable_gen/n16 ), .Q1(\enable_gen/n15 ), .F0(\enable_gen/n81[3] ), 
    .F1(\enable_gen/n81[4] ), .COUT1(\enable_gen/n13092 ), 
    .COUT0(\enable_gen/n24050 ));
  SLICE_20 SLICE_20( .DI1(\enable_gen/n81[2] ), .DI0(\enable_gen/n81[1] ), 
    .D1(\enable_gen/n24047 ), .C1(\enable_gen/n17 ), .D0(\enable_gen/n13088 ), 
    .C0(\enable_gen/n18_adj_2332 ), .CE(\enable_gen/n4334 ), .LSR(n4555), 
    .CLK(clk), .CIN0(\enable_gen/n13088 ), .CIN1(\enable_gen/n24047 ), 
    .Q0(\enable_gen/n18_adj_2332 ), .Q1(\enable_gen/n17 ), 
    .F0(\enable_gen/n81[1] ), .F1(\enable_gen/n81[2] ), 
    .COUT1(\enable_gen/n13090 ), .COUT0(\enable_gen/n24047 ));
  SLICE_21 SLICE_21( .DI1(\enable_gen/n81[0] ), .D1(\enable_gen/n24044 ), 
    .C1(\enable_gen/n19 ), .B1(\j06_pad.vcc ), .CE(\enable_gen/n4334 ), 
    .LSR(n4555), .CLK(clk), .CIN1(\enable_gen/n24044 ), .Q1(\enable_gen/n19 ), 
    .F1(\enable_gen/n81[0] ), .COUT1(\enable_gen/n13088 ), 
    .COUT0(\enable_gen/n24044 ));
  SLICE_22 SLICE_22( .D1(\disp_ctrl/n23717 ), .B1(\y_ball[9] ), 
    .D0(\disp_ctrl/n12796 ), .B0(\y_ball[8] ), .CIN0(\disp_ctrl/n12796 ), 
    .CIN1(\disp_ctrl/n23717 ), .F0(\p_ball_N_229[8] ), .F1(\p_ball_N_229[9] ), 
    .COUT1(\p_ball_N_229[10] ), .COUT0(\disp_ctrl/n23717 ));
  SLICE_23 SLICE_23( .D1(\disp_ctrl/n23753 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n12809 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n12809 ), 
    .CIN1(\disp_ctrl/n23753 ), .F0(\disp_ctrl/p_ball_s2_N_732[11] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[12] ), .COUT0(\disp_ctrl/n23753 ));
  SLICE_24 SLICE_24( .D1(\disp_ctrl/n23819 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[2] ), .D0(\disp_ctrl/n13055 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[1] ), .CIN0(\disp_ctrl/n13055 ), 
    .CIN1(\disp_ctrl/n23819 ), .F0(\disp_ctrl/p_padA_s_N_830[1] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[2] ), .COUT1(\disp_ctrl/n13057 ), 
    .COUT0(\disp_ctrl/n23819 ));
  SLICE_25 SLICE_25( .D1(\disp_ctrl/n23816 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n23816 ), 
    .F1(\disp_ctrl/p_padA_s_N_830[0] ), .COUT1(\disp_ctrl/n13055 ), 
    .COUT0(\disp_ctrl/n23816 ));
  SLICE_26 SLICE_26( .D1(\disp_ctrl/n23906 ), .D0(\disp_ctrl/n13052 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_629[9] ), .CIN0(\disp_ctrl/n13052 ), 
    .CIN1(\disp_ctrl/n23906 ), .F0(\disp_ctrl/p_padB_s_N_908[9] ), 
    .COUT0(\disp_ctrl/n23906 ));
  SLICE_27 SLICE_27( .D1(\disp_ctrl/n23903 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[8] ), .D0(\disp_ctrl/n13050 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[7] ), .CIN0(\disp_ctrl/n13050 ), 
    .CIN1(\disp_ctrl/n23903 ), .F0(\disp_ctrl/p_padB_s_N_908[7] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[8] ), .COUT1(\disp_ctrl/n13052 ), 
    .COUT0(\disp_ctrl/n23903 ));
  SLICE_28 SLICE_28( .D1(\disp_ctrl/n23900 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[6] ), .D0(\disp_ctrl/n13048 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[5] ), .CIN0(\disp_ctrl/n13048 ), 
    .CIN1(\disp_ctrl/n23900 ), .F0(\disp_ctrl/p_padB_s_N_908[5] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[6] ), .COUT1(\disp_ctrl/n13050 ), 
    .COUT0(\disp_ctrl/n23900 ));
  SLICE_29 SLICE_29( .D1(\disp_ctrl/n23882 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[4] ), .D0(\disp_ctrl/n13046 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[3] ), .CIN0(\disp_ctrl/n13046 ), 
    .CIN1(\disp_ctrl/n23882 ), .F0(\disp_ctrl/p_padB_s_N_908[3] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[4] ), .COUT1(\disp_ctrl/n13048 ), 
    .COUT0(\disp_ctrl/n23882 ));
  SLICE_30 SLICE_30( .D1(\disp_ctrl/n23690 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[3] ), .D0(\disp_ctrl/n12790 ), .B0(\y_ball[2] ), 
    .CIN0(\disp_ctrl/n12790 ), .CIN1(\disp_ctrl/n23690 ), 
    .F0(\p_ball_N_229[2] ), .F1(\p_ball_N_229[3] ), .COUT1(\disp_ctrl/n12792 ), 
    .COUT0(\disp_ctrl/n23690 ));
  SLICE_31 SLICE_31( .D1(\disp_ctrl/n23708 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[8] ), .D0(\disp_ctrl/n12932 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[7] ), .CIN0(\disp_ctrl/n12932 ), .CIN1(\disp_ctrl/n23708 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[7] ), .F1(\disp_ctrl/p_ball_s1_N_675[8] ), 
    .COUT1(\disp_ctrl/n12934 ), .COUT0(\disp_ctrl/n23708 ));
  SLICE_32 SLICE_32( .D1(\disp_ctrl/n23705 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[6] ), .D0(\disp_ctrl/n12930 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[5] ), .CIN0(\disp_ctrl/n12930 ), .CIN1(\disp_ctrl/n23705 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[5] ), .F1(\disp_ctrl/p_ball_s1_N_675[6] ), 
    .COUT1(\disp_ctrl/n12932 ), .COUT0(\disp_ctrl/n23705 ));
  SLICE_33 SLICE_33( .D1(\disp_ctrl/n23879 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[2] ), .D0(\disp_ctrl/n13044 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[1] ), .CIN0(\disp_ctrl/n13044 ), 
    .CIN1(\disp_ctrl/n23879 ), .F0(\disp_ctrl/p_padB_s_N_908[1] ), 
    .F1(\disp_ctrl/p_padB_s_N_908[2] ), .COUT1(\disp_ctrl/n13046 ), 
    .COUT0(\disp_ctrl/n23879 ));
  SLICE_34 SLICE_34( .D1(\disp_ctrl/n23876 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n23876 ), 
    .F1(\disp_ctrl/p_padB_s_N_908[0] ), .COUT1(\disp_ctrl/n13044 ), 
    .COUT0(\disp_ctrl/n23876 ));
  SLICE_35 SLICE_35( .D1(\disp_ctrl/n23702 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[4] ), .D0(\disp_ctrl/n12928 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[3] ), .CIN0(\disp_ctrl/n12928 ), .CIN1(\disp_ctrl/n23702 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[3] ), .F1(\disp_ctrl/p_ball_s1_N_675[4] ), 
    .COUT1(\disp_ctrl/n12930 ), .COUT0(\disp_ctrl/n23702 ));
  SLICE_36 SLICE_36( .D1(\disp_ctrl/n23750 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[10]/sig_003/FeedThruLUT ), .D0(\disp_ctrl/n12807 ), 
    .C0(\j06_pad.vcc ), .B0(\p_ball_N_195[9] ), .CIN0(\disp_ctrl/n12807 ), 
    .CIN1(\disp_ctrl/n23750 ), .F0(\disp_ctrl/p_ball_s2_N_732[9] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[10] ), .COUT1(\disp_ctrl/n12809 ), 
    .COUT0(\disp_ctrl/n23750 ));
  SLICE_37 SLICE_37( .D1(\disp_ctrl/n23684 ), .B1(\y_padB[9] ), 
    .D0(\disp_ctrl/n13041 ), .B0(\y_padB[8] ), .CIN0(\disp_ctrl/n13041 ), 
    .CIN1(\disp_ctrl/n23684 ), .F0(\p_padB_N_629[8] ), .F1(\p_padB_N_629[9] ), 
    .COUT1(\pad_col_N_1670[10] ), .COUT0(\disp_ctrl/n23684 ));
  SLICE_38 SLICE_38( .D1(\disp_ctrl/n23699 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[2] ), .D0(\disp_ctrl/n12926 ), .C0(\j06_pad.vcc ), 
    .B0(\x_ball[1] ), .CIN0(\disp_ctrl/n12926 ), .CIN1(\disp_ctrl/n23699 ), 
    .F0(\disp_ctrl/p_ball_s1_N_675[1] ), .F1(\disp_ctrl/p_ball_s1_N_675[2] ), 
    .COUT1(\disp_ctrl/n12928 ), .COUT0(\disp_ctrl/n23699 ));
  SLICE_39 SLICE_39( .D1(\disp_ctrl/n23681 ), .C1(\padB_h[7] ), 
    .B1(\y_padB[7] ), .D0(\disp_ctrl/n13039 ), .C0(\padB_h[6] ), 
    .B0(\y_padB[6] ), .CIN0(\disp_ctrl/n13039 ), .CIN1(\disp_ctrl/n23681 ), 
    .F0(\p_padB_N_629[6] ), .F1(\p_padB_N_629[7] ), .COUT1(\disp_ctrl/n13041 ), 
    .COUT0(\disp_ctrl/n23681 ));
  SLICE_40 SLICE_40( .D1(\disp_ctrl/n23696 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[0] ), .CIN1(\disp_ctrl/n23696 ), 
    .F1(\disp_ctrl/p_ball_s1_N_675[0] ), .COUT1(\disp_ctrl/n12926 ), 
    .COUT0(\disp_ctrl/n23696 ));
  SLICE_41 SLICE_41( .D1(\disp_ctrl/n23804 ), .B1(\y_padA[9] ), 
    .D0(\disp_ctrl/n12923 ), .B0(\y_padA[8] ), .CIN0(\disp_ctrl/n12923 ), 
    .CIN1(\disp_ctrl/n23804 ), .F0(\p_padA_N_440[8] ), .F1(\p_padA_N_440[9] ), 
    .COUT1(\pad_col_N_1742[10] ), .COUT0(\disp_ctrl/n23804 ));
  SLICE_42 SLICE_42( .D1(\disp_ctrl/n23801 ), .C1(\padA_h[7] ), 
    .B1(\y_padA[7] ), .D0(\disp_ctrl/n12921 ), .C0(\padA_h[6] ), 
    .B0(\y_padA[6] ), .CIN0(\disp_ctrl/n12921 ), .CIN1(\disp_ctrl/n23801 ), 
    .F0(\p_padA_N_440[6] ), .F1(\p_padA_N_440[7] ), .COUT1(\disp_ctrl/n12923 ), 
    .COUT0(\disp_ctrl/n23801 ));
  SLICE_43 SLICE_43( .D1(\disp_ctrl/n23741 ), .B1(\x_ball[7] ), 
    .D0(\disp_ctrl/n12785 ), .B0(\x_ball[6] ), .CIN0(\disp_ctrl/n12785 ), 
    .CIN1(\disp_ctrl/n23741 ), .F0(\p_ball_N_195[6] ), .F1(\p_ball_N_195[7] ), 
    .COUT1(\disp_ctrl/n12787 ), .COUT0(\disp_ctrl/n23741 ));
  SLICE_44 SLICE_44( .D1(\disp_ctrl/n23744 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[8] ), .D0(\disp_ctrl/n12805 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[7] ), .CIN0(\disp_ctrl/n12805 ), 
    .CIN1(\disp_ctrl/n23744 ), .F0(\disp_ctrl/p_ball_s2_N_732[7] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[8] ), .COUT1(\disp_ctrl/n12807 ), 
    .COUT0(\disp_ctrl/n23744 ));
  SLICE_45 SLICE_45( .D1(\disp_ctrl/n23678 ), .C1(\padB_h[5] ), 
    .B1(\y_padB[5] ), .D0(\disp_ctrl/n13037 ), .C0(\padB_h[4] ), 
    .B0(\y_padB[4] ), .CIN0(\disp_ctrl/n13037 ), .CIN1(\disp_ctrl/n23678 ), 
    .F0(\p_padB_N_629[4] ), .F1(\p_padB_N_629[5] ), .COUT1(\disp_ctrl/n13039 ), 
    .COUT0(\disp_ctrl/n23678 ));
  SLICE_46 SLICE_46( .D1(\disp_ctrl/n23675 ), .B1(\y_padB[3] ), 
    .D0(\disp_ctrl/n13035 ), .C0(\j06_pad.vcc ), .B0(\y_padB[2] ), 
    .CIN0(\disp_ctrl/n13035 ), .CIN1(\disp_ctrl/n23675 ), 
    .F0(\p_padB_N_629[2] ), .F1(\p_padB_N_629[3] ), .COUT1(\disp_ctrl/n13037 ), 
    .COUT0(\disp_ctrl/n23675 ));
  SLICE_47 SLICE_47( .D1(\disp_ctrl/n23672 ), .C1(\padB_h[1] ), 
    .B1(\y_padB[1] ), .CIN1(\disp_ctrl/n23672 ), .F1(\p_padB_N_629[1] ), 
    .COUT1(\disp_ctrl/n13035 ), .COUT0(\disp_ctrl/n23672 ));
  SLICE_48 SLICE_48( .D1(\disp_ctrl/n23984 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n13031 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n13031 ), 
    .CIN1(\disp_ctrl/n23984 ), .F0(\p_padA_N_333[11] ), 
    .F1(\p_padA_N_333[12] ), .COUT0(\disp_ctrl/n23984 ));
  SLICE_49 SLICE_49( .D1(\disp_ctrl/n23798 ), .C1(\padA_h[5] ), 
    .B1(\y_padA[5] ), .D0(\disp_ctrl/n12919 ), .C0(\padA_h[4] ), 
    .B0(\y_padA[4] ), .CIN0(\disp_ctrl/n12919 ), .CIN1(\disp_ctrl/n23798 ), 
    .F0(\p_padA_N_440[4] ), .F1(\p_padA_N_440[5] ), .COUT1(\disp_ctrl/n12921 ), 
    .COUT0(\disp_ctrl/n23798 ));
  SLICE_50 SLICE_50( .D1(\disp_ctrl/n23795 ), .B1(\y_padA[3] ), 
    .D0(\disp_ctrl/n12917 ), .C0(\j06_pad.vcc ), .B0(\y_padA[2] ), 
    .CIN0(\disp_ctrl/n12917 ), .CIN1(\disp_ctrl/n23795 ), 
    .F0(\p_padA_N_440[2] ), .F1(\p_padA_N_440[3] ), .COUT1(\disp_ctrl/n12919 ), 
    .COUT0(\disp_ctrl/n23795 ));
  SLICE_51 SLICE_51( .D1(\disp_ctrl/n23981 ), .C1(\j06_pad.vcc ), 
    .B1(\pad_col_N_1742[10]/sig_002/FeedThruLUT ), .D0(\disp_ctrl/n13029 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_440[9] ), .CIN0(\disp_ctrl/n13029 ), 
    .CIN1(\disp_ctrl/n23981 ), .F0(\p_padA_N_333[9] ), .F1(\p_padA_N_333[10] ), 
    .COUT1(\disp_ctrl/n13031 ), .COUT0(\disp_ctrl/n23981 ));
  SLICE_52 SLICE_52( .D1(\disp_ctrl/n23978 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[8] ), .D0(\disp_ctrl/n13027 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[7] ), .CIN0(\disp_ctrl/n13027 ), 
    .CIN1(\disp_ctrl/n23978 ), .F0(\p_padA_N_333[7] ), .F1(\p_padA_N_333[8] ), 
    .COUT1(\disp_ctrl/n13029 ), .COUT0(\disp_ctrl/n23978 ));
  SLICE_53 SLICE_53( .D1(\disp_ctrl/n23975 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[6] ), .D0(\disp_ctrl/n13025 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[5] ), .CIN0(\disp_ctrl/n13025 ), 
    .CIN1(\disp_ctrl/n23975 ), .F0(\p_padA_N_333[5] ), .F1(\p_padA_N_333[6] ), 
    .COUT1(\disp_ctrl/n13027 ), .COUT0(\disp_ctrl/n23975 ));
  SLICE_54 SLICE_54( .D1(\disp_ctrl/n23972 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[4] ), .D0(\disp_ctrl/n13023 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[3] ), .CIN0(\disp_ctrl/n13023 ), 
    .CIN1(\disp_ctrl/n23972 ), .F0(\p_padA_N_333[3] ), .F1(\p_padA_N_333[4] ), 
    .COUT1(\disp_ctrl/n13025 ), .COUT0(\disp_ctrl/n23972 ));
  SLICE_55 SLICE_55( .D1(\disp_ctrl/n23969 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[2] ), .D0(\disp_ctrl/n13021 ), .B0(\p_padA_N_440[1] ), 
    .CIN0(\disp_ctrl/n13021 ), .CIN1(\disp_ctrl/n23969 ), 
    .F0(\p_padA_N_333[1] ), .F1(\p_padA_N_333[2] ), .COUT1(\disp_ctrl/n13023 ), 
    .COUT0(\disp_ctrl/n23969 ));
  SLICE_56 SLICE_56( .D1(\disp_ctrl/n23966 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n23966 ), .F1(\p_padA_N_333[0] ), 
    .COUT1(\disp_ctrl/n13021 ), .COUT0(\disp_ctrl/n23966 ));
  SLICE_57 SLICE_57( .D1(\disp_ctrl/n23792 ), .C1(\padA_h[1] ), 
    .B1(\y_padA[1] ), .CIN1(\disp_ctrl/n23792 ), .F1(\p_padA_N_440[1] ), 
    .COUT1(\disp_ctrl/n12917 ), .COUT0(\disp_ctrl/n23792 ));
  SLICE_58 SLICE_58( .D1(\disp_ctrl/n23942 ), 
    .B1(\p_ball_N_229[10]/sig_000/FeedThruLUT ), .D0(\disp_ctrl/n12914 ), 
    .B0(\p_ball_N_229[9] ), .CIN0(\disp_ctrl/n12914 ), 
    .CIN1(\disp_ctrl/n23942 ), .F0(\p_ball_s1_N_697[9] ), 
    .F1(\disp_ctrl/p_ball_s1_N_697[10] ), 
    .COUT1(\disp_ctrl/p_ball_s1_N_697[11] ), .COUT0(\disp_ctrl/n23942 ));
  SLICE_59 SLICE_59( .D1(\disp_ctrl/n23939 ), .B1(\p_ball_N_229[8] ), 
    .D0(\disp_ctrl/n12912 ), .B0(\p_ball_N_229[7] ), .CIN0(\disp_ctrl/n12912 ), 
    .CIN1(\disp_ctrl/n23939 ), .F0(\p_ball_s1_N_697[7] ), 
    .F1(\p_ball_s1_N_697[8] ), .COUT1(\disp_ctrl/n12914 ), 
    .COUT0(\disp_ctrl/n23939 ));
  SLICE_60 SLICE_60( .D1(\disp_ctrl/n23855 ), .D0(\disp_ctrl/n13009 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_440[9] ), .CIN0(\disp_ctrl/n13009 ), 
    .CIN1(\disp_ctrl/n23855 ), .F0(\disp_ctrl/p_padA_s_N_781[9] ), 
    .COUT0(\disp_ctrl/n23855 ));
  SLICE_61 SLICE_61( .D1(\disp_ctrl/n23852 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[8] ), .D0(\disp_ctrl/n13007 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[7] ), .CIN0(\disp_ctrl/n13007 ), 
    .CIN1(\disp_ctrl/n23852 ), .F0(\disp_ctrl/p_padA_s_N_781[7] ), 
    .F1(\disp_ctrl/p_padA_s_N_781[8] ), .COUT1(\disp_ctrl/n13009 ), 
    .COUT0(\disp_ctrl/n23852 ));
  SLICE_62 SLICE_62( .D1(\disp_ctrl/n23849 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[6] ), .D0(\disp_ctrl/n13005 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[5] ), .CIN0(\disp_ctrl/n13005 ), 
    .CIN1(\disp_ctrl/n23849 ), .F0(\disp_ctrl/p_padA_s_N_781[5] ), 
    .F1(\disp_ctrl/p_padA_s_N_781[6] ), .COUT1(\disp_ctrl/n13007 ), 
    .COUT0(\disp_ctrl/n23849 ));
  SLICE_63 SLICE_63( .D1(\disp_ctrl/n23813 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[4] ), .D0(\disp_ctrl/n13003 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[3] ), .CIN0(\disp_ctrl/n13003 ), 
    .CIN1(\disp_ctrl/n23813 ), .F0(\disp_ctrl/p_padA_s_N_781[3] ), 
    .F1(\disp_ctrl/p_padA_s_N_781[4] ), .COUT1(\disp_ctrl/n13005 ), 
    .COUT0(\disp_ctrl/n23813 ));
  SLICE_64 SLICE_64( .D1(\disp_ctrl/n23936 ), .B1(\p_ball_N_229[6] ), 
    .D0(\disp_ctrl/n12910 ), .B0(\p_ball_N_229[5] ), .CIN0(\disp_ctrl/n12910 ), 
    .CIN1(\disp_ctrl/n23936 ), .F0(\p_ball_s1_N_697[5] ), 
    .F1(\p_ball_s1_N_697[6] ), .COUT1(\disp_ctrl/n12912 ), 
    .COUT0(\disp_ctrl/n23936 ));
  SLICE_65 SLICE_65( .D1(\disp_ctrl/n23810 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[2] ), .D0(\disp_ctrl/n13001 ), .B0(\p_padA_N_440[1] ), 
    .CIN0(\disp_ctrl/n13001 ), .CIN1(\disp_ctrl/n23810 ), 
    .F0(\disp_ctrl/p_padA_s_N_781[1] ), .F1(\disp_ctrl/p_padA_s_N_781[2] ), 
    .COUT1(\disp_ctrl/n13003 ), .COUT0(\disp_ctrl/n23810 ));
  SLICE_66 SLICE_66( .D1(\disp_ctrl/n23933 ), .B1(\p_ball_N_229[4] ), 
    .D0(\disp_ctrl/n12908 ), .B0(\p_ball_N_229[3] ), .CIN0(\disp_ctrl/n12908 ), 
    .CIN1(\disp_ctrl/n23933 ), .F0(\p_ball_s1_N_697[3] ), 
    .F1(\p_ball_s1_N_697[4] ), .COUT1(\disp_ctrl/n12910 ), 
    .COUT0(\disp_ctrl/n23933 ));
  SLICE_67 SLICE_67( .D1(\disp_ctrl/n23738 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[6] ), .D0(\disp_ctrl/n12803 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[5] ), .CIN0(\disp_ctrl/n12803 ), 
    .CIN1(\disp_ctrl/n23738 ), .F0(\disp_ctrl/p_ball_s2_N_732[5] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[6] ), .COUT1(\disp_ctrl/n12805 ), 
    .COUT0(\disp_ctrl/n23738 ));
  SLICE_68 SLICE_68( .D1(\disp_ctrl/n23807 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n23807 ), 
    .F1(\disp_ctrl/p_padA_s_N_781[0] ), .COUT1(\disp_ctrl/n13001 ), 
    .COUT0(\disp_ctrl/n23807 ));
  SLICE_69 SLICE_69( .D1(\disp_ctrl/n23897 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[9] ), .D0(\disp_ctrl/n12997 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[8] ), .CIN0(\disp_ctrl/n12997 ), 
    .CIN1(\disp_ctrl/n23897 ), .F0(\disp_ctrl/p_padB_s_N_897[8] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[9] ), .COUT0(\disp_ctrl/n23897 ));
  SLICE_70 SLICE_70( .D1(\disp_ctrl/n23894 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[7] ), .D0(\disp_ctrl/n12995 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[6] ), .CIN0(\disp_ctrl/n12995 ), 
    .CIN1(\disp_ctrl/n23894 ), .F0(\disp_ctrl/p_padB_s_N_897[6] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[7] ), .COUT1(\disp_ctrl/n12997 ), 
    .COUT0(\disp_ctrl/n23894 ));
  SLICE_71 SLICE_71( .D1(\disp_ctrl/n23930 ), .B1(\p_ball_N_229[2] ), 
    .D0(\disp_ctrl/n12906 ), .B0(\p_ball_N_229[1] ), .CIN0(\disp_ctrl/n12906 ), 
    .CIN1(\disp_ctrl/n23930 ), .F0(\p_ball_s1_N_697[1] ), 
    .F1(\p_ball_s1_N_697[2] ), .COUT1(\disp_ctrl/n12908 ), 
    .COUT0(\disp_ctrl/n23930 ));
  SLICE_72 SLICE_72( .D1(\disp_ctrl/n23927 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n23927 ), .F1(\p_ball_s1_N_697[0] ), 
    .COUT1(\disp_ctrl/n12906 ), .COUT0(\disp_ctrl/n23927 ));
  SLICE_73 SLICE_73( .D1(\disp_ctrl/n23891 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[5] ), .D0(\disp_ctrl/n12993 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[4] ), .CIN0(\disp_ctrl/n12993 ), 
    .CIN1(\disp_ctrl/n23891 ), .F0(\disp_ctrl/p_padB_s_N_897[4] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[5] ), .COUT1(\disp_ctrl/n12995 ), 
    .COUT0(\disp_ctrl/n23891 ));
  SLICE_74 SLICE_74( .D1(\disp_ctrl/n23888 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[3] ), .D0(\disp_ctrl/n12991 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[2] ), .CIN0(\disp_ctrl/n12991 ), 
    .CIN1(\disp_ctrl/n23888 ), .F0(\disp_ctrl/p_padB_s_N_897[2] ), 
    .F1(\disp_ctrl/p_padB_s_N_897[3] ), .COUT1(\disp_ctrl/n12993 ), 
    .COUT0(\disp_ctrl/n23888 ));
  SLICE_75 SLICE_75( .D1(\disp_ctrl/n23963 ), .C1(\j06_pad.vcc ), 
    .D0(\disp_ctrl/n12902 ), .C0(\j06_pad.vcc ), .CIN0(\disp_ctrl/n12902 ), 
    .CIN1(\disp_ctrl/n23963 ), .F0(\p_padB_N_522[11] ), 
    .F1(\p_padB_N_522[12] ), .COUT0(\disp_ctrl/n23963 ));
  SLICE_76 SLICE_76( .D1(\disp_ctrl/n23885 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[1] ), .CIN1(\disp_ctrl/n23885 ), 
    .F1(\disp_ctrl/p_padB_s_N_897[1] ), .COUT1(\disp_ctrl/n12991 ), 
    .COUT0(\disp_ctrl/n23885 ));
  SLICE_77 SLICE_77( .D1(\disp_ctrl/n23732 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[4] ), .D0(\disp_ctrl/n12801 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[3] ), .CIN0(\disp_ctrl/n12801 ), 
    .CIN1(\disp_ctrl/n23732 ), .F0(\disp_ctrl/p_ball_s2_N_732[3] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[4] ), .COUT1(\disp_ctrl/n12803 ), 
    .COUT0(\disp_ctrl/n23732 ));
  SLICE_78 SLICE_78( .D1(\disp_ctrl/n23723 ), .C1(\j06_pad.vcc ), 
    .B1(\p_ball_N_195[2] ), .D0(\disp_ctrl/n12799 ), .C0(\j06_pad.vcc ), 
    .B0(\p_ball_N_195[1] ), .CIN0(\disp_ctrl/n12799 ), 
    .CIN1(\disp_ctrl/n23723 ), .F0(\disp_ctrl/p_ball_s2_N_732[1] ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[2] ), .COUT1(\disp_ctrl/n12801 ), 
    .COUT0(\disp_ctrl/n23723 ));
  SLICE_79 SLICE_79( .D1(\disp_ctrl/n23960 ), .C1(\j06_pad.vcc ), 
    .B1(\pad_col_N_1670[10]/sig_001/FeedThruLUT ), .D0(\disp_ctrl/n12900 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_629[9] ), .CIN0(\disp_ctrl/n12900 ), 
    .CIN1(\disp_ctrl/n23960 ), .F0(\p_padB_N_522[9] ), .F1(\p_padB_N_522[10] ), 
    .COUT1(\disp_ctrl/n12902 ), .COUT0(\disp_ctrl/n23960 ));
  SLICE_80 SLICE_80( .D1(\disp_ctrl/n23957 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[8] ), .D0(\disp_ctrl/n12898 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[7] ), .CIN0(\disp_ctrl/n12898 ), 
    .CIN1(\disp_ctrl/n23957 ), .F0(\p_padB_N_522[7] ), .F1(\p_padB_N_522[8] ), 
    .COUT1(\disp_ctrl/n12900 ), .COUT0(\disp_ctrl/n23957 ));
  SLICE_81 SLICE_81( .D1(\disp_ctrl/n23954 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[6] ), .D0(\disp_ctrl/n12896 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[5] ), .CIN0(\disp_ctrl/n12896 ), 
    .CIN1(\disp_ctrl/n23954 ), .F0(\p_padB_N_522[5] ), .F1(\p_padB_N_522[6] ), 
    .COUT1(\disp_ctrl/n12898 ), .COUT0(\disp_ctrl/n23954 ));
  SLICE_82 SLICE_82( .D1(\disp_ctrl/n23951 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[4] ), .D0(\disp_ctrl/n12894 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[3] ), .CIN0(\disp_ctrl/n12894 ), 
    .CIN1(\disp_ctrl/n23951 ), .F0(\p_padB_N_522[3] ), .F1(\p_padB_N_522[4] ), 
    .COUT1(\disp_ctrl/n12896 ), .COUT0(\disp_ctrl/n23951 ));
  SLICE_83 SLICE_83( .D1(\disp_ctrl/n23771 ), .D0(\disp_ctrl/n12978 ), 
    .B0(\y_padB[9] ), .CIN0(\disp_ctrl/n12978 ), .CIN1(\disp_ctrl/n23771 ), 
    .F0(\p_padB_s_N_848[9] ), .F1(\p_padB_N_489[10] ), 
    .COUT0(\disp_ctrl/n23771 ));
  SLICE_84 SLICE_84( .D1(\disp_ctrl/n23948 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[2] ), .D0(\disp_ctrl/n12892 ), .B0(\p_padB_N_629[1] ), 
    .CIN0(\disp_ctrl/n12892 ), .CIN1(\disp_ctrl/n23948 ), 
    .F0(\p_padB_N_522[1] ), .F1(\p_padB_N_522[2] ), .COUT1(\disp_ctrl/n12894 ), 
    .COUT0(\disp_ctrl/n23948 ));
  SLICE_85 SLICE_85( .D1(\disp_ctrl/n23720 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[0] ), .CIN1(\disp_ctrl/n23720 ), 
    .F1(\disp_ctrl/p_ball_s2_N_732[0] ), .COUT1(\disp_ctrl/n12799 ), 
    .COUT0(\disp_ctrl/n23720 ));
  SLICE_86 SLICE_86( .D1(\disp_ctrl/n23735 ), .B1(\x_ball[5] ), 
    .D0(\disp_ctrl/n12783 ), .B0(\x_ball[4] ), .CIN0(\disp_ctrl/n12783 ), 
    .CIN1(\disp_ctrl/n23735 ), .F0(\p_ball_N_195[4] ), .F1(\p_ball_N_195[5] ), 
    .COUT1(\disp_ctrl/n12785 ), .COUT0(\disp_ctrl/n23735 ));
  SLICE_87 SLICE_87( .D1(\disp_ctrl/n23687 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\disp_ctrl/n23687 ), .F1(\p_ball_N_229[1] ), 
    .COUT1(\disp_ctrl/n12790 ), .COUT0(\disp_ctrl/n23687 ));
  SLICE_88 SLICE_88( .D1(\disp_ctrl/n23945 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n23945 ), .F1(\p_padB_N_522[0] ), 
    .COUT1(\disp_ctrl/n12892 ), .COUT0(\disp_ctrl/n23945 ));
  SLICE_89 SLICE_89( .D1(\disp_ctrl/n23768 ), .B1(\y_padB[8] ), 
    .D0(\disp_ctrl/n12976 ), .B0(\y_padB[7] ), .CIN0(\disp_ctrl/n12976 ), 
    .CIN1(\disp_ctrl/n23768 ), .F0(\disp_ctrl/p_padB_s_N_848[7]_2 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[8]_2 ), .COUT1(\disp_ctrl/n12978 ), 
    .COUT0(\disp_ctrl/n23768 ));
  SLICE_90 SLICE_90( .D1(\disp_ctrl/n23765 ), .B1(\y_padB[6] ), 
    .D0(\disp_ctrl/n12974 ), .B0(\y_padB[5] ), .CIN0(\disp_ctrl/n12974 ), 
    .CIN1(\disp_ctrl/n23765 ), .F0(\disp_ctrl/p_padB_s_N_848[5]_2 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[6]_2 ), .COUT1(\disp_ctrl/n12976 ), 
    .COUT0(\disp_ctrl/n23765 ));
  SLICE_91 SLICE_91( .D1(\disp_ctrl/n23762 ), .B1(\y_padB[4] ), 
    .D0(\disp_ctrl/n12972 ), .B0(\y_padB[3] ), .CIN0(\disp_ctrl/n12972 ), 
    .CIN1(\disp_ctrl/n23762 ), .F0(\disp_ctrl/p_padB_s_N_848[3]_2 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[4]_2 ), .COUT1(\disp_ctrl/n12974 ), 
    .COUT0(\disp_ctrl/n23762 ));
  SLICE_92 SLICE_92( .D1(\disp_ctrl/n23759 ), .B1(\y_padB[2] ), 
    .D0(\disp_ctrl/n12970 ), .C0(\j06_pad.vcc ), .B0(\y_padB[1] ), 
    .CIN0(\disp_ctrl/n12970 ), .CIN1(\disp_ctrl/n23759 ), 
    .F0(\disp_ctrl/p_padB_s_N_848[1]_2 ), .F1(\disp_ctrl/p_padB_s_N_848[2]_2 ), 
    .COUT1(\disp_ctrl/n12972 ), .COUT0(\disp_ctrl/n23759 ));
  SLICE_93 SLICE_93( .D1(\disp_ctrl/n23714 ), .B1(\y_ball[7] ), 
    .D0(\disp_ctrl/n12794 ), .B0(\y_ball[6] ), .CIN0(\disp_ctrl/n12794 ), 
    .CIN1(\disp_ctrl/n23714 ), .F0(\p_ball_N_229[6] ), .F1(\p_ball_N_229[7] ), 
    .COUT1(\disp_ctrl/n12796 ), .COUT0(\disp_ctrl/n23714 ));
  SLICE_94 SLICE_94( .D1(\disp_ctrl/n23729 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[3] ), .D0(\disp_ctrl/n12781 ), .B0(\x_ball[2] ), 
    .CIN0(\disp_ctrl/n12781 ), .CIN1(\disp_ctrl/n23729 ), 
    .F0(\p_ball_N_195[2] ), .F1(\p_ball_N_195[3] ), .COUT1(\disp_ctrl/n12783 ), 
    .COUT0(\disp_ctrl/n23729 ));
  SLICE_95 SLICE_95( .D1(\disp_ctrl/n23789 ), .D0(\disp_ctrl/n12880 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padB_N_629[9] ), .CIN0(\disp_ctrl/n12880 ), 
    .CIN1(\disp_ctrl/n23789 ), .F0(\p_padB_s_N_859[9] ), 
    .COUT0(\disp_ctrl/n23789 ));
  SLICE_96 SLICE_96( .D1(\disp_ctrl/n23747 ), .B1(\x_ball[9] ), 
    .D0(\disp_ctrl/n12787 ), .B0(\x_ball[8] ), .CIN0(\disp_ctrl/n12787 ), 
    .CIN1(\disp_ctrl/n23747 ), .F0(\p_ball_N_195[8] ), .F1(\p_ball_N_195[9] ), 
    .COUT1(\p_ball_N_195[10] ), .COUT0(\disp_ctrl/n23747 ));
  SLICE_97 SLICE_97( .D1(\disp_ctrl/n23756 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n23756 ), 
    .F1(\disp_ctrl/p_padB_s_N_848[0]_2 ), .COUT1(\disp_ctrl/n12970 ), 
    .COUT0(\disp_ctrl/n23756 ));
  SLICE_98 SLICE_98( .D1(\disp_ctrl/n23873 ), .D0(\disp_ctrl/n12967 ), 
    .B0(\y_padA[9] ), .CIN0(\disp_ctrl/n12967 ), .CIN1(\disp_ctrl/n23873 ), 
    .F0(\p_padA_s_N_770[9] ), .F1(\p_padA_N_300[10] ), 
    .COUT0(\disp_ctrl/n23873 ));
  SLICE_99 SLICE_99( .D1(\disp_ctrl/n23870 ), .B1(\y_padA[8] ), 
    .D0(\disp_ctrl/n12965 ), .B0(\y_padA[7] ), .CIN0(\disp_ctrl/n12965 ), 
    .CIN1(\disp_ctrl/n23870 ), .F0(\disp_ctrl/p_padA_s_N_770[7]_2 ), 
    .F1(\disp_ctrl/p_padA_s_N_770[8]_2 ), .COUT1(\disp_ctrl/n12967 ), 
    .COUT0(\disp_ctrl/n23870 ));
  SLICE_100 SLICE_100( .D1(\disp_ctrl/n23786 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[8] ), .D0(\disp_ctrl/n12878 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[7] ), .CIN0(\disp_ctrl/n12878 ), 
    .CIN1(\disp_ctrl/n23786 ), .F0(\disp_ctrl/p_padB_s_N_859[7] ), 
    .F1(\p_padB_s_N_859[8] ), .COUT1(\disp_ctrl/n12880 ), 
    .COUT0(\disp_ctrl/n23786 ));
  SLICE_101 SLICE_101( .D1(\disp_ctrl/n23783 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[6] ), .D0(\disp_ctrl/n12876 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[5] ), .CIN0(\disp_ctrl/n12876 ), 
    .CIN1(\disp_ctrl/n23783 ), .F0(\disp_ctrl/p_padB_s_N_859[5] ), 
    .F1(\disp_ctrl/p_padB_s_N_859[6] ), .COUT1(\disp_ctrl/n12878 ), 
    .COUT0(\disp_ctrl/n23783 ));
  SLICE_102 SLICE_102( .D1(\disp_ctrl/n23867 ), .B1(\y_padA[6] ), 
    .D0(\disp_ctrl/n12963 ), .B0(\y_padA[5] ), .CIN0(\disp_ctrl/n12963 ), 
    .CIN1(\disp_ctrl/n23867 ), .F0(\disp_ctrl/p_padA_s_N_770[5]_2 ), 
    .F1(\disp_ctrl/p_padA_s_N_770[6]_2 ), .COUT1(\disp_ctrl/n12965 ), 
    .COUT0(\disp_ctrl/n23867 ));
  SLICE_103 SLICE_103( .D1(\disp_ctrl/n23780 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[4] ), .D0(\disp_ctrl/n12874 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padB_N_629[3] ), .CIN0(\disp_ctrl/n12874 ), 
    .CIN1(\disp_ctrl/n23780 ), .F0(\disp_ctrl/p_padB_s_N_859[3] ), 
    .F1(\disp_ctrl/p_padB_s_N_859[4] ), .COUT1(\disp_ctrl/n12876 ), 
    .COUT0(\disp_ctrl/n23780 ));
  SLICE_104 SLICE_104( .D1(\disp_ctrl/n23864 ), .B1(\y_padA[4] ), 
    .D0(\disp_ctrl/n12961 ), .B0(\y_padA[3] ), .CIN0(\disp_ctrl/n12961 ), 
    .CIN1(\disp_ctrl/n23864 ), .F0(\disp_ctrl/p_padA_s_N_770[3]_2 ), 
    .F1(\disp_ctrl/p_padA_s_N_770[4]_2 ), .COUT1(\disp_ctrl/n12963 ), 
    .COUT0(\disp_ctrl/n23864 ));
  SLICE_105 SLICE_105( .D1(\disp_ctrl/n23777 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[2] ), .D0(\disp_ctrl/n12872 ), .B0(\p_padB_N_629[1] ), 
    .CIN0(\disp_ctrl/n12872 ), .CIN1(\disp_ctrl/n23777 ), 
    .F0(\disp_ctrl/p_padB_s_N_859[1] ), .F1(\disp_ctrl/p_padB_s_N_859[2] ), 
    .COUT1(\disp_ctrl/n12874 ), .COUT0(\disp_ctrl/n23777 ));
  SLICE_106 SLICE_106( .D1(\disp_ctrl/n23861 ), .B1(\y_padA[2] ), 
    .D0(\disp_ctrl/n12959 ), .C0(\j06_pad.vcc ), .B0(\y_padA[1] ), 
    .CIN0(\disp_ctrl/n12959 ), .CIN1(\disp_ctrl/n23861 ), 
    .F0(\disp_ctrl/p_padA_s_N_770[1]_2 ), .F1(\disp_ctrl/p_padA_s_N_770[2]_2 ), 
    .COUT1(\disp_ctrl/n12961 ), .COUT0(\disp_ctrl/n23861 ));
  SLICE_107 SLICE_107( .D1(\disp_ctrl/n23774 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padB_N_629[0] ), .CIN1(\disp_ctrl/n23774 ), 
    .F1(\disp_ctrl/p_padB_s_N_859[0] ), .COUT1(\disp_ctrl/n12872 ), 
    .COUT0(\disp_ctrl/n23774 ));
  SLICE_108 SLICE_108( .D1(\disp_ctrl/n23858 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[0] ), .CIN1(\disp_ctrl/n23858 ), 
    .F1(\disp_ctrl/p_padA_s_N_770[0]_2 ), .COUT1(\disp_ctrl/n12959 ), 
    .COUT0(\disp_ctrl/n23858 ));
  SLICE_109 SLICE_109( .D1(\disp_ctrl/n23636 ), .D0(\disp_ctrl/n12956 ), 
    .B0(\power_pos_x[9] ), .CIN0(\disp_ctrl/n12956 ), 
    .CIN1(\disp_ctrl/n23636 ), .F0(\p_powerup_N_926[9] ), 
    .F1(\p_powerup_N_926[10] ), .COUT0(\disp_ctrl/n23636 ));
  SLICE_110 SLICE_110( .D1(\disp_ctrl/n23837 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[9] ), .D0(\disp_ctrl/n12819 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[8] ), .CIN0(\disp_ctrl/n12819 ), 
    .CIN1(\disp_ctrl/n23837 ), .F0(\disp_ctrl/p_padA_s_N_819[8] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[9] ), .COUT0(\disp_ctrl/n23837 ));
  SLICE_111 SLICE_111( .D1(\disp_ctrl/n23633 ), .B1(\power_pos_x[8] ), 
    .D0(\disp_ctrl/n12954 ), .B0(\power_pos_x[7] ), .CIN0(\disp_ctrl/n12954 ), 
    .CIN1(\disp_ctrl/n23633 ), .F0(\p_powerup_N_926[7] ), 
    .F1(\p_powerup_N_926[8] ), .COUT1(\disp_ctrl/n12956 ), 
    .COUT0(\disp_ctrl/n23633 ));
  SLICE_112 SLICE_112( .D1(\disp_ctrl/n23834 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[7] ), .D0(\disp_ctrl/n12817 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[6] ), .CIN0(\disp_ctrl/n12817 ), 
    .CIN1(\disp_ctrl/n23834 ), .F0(\disp_ctrl/p_padA_s_N_819[6] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[7] ), .COUT1(\disp_ctrl/n12819 ), 
    .COUT0(\disp_ctrl/n23834 ));
  SLICE_113 SLICE_113( .D1(\disp_ctrl/n23630 ), .B1(\power_pos_x[6] ), 
    .D0(\disp_ctrl/n12952 ), .B0(\power_pos_x[5] ), .CIN0(\disp_ctrl/n12952 ), 
    .CIN1(\disp_ctrl/n23630 ), .F0(\p_powerup_N_926[5] ), 
    .F1(\p_powerup_N_926[6] ), .COUT1(\disp_ctrl/n12954 ), 
    .COUT0(\disp_ctrl/n23630 ));
  SLICE_114 SLICE_114( .D1(\disp_ctrl/n23627 ), .C1(\j06_pad.vcc ), 
    .B1(\power_pos_x[4] ), .D0(\disp_ctrl/n12950 ), .B0(\power_pos_x[3] ), 
    .CIN0(\disp_ctrl/n12950 ), .CIN1(\disp_ctrl/n23627 ), 
    .F0(\p_powerup_N_926[3] ), .F1(\p_powerup_N_926[4] ), 
    .COUT1(\disp_ctrl/n12952 ), .COUT0(\disp_ctrl/n23627 ));
  SLICE_115 SLICE_115( .D1(\disp_ctrl/n23624 ), .B1(\power_pos_x[2] ), 
    .D0(\disp_ctrl/n12948 ), .B0(\power_pos_x[1] ), .CIN0(\disp_ctrl/n12948 ), 
    .CIN1(\disp_ctrl/n23624 ), .F0(\p_powerup_N_926[1] ), 
    .F1(\p_powerup_N_926[2] ), .COUT1(\disp_ctrl/n12950 ), 
    .COUT0(\disp_ctrl/n23624 ));
  SLICE_116 SLICE_116( .D1(\disp_ctrl/n23621 ), .C1(\j06_pad.vcc ), 
    .B1(\power_pos_x[0] ), .CIN1(\disp_ctrl/n23621 ), 
    .F1(\p_powerup_N_926[0] ), .COUT1(\disp_ctrl/n12948 ), 
    .COUT0(\disp_ctrl/n23621 ));
  SLICE_117 SLICE_117( .D1(\disp_ctrl/n23924 ), .D0(\disp_ctrl/n12945 ), 
    .B0(\y_ball[9] ), .CIN0(\disp_ctrl/n12945 ), .CIN1(\disp_ctrl/n23924 ), 
    .F0(\disp_ctrl/p_ball_s1_N_686[9] ), .COUT0(\disp_ctrl/n23924 ));
  SLICE_118 SLICE_118( .D1(\disp_ctrl/n23831 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[5] ), .D0(\disp_ctrl/n12815 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[4] ), .CIN0(\disp_ctrl/n12815 ), 
    .CIN1(\disp_ctrl/n23831 ), .F0(\disp_ctrl/p_padA_s_N_819[4] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[5] ), .COUT1(\disp_ctrl/n12817 ), 
    .COUT0(\disp_ctrl/n23831 ));
  SLICE_119 SLICE_119( .D1(\disp_ctrl/n23921 ), .B1(\y_ball[8] ), 
    .D0(\disp_ctrl/n12943 ), .B0(\y_ball[7] ), .CIN0(\disp_ctrl/n12943 ), 
    .CIN1(\disp_ctrl/n23921 ), .F0(\disp_ctrl/p_ball_s1_N_686[7] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[8] ), .COUT1(\disp_ctrl/n12945 ), 
    .COUT0(\disp_ctrl/n23921 ));
  SLICE_120 SLICE_120( .D1(\disp_ctrl/n23918 ), .B1(\y_ball[6] ), 
    .D0(\disp_ctrl/n12941 ), .B0(\y_ball[5] ), .CIN0(\disp_ctrl/n12941 ), 
    .CIN1(\disp_ctrl/n23918 ), .F0(\disp_ctrl/p_ball_s1_N_686[5] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[6] ), .COUT1(\disp_ctrl/n12943 ), 
    .COUT0(\disp_ctrl/n23918 ));
  SLICE_121 SLICE_121( .D1(\disp_ctrl/n23726 ), .C1(\j06_pad.vcc ), 
    .B1(\x_ball[1] ), .CIN1(\disp_ctrl/n23726 ), .F1(\p_ball_N_195[1] ), 
    .COUT1(\disp_ctrl/n12781 ), .COUT0(\disp_ctrl/n23726 ));
  SLICE_122 SLICE_122( .D1(\disp_ctrl/n23846 ), .D0(\disp_ctrl/n13063 ), 
    .C0(\j06_pad.vcc ), .B0(\p_padA_N_440[9] ), .CIN0(\disp_ctrl/n13063 ), 
    .CIN1(\disp_ctrl/n23846 ), .F0(\disp_ctrl/p_padA_s_N_830[9] ), 
    .COUT0(\disp_ctrl/n23846 ));
  SLICE_123 SLICE_123( .D1(\disp_ctrl/n23828 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[3] ), .D0(\disp_ctrl/n12813 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[2] ), .CIN0(\disp_ctrl/n12813 ), 
    .CIN1(\disp_ctrl/n23828 ), .F0(\disp_ctrl/p_padA_s_N_819[2] ), 
    .F1(\disp_ctrl/p_padA_s_N_819[3] ), .COUT1(\disp_ctrl/n12815 ), 
    .COUT0(\disp_ctrl/n23828 ));
  SLICE_124 SLICE_124( .D1(\disp_ctrl/n23843 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[8] ), .D0(\disp_ctrl/n13061 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[7] ), .CIN0(\disp_ctrl/n13061 ), 
    .CIN1(\disp_ctrl/n23843 ), .F0(\disp_ctrl/p_padA_s_N_830[7] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[8] ), .COUT1(\disp_ctrl/n13063 ), 
    .COUT0(\disp_ctrl/n23843 ));
  SLICE_125 SLICE_125( .D1(\disp_ctrl/n23840 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[6] ), .D0(\disp_ctrl/n13059 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[5] ), .CIN0(\disp_ctrl/n13059 ), 
    .CIN1(\disp_ctrl/n23840 ), .F0(\disp_ctrl/p_padA_s_N_830[5] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[6] ), .COUT1(\disp_ctrl/n13061 ), 
    .COUT0(\disp_ctrl/n23840 ));
  SLICE_126 SLICE_126( .D1(\disp_ctrl/n23915 ), .B1(\y_ball[4] ), 
    .D0(\disp_ctrl/n12939 ), .B0(\y_ball[3] ), .CIN0(\disp_ctrl/n12939 ), 
    .CIN1(\disp_ctrl/n23915 ), .F0(\disp_ctrl/p_ball_s1_N_686[3] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[4] ), .COUT1(\disp_ctrl/n12941 ), 
    .COUT0(\disp_ctrl/n23915 ));
  SLICE_127 SLICE_127( .D1(\disp_ctrl/n23912 ), .B1(\y_ball[2] ), 
    .D0(\disp_ctrl/n12937 ), .B0(\y_ball[1] ), .CIN0(\disp_ctrl/n12937 ), 
    .CIN1(\disp_ctrl/n23912 ), .F0(\disp_ctrl/p_ball_s1_N_686[1] ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[2] ), .COUT1(\disp_ctrl/n12939 ), 
    .COUT0(\disp_ctrl/n23912 ));
  SLICE_128 SLICE_128( .D1(\disp_ctrl/n23693 ), .B1(\y_ball[5] ), 
    .D0(\disp_ctrl/n12792 ), .B0(\y_ball[4] ), .CIN0(\disp_ctrl/n12792 ), 
    .CIN1(\disp_ctrl/n23693 ), .F0(\p_ball_N_229[4] ), .F1(\p_ball_N_229[5] ), 
    .COUT1(\disp_ctrl/n12794 ), .COUT0(\disp_ctrl/n23693 ));
  SLICE_129 SLICE_129( .D1(\disp_ctrl/n23909 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[0] ), .CIN1(\disp_ctrl/n23909 ), 
    .F1(\disp_ctrl/p_ball_s1_N_686[0] ), .COUT1(\disp_ctrl/n12937 ), 
    .COUT0(\disp_ctrl/n23909 ));
  SLICE_130 SLICE_130( .D1(\disp_ctrl/n23825 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[1] ), .CIN1(\disp_ctrl/n23825 ), 
    .F1(\disp_ctrl/p_padA_s_N_819[1] ), .COUT1(\disp_ctrl/n12813 ), 
    .COUT0(\disp_ctrl/n23825 ));
  SLICE_131 SLICE_131( .D1(\disp_ctrl/n23711 ), .D0(\disp_ctrl/n12934 ), 
    .C0(\j06_pad.vcc ), .B0(\x_ball[9] ), .CIN0(\disp_ctrl/n12934 ), 
    .CIN1(\disp_ctrl/n23711 ), .F0(\disp_ctrl/p_ball_s1_N_675[9] ), 
    .COUT0(\disp_ctrl/n23711 ));
  SLICE_132 SLICE_132( .D1(\disp_ctrl/n23822 ), .C1(\j06_pad.vcc ), 
    .B1(\p_padA_N_440[4] ), .D0(\disp_ctrl/n13057 ), .C0(\j06_pad.vcc ), 
    .B0(\p_padA_N_440[3] ), .CIN0(\disp_ctrl/n13057 ), 
    .CIN1(\disp_ctrl/n23822 ), .F0(\disp_ctrl/p_padA_s_N_830[3] ), 
    .F1(\disp_ctrl/p_padA_s_N_830[4] ), .COUT1(\disp_ctrl/n13059 ), 
    .COUT0(\disp_ctrl/n23822 ));
  SLICE_133 SLICE_133( .DI0(\vga_ctrl/n45[9] ), .D1(\vga_ctrl/n24203 ), 
    .D0(\vga_ctrl/n13085 ), .C0(\ypix[9] ), .CE(\vga_ctrl/n4348 ), 
    .LSR(\vga_ctrl/n4474 ), .CLK(clk), .CIN0(\vga_ctrl/n13085 ), 
    .CIN1(\vga_ctrl/n24203 ), .Q0(\ypix[9] ), .F0(\vga_ctrl/n45[9] ), 
    .COUT0(\vga_ctrl/n24203 ));
  SLICE_134 SLICE_134( .DI1(\vga_ctrl/n45[8] ), .DI0(\vga_ctrl/n45[7] ), 
    .D1(\vga_ctrl/n24200 ), .C1(\ypix[8] ), .D0(\vga_ctrl/n13083 ), 
    .C0(\ypix[7] ), .CE(\vga_ctrl/n4348 ), .LSR(\vga_ctrl/n4474 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13083 ), .CIN1(\vga_ctrl/n24200 ), .Q0(\ypix[7] ), 
    .Q1(\ypix[8] ), .F0(\vga_ctrl/n45[7] ), .F1(\vga_ctrl/n45[8] ), 
    .COUT1(\vga_ctrl/n13085 ), .COUT0(\vga_ctrl/n24200 ));
  SLICE_135 SLICE_135( .DI1(\vga_ctrl/n45[6] ), .DI0(\vga_ctrl/n45[5] ), 
    .D1(\vga_ctrl/n24197 ), .C1(\ypix[6] ), .D0(\vga_ctrl/n13081 ), 
    .C0(\ypix[5] ), .CE(\vga_ctrl/n4348 ), .LSR(\vga_ctrl/n4474 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13081 ), .CIN1(\vga_ctrl/n24197 ), .Q0(\ypix[5] ), 
    .Q1(\ypix[6] ), .F0(\vga_ctrl/n45[5] ), .F1(\vga_ctrl/n45[6] ), 
    .COUT1(\vga_ctrl/n13083 ), .COUT0(\vga_ctrl/n24197 ));
  SLICE_136 SLICE_136( .DI1(\vga_ctrl/n45[4] ), .DI0(\vga_ctrl/n45[3] ), 
    .D1(\vga_ctrl/n24194 ), .C1(\ypix[4] ), .D0(\vga_ctrl/n13079 ), 
    .C0(\ypix[3] ), .CE(\vga_ctrl/n4348 ), .LSR(\vga_ctrl/n4474 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13079 ), .CIN1(\vga_ctrl/n24194 ), .Q0(\ypix[3] ), 
    .Q1(\ypix[4] ), .F0(\vga_ctrl/n45[3] ), .F1(\vga_ctrl/n45[4] ), 
    .COUT1(\vga_ctrl/n13081 ), .COUT0(\vga_ctrl/n24194 ));
  SLICE_137 SLICE_137( .DI1(\vga_ctrl/n45[2] ), .DI0(\vga_ctrl/n45[1] ), 
    .D1(\vga_ctrl/n24191 ), .C1(\ypix[2] ), .D0(\vga_ctrl/n13077 ), 
    .C0(\ypix[1] ), .CE(\vga_ctrl/n4348 ), .LSR(\vga_ctrl/n4474 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13077 ), .CIN1(\vga_ctrl/n24191 ), .Q0(\ypix[1] ), 
    .Q1(\ypix[2] ), .F0(\vga_ctrl/n45[1] ), .F1(\vga_ctrl/n45[2] ), 
    .COUT1(\vga_ctrl/n13079 ), .COUT0(\vga_ctrl/n24191 ));
  SLICE_138 SLICE_138( .DI1(\vga_ctrl/n45[0] ), .D1(\vga_ctrl/n24113 ), 
    .C1(\ypix[0] ), .B1(\j06_pad.vcc ), .CE(\vga_ctrl/n4348 ), 
    .LSR(\vga_ctrl/n4474 ), .CLK(clk), .CIN1(\vga_ctrl/n24113 ), 
    .Q1(\ypix[0] ), .F1(\vga_ctrl/n45[0] ), .COUT1(\vga_ctrl/n13077 ), 
    .COUT0(\vga_ctrl/n24113 ));
  SLICE_139 SLICE_139( .DI0(\vga_ctrl/n45_adj_2162[9] ), 
    .D1(\vga_ctrl/n24230 ), .D0(\vga_ctrl/n13074 ), .C0(\xpix[9] ), 
    .LSR(\vga_ctrl/n4429 ), .CLK(clk), .CIN0(\vga_ctrl/n13074 ), 
    .CIN1(\vga_ctrl/n24230 ), .Q0(\xpix[9] ), .F0(\vga_ctrl/n45_adj_2162[9] ), 
    .COUT0(\vga_ctrl/n24230 ));
  SLICE_140 SLICE_140( .DI1(\vga_ctrl/n45_adj_2162[8] ), 
    .DI0(\vga_ctrl/n45_adj_2162[7] ), .D1(\vga_ctrl/n24227 ), .C1(\xpix[8] ), 
    .D0(\vga_ctrl/n13072 ), .C0(\xpix[7] ), .LSR(\vga_ctrl/n4429 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13072 ), .CIN1(\vga_ctrl/n24227 ), .Q0(\xpix[7] ), 
    .Q1(\xpix[8] ), .F0(\vga_ctrl/n45_adj_2162[7] ), 
    .F1(\vga_ctrl/n45_adj_2162[8] ), .COUT1(\vga_ctrl/n13074 ), 
    .COUT0(\vga_ctrl/n24227 ));
  SLICE_141 SLICE_141( .DI1(\vga_ctrl/n45_adj_2162[6] ), 
    .DI0(\vga_ctrl/n45_adj_2162[5] ), .D1(\vga_ctrl/n24224 ), .C1(\xpix[6] ), 
    .D0(\vga_ctrl/n13070 ), .C0(\xpix[5] ), .LSR(\vga_ctrl/n4429 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13070 ), .CIN1(\vga_ctrl/n24224 ), .Q0(\xpix[5] ), 
    .Q1(\xpix[6] ), .F0(\vga_ctrl/n45_adj_2162[5] ), 
    .F1(\vga_ctrl/n45_adj_2162[6] ), .COUT1(\vga_ctrl/n13072 ), 
    .COUT0(\vga_ctrl/n24224 ));
  SLICE_142 SLICE_142( .DI1(\vga_ctrl/n45_adj_2162[4] ), 
    .DI0(\vga_ctrl/n45_adj_2162[3] ), .D1(\vga_ctrl/n24221 ), .C1(\xpix[4] ), 
    .D0(\vga_ctrl/n13068 ), .C0(\xpix[3] ), .LSR(\vga_ctrl/n4429 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13068 ), .CIN1(\vga_ctrl/n24221 ), .Q0(\xpix[3] ), 
    .Q1(\xpix[4] ), .F0(\vga_ctrl/n45_adj_2162[3] ), 
    .F1(\vga_ctrl/n45_adj_2162[4] ), .COUT1(\vga_ctrl/n13070 ), 
    .COUT0(\vga_ctrl/n24221 ));
  SLICE_143 SLICE_143( .DI1(\vga_ctrl/n45_adj_2162[2] ), 
    .DI0(\vga_ctrl/n45_adj_2162[1] ), .D1(\vga_ctrl/n24218 ), .C1(\xpix[2] ), 
    .D0(\vga_ctrl/n13066 ), .C0(\xpix[1] ), .LSR(\vga_ctrl/n4429 ), .CLK(clk), 
    .CIN0(\vga_ctrl/n13066 ), .CIN1(\vga_ctrl/n24218 ), .Q0(\xpix[1] ), 
    .Q1(\xpix[2] ), .F0(\vga_ctrl/n45_adj_2162[1] ), 
    .F1(\vga_ctrl/n45_adj_2162[2] ), .COUT1(\vga_ctrl/n13068 ), 
    .COUT0(\vga_ctrl/n24218 ));
  SLICE_144 SLICE_144( .DI1(\vga_ctrl/n45_adj_2162[0] ), 
    .D1(\vga_ctrl/n24215 ), .C1(\xpix[0] ), .B1(\j06_pad.vcc ), 
    .LSR(\vga_ctrl/n4429 ), .CLK(clk), .CIN1(\vga_ctrl/n24215 ), 
    .Q1(\xpix[0] ), .F1(\vga_ctrl/n45_adj_2162[0] ), .COUT1(\vga_ctrl/n13066 ), 
    .COUT0(\vga_ctrl/n24215 ));
  SLICE_145 SLICE_145( .D1(\col_ctrl/n23651 ), .B1(\y_padB[9] ), 
    .D0(\col_ctrl/n13018 ), .B0(\y_padB[8] ), .CIN0(\col_ctrl/n13018 ), 
    .CIN1(\col_ctrl/n23651 ), .F0(\power_en_N_1855[8] ), 
    .F1(\power_en_N_1855[9] ), .COUT1(\power_en_N_1855[10] ), 
    .COUT0(\col_ctrl/n23651 ));
  SLICE_146 SLICE_146( .D1(\col_ctrl/n23648 ), .C1(\col_ctrl/n1083[7] ), 
    .B1(\y_padB[7] ), .D0(\col_ctrl/n13016 ), .C0(\col_ctrl/n1083[6] ), 
    .B0(\y_padB[6] ), .CIN0(\col_ctrl/n13016 ), .CIN1(\col_ctrl/n23648 ), 
    .F0(\power_en_N_1855[6] ), .F1(\power_en_N_1855[7] ), 
    .COUT1(\col_ctrl/n13018 ), .COUT0(\col_ctrl/n23648 ));
  SLICE_147 SLICE_147( .D1(\col_ctrl/n23645 ), .C1(\col_ctrl/n1083[5] ), 
    .B1(\y_padB[5] ), .D0(\col_ctrl/n13014 ), .C0(\col_ctrl/n1083[4] ), 
    .B0(\y_padB[4] ), .CIN0(\col_ctrl/n13014 ), .CIN1(\col_ctrl/n23645 ), 
    .F0(\power_en_N_1855[4] ), .F1(\power_en_N_1855[5] ), 
    .COUT1(\col_ctrl/n13016 ), .COUT0(\col_ctrl/n23645 ));
  SLICE_148 SLICE_148( .D1(\col_ctrl/n23642 ), .B1(\y_padB[3] ), 
    .D0(\col_ctrl/n13012 ), .C0(\j06_pad.vcc ), .B0(\y_padB[2] ), 
    .CIN0(\col_ctrl/n13012 ), .CIN1(\col_ctrl/n23642 ), 
    .F0(\power_en_N_1855[2] ), .F1(\power_en_N_1855[3] ), 
    .COUT1(\col_ctrl/n13014 ), .COUT0(\col_ctrl/n23642 ));
  SLICE_149 SLICE_149( .D1(\col_ctrl/n23639 ), .C1(\col_ctrl/n1083[1] ), 
    .B1(\y_padB[1] ), .CIN1(\col_ctrl/n23639 ), .F1(\power_en_N_1855[1] ), 
    .COUT1(\col_ctrl/n13012 ), .COUT0(\col_ctrl/n23639 ));
  SLICE_150 SLICE_150( .DI0(\col_ctrl/n62_adj_2138[10] ), 
    .D1(\col_ctrl/n24188 ), .D0(\col_ctrl/n12842 ), .C0(\col_ctrl/n656 ), 
    .B0(\y_padB[9] ), .CE(\col_ctrl/n4327 ), .LSR(\col_ctrl/n4508 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12842 ), .CIN1(\col_ctrl/n24188 ), .Q0(\y_padB[9] ), 
    .F0(\col_ctrl/n62_adj_2138[10] ), .COUT0(\col_ctrl/n24188 ));
  SLICE_151 SLICE_151( .D1(\col_ctrl/n24143 ), .D0(\col_ctrl/n13180 ), 
    .C0(\col_ctrl/n1248 ), .B0(\power_pos_x[9] ), .CIN0(\col_ctrl/n13180 ), 
    .CIN1(\col_ctrl/n24143 ), .F0(\col_ctrl/n62_adj_2136[10] ), 
    .COUT0(\col_ctrl/n24143 ));
  SLICE_152 SLICE_152( .D1(\col_ctrl/n24128 ), .C1(\col_ctrl/n1248 ), 
    .B1(\power_pos_x[8] ), .D0(\col_ctrl/n13178 ), .C0(\col_ctrl/n1248 ), 
    .B0(\power_pos_x[7] ), .CIN0(\col_ctrl/n13178 ), .CIN1(\col_ctrl/n24128 ), 
    .F0(\col_ctrl/n62_adj_2136[8] ), .F1(\col_ctrl/n62_adj_2136[9] ), 
    .COUT1(\col_ctrl/n13180 ), .COUT0(\col_ctrl/n24128 ));
  SLICE_153 SLICE_153( .D1(\col_ctrl/n24125 ), .C1(\col_ctrl/n1248 ), 
    .B1(\power_pos_x[6] ), .D0(\col_ctrl/n13176 ), .C0(\col_ctrl/n1248 ), 
    .B0(\power_pos_x[5] ), .CIN0(\col_ctrl/n13176 ), .CIN1(\col_ctrl/n24125 ), 
    .F0(\col_ctrl/n62_adj_2136[6] ), .F1(\col_ctrl/n62_adj_2136[7] ), 
    .COUT1(\col_ctrl/n13178 ), .COUT0(\col_ctrl/n24125 ));
  SLICE_154 SLICE_154( .D1(\col_ctrl/n24122 ), .C1(\col_ctrl/n1248 ), 
    .B1(\power_pos_x[4] ), .D0(\col_ctrl/n13174 ), .C0(\col_ctrl/n1248 ), 
    .B0(\power_pos_x[3] ), .CIN0(\col_ctrl/n13174 ), .CIN1(\col_ctrl/n24122 ), 
    .F0(\col_ctrl/n62_adj_2136[4] ), .F1(\col_ctrl/n62_adj_2136[5] ), 
    .COUT1(\col_ctrl/n13176 ), .COUT0(\col_ctrl/n24122 ));
  SLICE_155 SLICE_155( .DI1(\col_ctrl/n62_adj_2138[9] ), 
    .D1(\col_ctrl/n24185 ), .C1(\col_ctrl/n656 ), .B1(\y_padB[8] ), 
    .D0(\col_ctrl/n12840 ), .C0(\col_ctrl/n656 ), .B0(\y_padB[7] ), 
    .CE(\col_ctrl/n4327 ), .LSR(\col_ctrl/n4508 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12840 ), .CIN1(\col_ctrl/n24185 ), .Q1(\y_padB[8] ), 
    .F0(\col_ctrl/n62_adj_2138[8] ), .F1(\col_ctrl/n62_adj_2138[9] ), 
    .COUT1(\col_ctrl/n12842 ), .COUT0(\col_ctrl/n24185 ));
  SLICE_156 SLICE_156( .DI0(\col_ctrl/n62_adj_2138[6] ), 
    .D1(\col_ctrl/n24182 ), .C1(\col_ctrl/n656 ), .B1(\y_padB[6] ), 
    .D0(\col_ctrl/n12838 ), .C0(\col_ctrl/n656 ), .B0(\y_padB[5] ), 
    .CE(\col_ctrl/n4327 ), .LSR(\col_ctrl/n4508 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12838 ), .CIN1(\col_ctrl/n24182 ), .Q0(\y_padB[5] ), 
    .F0(\col_ctrl/n62_adj_2138[6] ), .F1(\col_ctrl/n62_adj_2138[7] ), 
    .COUT1(\col_ctrl/n12840 ), .COUT0(\col_ctrl/n24182 ));
  SLICE_157 SLICE_157( .D1(\col_ctrl/n24119 ), .C1(\col_ctrl/n1248 ), 
    .B1(\power_pos_x[2] ), .D0(\col_ctrl/n13172 ), .C0(\col_ctrl/n1248 ), 
    .B0(\power_pos_x[1] ), .CIN0(\col_ctrl/n13172 ), .CIN1(\col_ctrl/n24119 ), 
    .F0(\col_ctrl/n62_adj_2136[2] ), .F1(\col_ctrl/n62_adj_2136[3] ), 
    .COUT1(\col_ctrl/n13174 ), .COUT0(\col_ctrl/n24119 ));
  SLICE_158 SLICE_158( .D1(\col_ctrl/n24116 ), .C1(\col_ctrl/power_dir ), 
    .B1(\power_pos_x[0] ), .B0(\col_ctrl/n1248 ), .CIN1(\col_ctrl/n24116 ), 
    .F1(\col_ctrl/n62_adj_2136[1] ), .COUT1(\col_ctrl/n13172 ), 
    .COUT0(\col_ctrl/n24116 ));
  SLICE_159 SLICE_159( .DI0(\col_ctrl/n62[10] ), .D1(\col_ctrl/n24104 ), 
    .D0(\col_ctrl/n13169 ), .C0(\col_ctrl/n562 ), .B0(\x_ball[9] ), 
    .CE(game_en), .LSR(\col_ctrl/n4388 ), .CLK(clk), .CIN0(\col_ctrl/n13169 ), 
    .CIN1(\col_ctrl/n24104 ), .Q0(\x_ball[9] ), .F0(\col_ctrl/n62[10] ), 
    .COUT0(\col_ctrl/n24104 ));
  SLICE_160 SLICE_160( .DI1(\col_ctrl/n62[9] ), .DI0(\col_ctrl/n62[8] ), 
    .D1(\col_ctrl/n24101 ), .C1(\col_ctrl/n562 ), .B1(\x_ball[8] ), 
    .D0(\col_ctrl/n13167 ), .C0(\col_ctrl/n562 ), .B0(\x_ball[7] ), 
    .CE(game_en), .LSR(\col_ctrl/n4388 ), .CLK(clk), .CIN0(\col_ctrl/n13167 ), 
    .CIN1(\col_ctrl/n24101 ), .Q0(\x_ball[7] ), .Q1(\x_ball[8] ), 
    .F0(\col_ctrl/n62[8] ), .F1(\col_ctrl/n62[9] ), .COUT1(\col_ctrl/n13169 ), 
    .COUT0(\col_ctrl/n24101 ));
  SLICE_161 SLICE_161( .DI1(\col_ctrl/n62[7] ), .DI0(\col_ctrl/n62[6] ), 
    .D1(\col_ctrl/n24098 ), .C1(\col_ctrl/n562 ), .B1(\x_ball[6] ), 
    .D0(\col_ctrl/n13165 ), .C0(\col_ctrl/n562 ), .B0(\x_ball[5] ), 
    .CE(game_en), .LSR(\col_ctrl/n4388 ), .CLK(clk), .CIN0(\col_ctrl/n13165 ), 
    .CIN1(\col_ctrl/n24098 ), .Q0(\x_ball[5] ), .Q1(\x_ball[6] ), 
    .F0(\col_ctrl/n62[6] ), .F1(\col_ctrl/n62[7] ), .COUT1(\col_ctrl/n13167 ), 
    .COUT0(\col_ctrl/n24098 ));
  SLICE_162 SLICE_162( .DI1(\col_ctrl/n62[5] ), .DI0(\col_ctrl/n62[4] ), 
    .D1(\col_ctrl/n24095 ), .C1(\col_ctrl/n562 ), .B1(\x_ball[4] ), 
    .D0(\col_ctrl/n13163 ), .C0(\col_ctrl/n562 ), .B0(\x_ball[3] ), 
    .CE(game_en), .LSR(\col_ctrl/n4388 ), .CLK(clk), .CIN0(\col_ctrl/n13163 ), 
    .CIN1(\col_ctrl/n24095 ), .Q0(\x_ball[3] ), .Q1(\x_ball[4] ), 
    .F0(\col_ctrl/n62[4] ), .F1(\col_ctrl/n62[5] ), .COUT1(\col_ctrl/n13165 ), 
    .COUT0(\col_ctrl/n24095 ));
  SLICE_163 SLICE_163( .DI1(\col_ctrl/n62[3] ), .DI0(\col_ctrl/n62[2] ), 
    .D1(\col_ctrl/n24092 ), .C1(\col_ctrl/n562 ), .B1(\x_ball[2] ), 
    .D0(\col_ctrl/n13161 ), .C0(\col_ctrl/n1370[1] ), .B0(\x_ball[1] ), 
    .CE(game_en), .LSR(\col_ctrl/n4388 ), .CLK(clk), .CIN0(\col_ctrl/n13161 ), 
    .CIN1(\col_ctrl/n24092 ), .Q0(\x_ball[1] ), .Q1(\x_ball[2] ), 
    .F0(\col_ctrl/n62[2] ), .F1(\col_ctrl/n62[3] ), .COUT1(\col_ctrl/n13163 ), 
    .COUT0(\col_ctrl/n24092 ));
  SLICE_164 SLICE_164( .DI1(\col_ctrl/n62[1] ), .D1(\col_ctrl/n24089 ), 
    .C1(\col_ctrl/n1370[0] ), .B1(\x_ball[0] ), .B0(\col_ctrl/n562 ), 
    .CE(game_en), .LSR(\col_ctrl/n4388 ), .CLK(clk), .CIN1(\col_ctrl/n24089 ), 
    .Q1(\x_ball[0] ), .F1(\col_ctrl/n62[1] ), .COUT1(\col_ctrl/n13161 ), 
    .COUT0(\col_ctrl/n24089 ));
  SLICE_165 SLICE_165( .DI1(\col_ctrl/n65[14] ), .DI0(\col_ctrl/n65[13] ), 
    .D1(\col_ctrl/n24212 ), .C1(\col_ctrl/powercount[14] ), 
    .D0(\col_ctrl/n13157 ), .C0(\col_ctrl/powercount[13] ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13157 ), 
    .CIN1(\col_ctrl/n24212 ), .Q0(\col_ctrl/powercount[13] ), 
    .Q1(\col_ctrl/powercount[14] ), .F0(\col_ctrl/n65[13] ), 
    .F1(\col_ctrl/n65[14] ), .COUT0(\col_ctrl/n24212 ));
  SLICE_166 SLICE_166( .DI1(\col_ctrl/n52[8] ), .DI0(\col_ctrl/n52[7] ), 
    .D1(\col_ctrl/n24083 ), .C1(\col_ctrl/n607 ), .B1(\y_ball[9] ), 
    .D0(\col_ctrl/n12987 ), .C0(\col_ctrl/n607 ), .B0(\y_ball[8] ), 
    .CE(\col_ctrl/n4321 ), .LSR(\col_ctrl/n4536 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12987 ), .CIN1(\col_ctrl/n24083 ), .Q0(\y_ball[8] ), 
    .Q1(\y_ball[9] ), .F0(\col_ctrl/n52[7] ), .F1(\col_ctrl/n52[8] ), 
    .COUT0(\col_ctrl/n24083 ));
  SLICE_167 SLICE_167( .DI1(\col_ctrl/n65[12] ), .DI0(\col_ctrl/n65[11] ), 
    .D1(\col_ctrl/n24209 ), .C1(\col_ctrl/powercount[12] ), 
    .D0(\col_ctrl/n13155 ), .C0(\col_ctrl/powercount[11] ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13155 ), 
    .CIN1(\col_ctrl/n24209 ), .Q0(\col_ctrl/powercount[11] ), 
    .Q1(\col_ctrl/powercount[12] ), .F0(\col_ctrl/n65[11] ), 
    .F1(\col_ctrl/n65[12] ), .COUT1(\col_ctrl/n13157 ), 
    .COUT0(\col_ctrl/n24209 ));
  SLICE_168 SLICE_168( .D1(\col_ctrl/n24080 ), .C1(\col_ctrl/n607 ), 
    .B1(\y_ball[7] ), .D0(\col_ctrl/n12985 ), .C0(\col_ctrl/n607 ), 
    .B0(\y_ball[6] ), .CIN0(\col_ctrl/n12985 ), .CIN1(\col_ctrl/n24080 ), 
    .F0(\col_ctrl/n52[5] ), .F1(\col_ctrl/n52[6] ), .COUT1(\col_ctrl/n12987 ), 
    .COUT0(\col_ctrl/n24080 ));
  SLICE_169 SLICE_169( .DI1(\col_ctrl/n65[10] ), .DI0(\col_ctrl/n65[9] ), 
    .D1(\col_ctrl/n24206 ), .C1(\col_ctrl/powercount[10] ), 
    .D0(\col_ctrl/n13153 ), .C0(\col_ctrl/powercount[9] ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13153 ), 
    .CIN1(\col_ctrl/n24206 ), .Q0(\col_ctrl/powercount[9] ), 
    .Q1(\col_ctrl/powercount[10] ), .F0(\col_ctrl/n65[9] ), 
    .F1(\col_ctrl/n65[10] ), .COUT1(\col_ctrl/n13155 ), 
    .COUT0(\col_ctrl/n24206 ));
  SLICE_170 SLICE_170( .DI1(\col_ctrl/n62_adj_2138[5] ), 
    .D1(\col_ctrl/n24179 ), .C1(\col_ctrl/n656 ), .B1(\y_padB[4] ), 
    .D0(\col_ctrl/n12836 ), .C0(\col_ctrl/n656 ), .B0(\y_padB[3] ), 
    .CE(\col_ctrl/n4327 ), .LSR(\col_ctrl/n4508 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12836 ), .CIN1(\col_ctrl/n24179 ), .Q1(\y_padB[4] ), 
    .F0(\col_ctrl/n62_adj_2138[4] ), .F1(\col_ctrl/n62_adj_2138[5] ), 
    .COUT1(\col_ctrl/n12838 ), .COUT0(\col_ctrl/n24179 ));
  SLICE_171 SLICE_171( .DI1(\col_ctrl/n62_adj_2138[3] ), 
    .DI0(\col_ctrl/n62_adj_2138[2] ), .D1(\col_ctrl/n24176 ), 
    .C1(\col_ctrl/n656 ), .B1(\y_padB[2] ), .D0(\col_ctrl/n12834 ), 
    .C0(\col_ctrl/n1206 ), .B0(\y_padB[1] ), .CE(\col_ctrl/n4327 ), 
    .LSR(\col_ctrl/n4508 ), .CLK(clk), .CIN0(\col_ctrl/n12834 ), 
    .CIN1(\col_ctrl/n24176 ), .Q0(\y_padB[1] ), .Q1(\y_padB[2] ), 
    .F0(\col_ctrl/n62_adj_2138[2] ), .F1(\col_ctrl/n62_adj_2138[3] ), 
    .COUT1(\col_ctrl/n12836 ), .COUT0(\col_ctrl/n24176 ));
  SLICE_172 SLICE_172( .DI1(\col_ctrl/n65[8] ), .DI0(\col_ctrl/n65[7] ), 
    .D1(\col_ctrl/n24110 ), .C1(\col_ctrl/powercount[8] ), 
    .D0(\col_ctrl/n13151 ), .C0(\col_ctrl/powercount[7] ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13151 ), 
    .CIN1(\col_ctrl/n24110 ), .Q0(\col_ctrl/powercount[7] ), 
    .Q1(\col_ctrl/powercount[8] ), .F0(\col_ctrl/n65[7] ), 
    .F1(\col_ctrl/n65[8] ), .COUT1(\col_ctrl/n13153 ), 
    .COUT0(\col_ctrl/n24110 ));
  SLICE_173 SLICE_173( .DI1(\col_ctrl/n65[6] ), .DI0(\col_ctrl/n65[5] ), 
    .D1(\col_ctrl/n24107 ), .C1(\col_ctrl/powercount[6] ), 
    .D0(\col_ctrl/n13149 ), .C0(\col_ctrl/powercount[5] ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13149 ), 
    .CIN1(\col_ctrl/n24107 ), .Q0(\col_ctrl/powercount[5] ), 
    .Q1(\col_ctrl/powercount[6] ), .F0(\col_ctrl/n65[5] ), 
    .F1(\col_ctrl/n65[6] ), .COUT1(\col_ctrl/n13151 ), 
    .COUT0(\col_ctrl/n24107 ));
  SLICE_174 SLICE_174( .DI1(\col_ctrl/n65[4] ), .DI0(\col_ctrl/n65[3] ), 
    .D1(\col_ctrl/n24086 ), .C1(\col_ctrl/powercount[4] ), 
    .D0(\col_ctrl/n13147 ), .C0(\col_ctrl/n12_adj_2050 ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13147 ), 
    .CIN1(\col_ctrl/n24086 ), .Q0(\col_ctrl/n12_adj_2050 ), 
    .Q1(\col_ctrl/powercount[4] ), .F0(\col_ctrl/n65[3] ), 
    .F1(\col_ctrl/n65[4] ), .COUT1(\col_ctrl/n13149 ), 
    .COUT0(\col_ctrl/n24086 ));
  SLICE_175 SLICE_175( .DI1(\col_ctrl/n65[2] ), .DI0(\col_ctrl/n65[1] ), 
    .D1(\col_ctrl/n24074 ), .C1(\col_ctrl/n13_adj_2049 ), 
    .D0(\col_ctrl/n13145 ), .C0(\col_ctrl/n14 ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN0(\col_ctrl/n13145 ), 
    .CIN1(\col_ctrl/n24074 ), .Q0(\col_ctrl/n14 ), 
    .Q1(\col_ctrl/n13_adj_2049 ), .F0(\col_ctrl/n65[1] ), 
    .F1(\col_ctrl/n65[2] ), .COUT1(\col_ctrl/n13147 ), 
    .COUT0(\col_ctrl/n24074 ));
  SLICE_176 SLICE_176( .DI1(\col_ctrl/n65[0] ), .D1(\col_ctrl/n24032 ), 
    .C1(\col_ctrl/n15 ), .B1(\j06_pad.vcc ), .CE(game_en), 
    .LSR(\col_ctrl/n4393 ), .CLK(clk), .CIN1(\col_ctrl/n24032 ), 
    .Q1(\col_ctrl/n15 ), .F1(\col_ctrl/n65[0] ), .COUT1(\col_ctrl/n13145 ), 
    .COUT0(\col_ctrl/n24032 ));
  SLICE_177 SLICE_177( .DI0(\col_ctrl/n52[3] ), .D1(\col_ctrl/n24041 ), 
    .C1(\col_ctrl/n607 ), .B1(\y_ball[5] ), .D0(\col_ctrl/n12983 ), 
    .C0(\col_ctrl/n607 ), .B0(\y_ball[4] ), .CE(\col_ctrl/n4321 ), 
    .LSR(\col_ctrl/n4536 ), .CLK(clk), .CIN0(\col_ctrl/n12983 ), 
    .CIN1(\col_ctrl/n24041 ), .Q0(\y_ball[4] ), .F0(\col_ctrl/n52[3] ), 
    .F1(\col_ctrl/n52[4] ), .COUT1(\col_ctrl/n12985 ), 
    .COUT0(\col_ctrl/n24041 ));
  SLICE_178 SLICE_178( .DI0(\col_ctrl/n53[11] ), .D1(\col_ctrl/n23993 ), 
    .D0(\col_ctrl/n13142 ), .C0(\col_ctrl/poweroffcount[11] ), 
    .CE(\col_ctrl/n4337 ), .LSR(\col_ctrl/n4408 ), .CLK(clk), 
    .CIN0(\col_ctrl/n13142 ), .CIN1(\col_ctrl/n23993 ), 
    .Q0(\col_ctrl/poweroffcount[11] ), .F0(\col_ctrl/n53[11] ), 
    .COUT0(\col_ctrl/n23993 ));
  SLICE_179 SLICE_179( .DI1(\col_ctrl/n53[10] ), .DI0(\col_ctrl/n53[9] ), 
    .D1(\col_ctrl/n23987 ), .C1(\col_ctrl/poweroffcount[10] ), 
    .D0(\col_ctrl/n13140 ), .C0(\col_ctrl/poweroffcount[9] ), 
    .CE(\col_ctrl/n4337 ), .LSR(\col_ctrl/n4408 ), .CLK(clk), 
    .CIN0(\col_ctrl/n13140 ), .CIN1(\col_ctrl/n23987 ), 
    .Q0(\col_ctrl/poweroffcount[9] ), .Q1(\col_ctrl/poweroffcount[10] ), 
    .F0(\col_ctrl/n53[9] ), .F1(\col_ctrl/n53[10] ), .COUT1(\col_ctrl/n13142 ), 
    .COUT0(\col_ctrl/n23987 ));
  SLICE_180 SLICE_180( .DI0(\col_ctrl/n52[1] ), .D1(\col_ctrl/n24038 ), 
    .C1(\col_ctrl/n607 ), .B1(\y_ball[3] ), .D0(\col_ctrl/n12981 ), 
    .C0(\col_ctrl/n607 ), .B0(\y_ball[2] ), .CE(\col_ctrl/n4321 ), 
    .LSR(\col_ctrl/n4536 ), .CLK(clk), .CIN0(\col_ctrl/n12981 ), 
    .CIN1(\col_ctrl/n24038 ), .Q0(\y_ball[2] ), .F0(\col_ctrl/n52[1] ), 
    .F1(\col_ctrl/n52[2] ), .COUT1(\col_ctrl/n12983 ), 
    .COUT0(\col_ctrl/n24038 ));
  SLICE_181 SLICE_181( .DI1(\col_ctrl/n53[8] ), .DI0(\col_ctrl/n53[7] ), 
    .D1(\col_ctrl/n23618 ), .C1(\col_ctrl/poweroffcount[8] ), 
    .D0(\col_ctrl/n13138 ), .C0(\col_ctrl/poweroffcount[7] ), 
    .CE(\col_ctrl/n4337 ), .LSR(\col_ctrl/n4408 ), .CLK(clk), 
    .CIN0(\col_ctrl/n13138 ), .CIN1(\col_ctrl/n23618 ), 
    .Q0(\col_ctrl/poweroffcount[7] ), .Q1(\col_ctrl/poweroffcount[8] ), 
    .F0(\col_ctrl/n53[7] ), .F1(\col_ctrl/n53[8] ), .COUT1(\col_ctrl/n13140 ), 
    .COUT0(\col_ctrl/n23618 ));
  SLICE_182 SLICE_182( .D1(\col_ctrl/n24035 ), .C1(\j06_pad.vcc ), 
    .B1(\y_ball[1] ), .CIN1(\col_ctrl/n24035 ), .F1(\col_ctrl/n52[0] ), 
    .COUT1(\col_ctrl/n12981 ), .COUT0(\col_ctrl/n24035 ));
  SLICE_183 SLICE_183( .DI1(\col_ctrl/n62_adj_2138[1] ), 
    .D1(\col_ctrl/n24173 ), .C1(\col_ctrl/n1207 ), .B1(\p_padB_N_629[0] ), 
    .B0(\col_ctrl/n656 ), .CE(\col_ctrl/n4327 ), .LSR(\col_ctrl/n4508 ), 
    .CLK(clk), .CIN1(\col_ctrl/n24173 ), .Q1(\p_padB_N_629[0] ), 
    .F1(\col_ctrl/n62_adj_2138[1] ), .COUT1(\col_ctrl/n12834 ), 
    .COUT0(\col_ctrl/n24173 ));
  SLICE_184 SLICE_184( .DI1(\col_ctrl/n53[6] ), .DI0(\col_ctrl/n53[5] ), 
    .D1(\col_ctrl/n23615 ), .C1(\col_ctrl/poweroffcount[6] ), 
    .D0(\col_ctrl/n13136 ), .C0(\col_ctrl/poweroffcount[5] ), 
    .CE(\col_ctrl/n4337 ), .LSR(\col_ctrl/n4408 ), .CLK(clk), 
    .CIN0(\col_ctrl/n13136 ), .CIN1(\col_ctrl/n23615 ), 
    .Q0(\col_ctrl/poweroffcount[5] ), .Q1(\col_ctrl/poweroffcount[6] ), 
    .F0(\col_ctrl/n53[5] ), .F1(\col_ctrl/n53[6] ), .COUT1(\col_ctrl/n13138 ), 
    .COUT0(\col_ctrl/n23615 ));
  SLICE_185 SLICE_185( .DI0(\col_ctrl/n62_adj_2137[10] ), 
    .D1(\col_ctrl/n24170 ), .D0(\col_ctrl/n12831 ), .C0(\col_ctrl/n631 ), 
    .B0(\y_padA[9] ), .CE(\col_ctrl/n4326 ), .LSR(\col_ctrl/n4514 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12831 ), .CIN1(\col_ctrl/n24170 ), .Q0(\y_padA[9] ), 
    .F0(\col_ctrl/n62_adj_2137[10] ), .COUT0(\col_ctrl/n24170 ));
  SLICE_186 SLICE_186( .DI1(\col_ctrl/n53[4] ), .DI0(\col_ctrl/n53[3] ), 
    .D1(\col_ctrl/n23612 ), .C1(\col_ctrl/poweroffcount[4] ), 
    .D0(\col_ctrl/n13134 ), .C0(\col_ctrl/poweroffcount[3] ), 
    .CE(\col_ctrl/n4337 ), .LSR(\col_ctrl/n4408 ), .CLK(clk), 
    .CIN0(\col_ctrl/n13134 ), .CIN1(\col_ctrl/n23612 ), 
    .Q0(\col_ctrl/poweroffcount[3] ), .Q1(\col_ctrl/poweroffcount[4] ), 
    .F0(\col_ctrl/n53[3] ), .F1(\col_ctrl/n53[4] ), .COUT1(\col_ctrl/n13136 ), 
    .COUT0(\col_ctrl/n23612 ));
  SLICE_187 SLICE_187( .D1(\col_ctrl/n23666 ), .B1(\y_padA[9] ), 
    .D0(\col_ctrl/n12889 ), .B0(\y_padA[8] ), .CIN0(\col_ctrl/n12889 ), 
    .CIN1(\col_ctrl/n23666 ), .F0(\power_en_N_1894[8] ), 
    .F1(\power_en_N_1894[9] ), .COUT1(\power_en_N_1894[10] ), 
    .COUT0(\col_ctrl/n23666 ));
  SLICE_188 SLICE_188( .DI1(\col_ctrl/n62_adj_2137[9] ), 
    .D1(\col_ctrl/n24167 ), .C1(\col_ctrl/n631 ), .B1(\y_padA[8] ), 
    .D0(\col_ctrl/n12829 ), .C0(\col_ctrl/n631 ), .B0(\y_padA[7] ), 
    .CE(\col_ctrl/n4326 ), .LSR(\col_ctrl/n4514 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12829 ), .CIN1(\col_ctrl/n24167 ), .Q1(\y_padA[8] ), 
    .F0(\col_ctrl/n62_adj_2137[8] ), .F1(\col_ctrl/n62_adj_2137[9] ), 
    .COUT1(\col_ctrl/n12831 ), .COUT0(\col_ctrl/n24167 ));
  SLICE_189 SLICE_189( .D1(\col_ctrl/n23663 ), .C1(\col_ctrl/n860[7] ), 
    .B1(\y_padA[7] ), .D0(\col_ctrl/n12887 ), .C0(\col_ctrl/n860[6] ), 
    .B0(\y_padA[6] ), .CIN0(\col_ctrl/n12887 ), .CIN1(\col_ctrl/n23663 ), 
    .F0(\power_en_N_1894[6] ), .F1(\power_en_N_1894[7] ), 
    .COUT1(\col_ctrl/n12889 ), .COUT0(\col_ctrl/n23663 ));
  SLICE_190 SLICE_190( .DI1(\col_ctrl/n53[2] ), .DI0(\col_ctrl/n53[1] ), 
    .D1(\col_ctrl/n23609 ), .C1(\col_ctrl/n10_adj_2095 ), 
    .D0(\col_ctrl/n13132 ), .C0(\col_ctrl/n11_adj_2097 ), 
    .CE(\col_ctrl/n4337 ), .LSR(\col_ctrl/n4408 ), .CLK(clk), 
    .CIN0(\col_ctrl/n13132 ), .CIN1(\col_ctrl/n23609 ), 
    .Q0(\col_ctrl/n11_adj_2097 ), .Q1(\col_ctrl/n10_adj_2095 ), 
    .F0(\col_ctrl/n53[1] ), .F1(\col_ctrl/n53[2] ), .COUT1(\col_ctrl/n13134 ), 
    .COUT0(\col_ctrl/n23609 ));
  SLICE_191 SLICE_191( .DI1(\col_ctrl/n53[0] ), .D1(\col_ctrl/n23606 ), 
    .C1(\col_ctrl/n12 ), .B1(\j06_pad.vcc ), .CE(\col_ctrl/n4337 ), 
    .LSR(\col_ctrl/n4408 ), .CLK(clk), .CIN1(\col_ctrl/n23606 ), 
    .Q1(\col_ctrl/n12 ), .F1(\col_ctrl/n53[0] ), .COUT1(\col_ctrl/n13132 ), 
    .COUT0(\col_ctrl/n23606 ));
  SLICE_192 SLICE_192( .D1(\col_ctrl/n23660 ), .C1(\col_ctrl/n860[5] ), 
    .B1(\y_padA[5] ), .D0(\col_ctrl/n12885 ), .C0(\col_ctrl/n860[4] ), 
    .B0(\y_padA[4] ), .CIN0(\col_ctrl/n12885 ), .CIN1(\col_ctrl/n23660 ), 
    .F0(\power_en_N_1894[4] ), .F1(\power_en_N_1894[5] ), 
    .COUT1(\col_ctrl/n12887 ), .COUT0(\col_ctrl/n23660 ));
  SLICE_193 SLICE_193( .D1(\col_ctrl/n23657 ), .B1(\y_padA[3] ), 
    .D0(\col_ctrl/n12883 ), .C0(\j06_pad.vcc ), .B0(\y_padA[2] ), 
    .CIN0(\col_ctrl/n12883 ), .CIN1(\col_ctrl/n23657 ), 
    .F0(\power_en_N_1894[2] ), .F1(\power_en_N_1894[3] ), 
    .COUT1(\col_ctrl/n12885 ), .COUT0(\col_ctrl/n23657 ));
  SLICE_194 SLICE_194( .D1(\col_ctrl/n23654 ), .C1(\col_ctrl/n860[1] ), 
    .B1(\y_padA[1] ), .CIN1(\col_ctrl/n23654 ), .F1(\power_en_N_1894[1] ), 
    .COUT1(\col_ctrl/n12883 ), .COUT0(\col_ctrl/n23654 ));
  SLICE_195 SLICE_195( .DI0(\col_ctrl/n62_adj_2137[6] ), 
    .D1(\col_ctrl/n24164 ), .C1(\col_ctrl/n631 ), .B1(\y_padA[6] ), 
    .D0(\col_ctrl/n12827 ), .C0(\col_ctrl/n631 ), .B0(\y_padA[5] ), 
    .CE(\col_ctrl/n4326 ), .LSR(\col_ctrl/n4514 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12827 ), .CIN1(\col_ctrl/n24164 ), .Q0(\y_padA[5] ), 
    .F0(\col_ctrl/n62_adj_2137[6] ), .F1(\col_ctrl/n62_adj_2137[7] ), 
    .COUT1(\col_ctrl/n12829 ), .COUT0(\col_ctrl/n24164 ));
  SLICE_196 SLICE_196( .DI1(\col_ctrl/n62_adj_2137[5] ), 
    .D1(\col_ctrl/n24152 ), .C1(\col_ctrl/n631 ), .B1(\y_padA[4] ), 
    .D0(\col_ctrl/n12825 ), .C0(\col_ctrl/n631 ), .B0(\y_padA[3] ), 
    .CE(\col_ctrl/n4326 ), .LSR(\col_ctrl/n4514 ), .CLK(clk), 
    .CIN0(\col_ctrl/n12825 ), .CIN1(\col_ctrl/n24152 ), .Q1(\y_padA[4] ), 
    .F0(\col_ctrl/n62_adj_2137[4] ), .F1(\col_ctrl/n62_adj_2137[5] ), 
    .COUT1(\col_ctrl/n12827 ), .COUT0(\col_ctrl/n24152 ));
  SLICE_197 SLICE_197( .DI1(\col_ctrl/n62_adj_2137[3] ), 
    .DI0(\col_ctrl/n62_adj_2137[2] ), .D1(\col_ctrl/n24149 ), 
    .C1(\col_ctrl/n631 ), .B1(\y_padA[2] ), .D0(\col_ctrl/n12823 ), 
    .C0(\col_ctrl/n1227 ), .B0(\y_padA[1] ), .CE(\col_ctrl/n4326 ), 
    .LSR(\col_ctrl/n4514 ), .CLK(clk), .CIN0(\col_ctrl/n12823 ), 
    .CIN1(\col_ctrl/n24149 ), .Q0(\y_padA[1] ), .Q1(\y_padA[2] ), 
    .F0(\col_ctrl/n62_adj_2137[2] ), .F1(\col_ctrl/n62_adj_2137[3] ), 
    .COUT1(\col_ctrl/n12825 ), .COUT0(\col_ctrl/n24149 ));
  SLICE_198 SLICE_198( .DI1(\col_ctrl/n62_adj_2137[1] ), 
    .D1(\col_ctrl/n24146 ), .C1(\col_ctrl/n1228 ), .B1(\p_padA_N_440[0] ), 
    .B0(\col_ctrl/n631 ), .CE(\col_ctrl/n4326 ), .LSR(\col_ctrl/n4514 ), 
    .CLK(clk), .CIN1(\col_ctrl/n24146 ), .Q1(\p_padA_N_440[0] ), 
    .F1(\col_ctrl/n62_adj_2137[1] ), .COUT1(\col_ctrl/n12823 ), 
    .COUT0(\col_ctrl/n24146 ));
  SLICE_199 SLICE_199( .DI1(\rst_gen_inst/n137[8] ), 
    .DI0(\rst_gen_inst/n137[7] ), .D1(\rst_gen_inst/n24005 ), 
    .B1(\rst_gen_inst/rst_cnt[8]_2 ), .D0(\rst_gen_inst/n12851 ), 
    .B0(\rst_gen_inst/rst_cnt[7]_2 ), .CE(\rst_gen_inst/n1925 ), 
    .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), .CLK(clk), 
    .CIN0(\rst_gen_inst/n12851 ), .CIN1(\rst_gen_inst/n24005 ), 
    .Q0(\rst_gen_inst/rst_cnt[7]_2 ), .Q1(\rst_gen_inst/rst_cnt[8]_2 ), 
    .F0(\rst_gen_inst/n137[7] ), .F1(\rst_gen_inst/n137[8] ), 
    .COUT1(\rst_gen_inst/n12853 ), .COUT0(\rst_gen_inst/n24005 ));
  SLICE_200 SLICE_200( .DI1(\rst_gen_inst/n137[6] ), 
    .DI0(\rst_gen_inst/n137[5] ), .D1(\rst_gen_inst/n24002 ), 
    .B1(\rst_gen_inst/rst_cnt[6]_2 ), .D0(\rst_gen_inst/n12849 ), 
    .B0(\rst_gen_inst/rst_cnt[5]_2 ), .CE(\rst_gen_inst/n1925 ), 
    .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), .CLK(clk), 
    .CIN0(\rst_gen_inst/n12849 ), .CIN1(\rst_gen_inst/n24002 ), 
    .Q0(\rst_gen_inst/rst_cnt[5]_2 ), .Q1(\rst_gen_inst/rst_cnt[6]_2 ), 
    .F0(\rst_gen_inst/n137[5] ), .F1(\rst_gen_inst/n137[6] ), 
    .COUT1(\rst_gen_inst/n12851 ), .COUT0(\rst_gen_inst/n24002 ));
  SLICE_201 SLICE_201( .DI1(\rst_gen_inst/n137[4] ), 
    .DI0(\rst_gen_inst/n137[3] ), .D1(\rst_gen_inst/n23999 ), 
    .B1(\rst_gen_inst/rst_cnt[4]_2 ), .D0(\rst_gen_inst/n12847 ), 
    .B0(\rst_gen_inst/rst_cnt[3]_2 ), .CE(\rst_gen_inst/n1925 ), 
    .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), .CLK(clk), 
    .CIN0(\rst_gen_inst/n12847 ), .CIN1(\rst_gen_inst/n23999 ), 
    .Q0(\rst_gen_inst/rst_cnt[3]_2 ), .Q1(\rst_gen_inst/rst_cnt[4]_2 ), 
    .F0(\rst_gen_inst/n137[3] ), .F1(\rst_gen_inst/n137[4] ), 
    .COUT1(\rst_gen_inst/n12849 ), .COUT0(\rst_gen_inst/n23999 ));
  SLICE_202 SLICE_202( .DI1(\rst_gen_inst/n137[2] ), 
    .DI0(\rst_gen_inst/n137[1] ), .D1(\rst_gen_inst/n23996 ), 
    .B1(\rst_cnt[2] ), .D0(\rst_gen_inst/n12845 ), .B0(\rst_cnt[1] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12845 ), .CIN1(\rst_gen_inst/n23996 ), 
    .Q0(\rst_cnt[1] ), .Q1(\rst_cnt[2] ), .F0(\rst_gen_inst/n137[1] ), 
    .F1(\rst_gen_inst/n137[2] ), .COUT1(\rst_gen_inst/n12847 ), 
    .COUT0(\rst_gen_inst/n23996 ));
  SLICE_203 SLICE_203( .DI1(\rst_gen_inst/n137[0] ), 
    .D1(\rst_gen_inst/n23990 ), .C1(lock), .B1(\rst_cnt[0] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN1(\rst_gen_inst/n23990 ), .Q1(\rst_cnt[0] ), 
    .F1(\rst_gen_inst/n137[0] ), .COUT1(\rst_gen_inst/n12845 ), 
    .COUT0(\rst_gen_inst/n23990 ));
  SLICE_204 SLICE_204( .DI0(\rst_gen_inst/n137[25] ), 
    .D1(\rst_gen_inst/n24245 ), .D0(\rst_gen_inst/n12869 ), .B0(\rst_cnt[25] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12869 ), .CIN1(\rst_gen_inst/n24245 ), 
    .Q0(\rst_cnt[25] ), .F0(\rst_gen_inst/n137[25] ), 
    .COUT0(\rst_gen_inst/n24245 ));
  SLICE_205 SLICE_205( .DI1(\rst_gen_inst/n137[24] ), 
    .DI0(\rst_gen_inst/n137[23] ), .D1(\rst_gen_inst/n24029 ), 
    .B1(\rst_cnt[24] ), .D0(\rst_gen_inst/n12867 ), .B0(\rst_cnt[23] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12867 ), .CIN1(\rst_gen_inst/n24029 ), 
    .Q0(\rst_cnt[23] ), .Q1(\rst_cnt[24] ), .F0(\rst_gen_inst/n137[23] ), 
    .F1(\rst_gen_inst/n137[24] ), .COUT1(\rst_gen_inst/n12869 ), 
    .COUT0(\rst_gen_inst/n24029 ));
  SLICE_206 SLICE_206( .DI1(\rst_gen_inst/n137[22] ), 
    .DI0(\rst_gen_inst/n137[21] ), .D1(\rst_gen_inst/n24026 ), 
    .B1(\rst_cnt[22] ), .D0(\rst_gen_inst/n12865 ), .B0(\rst_cnt[21] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12865 ), .CIN1(\rst_gen_inst/n24026 ), 
    .Q0(\rst_cnt[21] ), .Q1(\rst_cnt[22] ), .F0(\rst_gen_inst/n137[21] ), 
    .F1(\rst_gen_inst/n137[22] ), .COUT1(\rst_gen_inst/n12867 ), 
    .COUT0(\rst_gen_inst/n24026 ));
  SLICE_207 SLICE_207( .DI1(\rst_gen_inst/n137[20] ), 
    .DI0(\rst_gen_inst/n137[19] ), .D1(\rst_gen_inst/n24023 ), 
    .B1(\rst_cnt[20] ), .D0(\rst_gen_inst/n12863 ), .B0(\rst_cnt[19] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12863 ), .CIN1(\rst_gen_inst/n24023 ), 
    .Q0(\rst_cnt[19] ), .Q1(\rst_cnt[20] ), .F0(\rst_gen_inst/n137[19] ), 
    .F1(\rst_gen_inst/n137[20] ), .COUT1(\rst_gen_inst/n12865 ), 
    .COUT0(\rst_gen_inst/n24023 ));
  SLICE_208 SLICE_208( .DI1(\rst_gen_inst/n137[18] ), 
    .DI0(\rst_gen_inst/n137[17] ), .D1(\rst_gen_inst/n24020 ), 
    .B1(\rst_cnt[18] ), .D0(\rst_gen_inst/n12861 ), .B0(\rst_cnt[17] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12861 ), .CIN1(\rst_gen_inst/n24020 ), 
    .Q0(\rst_cnt[17] ), .Q1(\rst_cnt[18] ), .F0(\rst_gen_inst/n137[17] ), 
    .F1(\rst_gen_inst/n137[18] ), .COUT1(\rst_gen_inst/n12863 ), 
    .COUT0(\rst_gen_inst/n24020 ));
  SLICE_209 SLICE_209( .DI1(\rst_gen_inst/n137[16] ), 
    .DI0(\rst_gen_inst/n137[15] ), .D1(\rst_gen_inst/n24017 ), 
    .B1(\rst_cnt[16] ), .D0(\rst_gen_inst/n12859 ), .B0(\rst_cnt[15] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12859 ), .CIN1(\rst_gen_inst/n24017 ), 
    .Q0(\rst_cnt[15] ), .Q1(\rst_cnt[16] ), .F0(\rst_gen_inst/n137[15] ), 
    .F1(\rst_gen_inst/n137[16] ), .COUT1(\rst_gen_inst/n12861 ), 
    .COUT0(\rst_gen_inst/n24017 ));
  SLICE_210 SLICE_210( .DI1(\rst_gen_inst/n137[14] ), 
    .DI0(\rst_gen_inst/n137[13] ), .D1(\rst_gen_inst/n24014 ), 
    .B1(\rst_cnt[14] ), .D0(\rst_gen_inst/n12857 ), .B0(\rst_cnt[13] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12857 ), .CIN1(\rst_gen_inst/n24014 ), 
    .Q0(\rst_cnt[13] ), .Q1(\rst_cnt[14] ), .F0(\rst_gen_inst/n137[13] ), 
    .F1(\rst_gen_inst/n137[14] ), .COUT1(\rst_gen_inst/n12859 ), 
    .COUT0(\rst_gen_inst/n24014 ));
  SLICE_211 SLICE_211( .DI1(\rst_gen_inst/n137[12] ), 
    .DI0(\rst_gen_inst/n137[11] ), .D1(\rst_gen_inst/n24011 ), 
    .B1(\rst_cnt[12] ), .D0(\rst_gen_inst/n12855 ), .B0(\rst_cnt[11] ), 
    .CE(\rst_gen_inst/n1925 ), .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .CLK(clk), .CIN0(\rst_gen_inst/n12855 ), .CIN1(\rst_gen_inst/n24011 ), 
    .Q0(\rst_cnt[11] ), .Q1(\rst_cnt[12] ), .F0(\rst_gen_inst/n137[11] ), 
    .F1(\rst_gen_inst/n137[12] ), .COUT1(\rst_gen_inst/n12857 ), 
    .COUT0(\rst_gen_inst/n24011 ));
  SLICE_212 SLICE_212( .DI1(\rst_gen_inst/n137[10] ), 
    .DI0(\rst_gen_inst/n137[9] ), .D1(\rst_gen_inst/n24008 ), 
    .B1(\rst_cnt[10] ), .D0(\rst_gen_inst/n12853 ), 
    .B0(\rst_gen_inst/rst_cnt[9]_2 ), .CE(\rst_gen_inst/n1925 ), 
    .LSR(\rst_gen_inst/rst_cnt_25__N_58 ), .CLK(clk), 
    .CIN0(\rst_gen_inst/n12853 ), .CIN1(\rst_gen_inst/n24008 ), 
    .Q0(\rst_gen_inst/rst_cnt[9]_2 ), .Q1(\rst_cnt[10] ), 
    .F0(\rst_gen_inst/n137[9] ), .F1(\rst_gen_inst/n137[10] ), 
    .COUT1(\rst_gen_inst/n12855 ), .COUT0(\rst_gen_inst/n24008 ));
  SLICE_213 SLICE_213( .DI0(\enable_gen/gmv_flash_N_1239 ), .C0(gmv_flash), 
    .B0(\enable_gen/n8734 ), .CE(\enable_gen/n4334 ), .CLK(clk), 
    .Q0(gmv_flash), .F0(\enable_gen/gmv_flash_N_1239 ));
  SLICE_216 SLICE_216( .DI0(\enable_gen/pause_en_N_1241 ), 
    .D0(pause_pulse_N_1211_c), .CLK(clk), .Q0(\enable_gen/pause_en ), 
    .F0(\enable_gen/pause_en_N_1241 ));
  SLICE_218 SLICE_218( .DI0(\vga_ctrl/rgb_2__N_106[0] ), .D0(altcol_N_141), 
    .B0(pixval_N_139), .A0(p_powerup), .LSR(\vga_ctrl/n3352 ), .CLK(clk), 
    .Q0(j04_c), .F0(\vga_ctrl/rgb_2__N_106[0] ));
  SLICE_221 SLICE_221( .DI0(pixval), .D0(altcol_N_141), .C0(pixval_N_139), 
    .A0(p_powerup), .LSR(\vga_ctrl/n3353 ), .CLK(clk), .Q0(j02_c), .F0(pixval));
  SLICE_222 SLICE_222( .DI1(\col_ctrl/n16168 ), .DI0(\col_ctrl/n16260 ), 
    .D1(\power_type[1] ), .C1(\power_type[0] ), .B1(power_spawn), 
    .C0(\power_type[1] ), .B0(\power_type[0] ), .A0(power_spawn), 
    .CE(\col_ctrl/n780 ), .LSR(n1953), .CLK(clk), .Q0(\power_type[0] ), 
    .Q1(\power_type[1] ), .F0(\col_ctrl/n16260 ), .F1(\col_ctrl/n16168 ));
  SLICE_223 SLICE_223( .DI1(\col_ctrl/n17[1] ), .DI0(\col_ctrl/n17[0] ), 
    .D1(\scrB[0] ), .C1(\col_ctrl/wall_col_N_1553 ), .B1(\scrB[1] ), 
    .C0(\scrB[0] ), .B0(\col_ctrl/wall_col_N_1553 ), .CE(\col_ctrl/n750 ), 
    .LSR(\col_ctrl/n4541 ), .CLK(clk), .Q0(\scrB[0] ), .Q1(\scrB[1] ), 
    .F0(\col_ctrl/n17[0] ), .F1(\col_ctrl/n17[1] ));
  SLICE_224 SLICE_224( .DI1(\col_ctrl/n17_adj_2139[1] ), 
    .DI0(\col_ctrl/n14612 ), .D1(\scrA[1] ), .C1(\col_ctrl/n14597 ), 
    .A1(\scrA[0] ), .D0(\scrA[0] ), .C0(\col_ctrl/n4054 ), 
    .B0(\col_ctrl/n6_adj_2119 ), .A0(\col_ctrl/n4246 ), .CE(\col_ctrl/n748 ), 
    .LSR(\col_ctrl/n4541 ), .CLK(clk), .Q0(\scrA[0] ), .Q1(\scrA[1] ), 
    .F0(\col_ctrl/n14612 ), .F1(\col_ctrl/n17_adj_2139[1] ));
  SLICE_225 SLICE_225( .DI1(\col_ctrl/n643[3] ), .DI0(\col_ctrl/n643[1] ), 
    .C1(\col_ctrl/n592 ), .B1(\col_ctrl/n52[2] ), .A1(\col_ctrl/n620 ), 
    .D0(\col_ctrl/n620 ), .B0(\col_ctrl/n592 ), .A0(\col_ctrl/n52[0] ), 
    .CE(\col_ctrl/n4321 ), .LSR(n1953), .CLK(clk), .Q0(\y_ball[1] ), 
    .Q1(\y_ball[3] ), .F0(\col_ctrl/n643[1] ), .F1(\col_ctrl/n643[3] ));
  SLICE_226 SLICE_226( .DI1(\col_ctrl/n25[1] ), .DI0(\col_ctrl/n25[0] ), 
    .D1(\col_ctrl/buzzcount[0] ), .C1(\col_ctrl/buzzcount[1] ), 
    .B1(\col_ctrl/pad_col ), .A1(\col_ctrl/wall_col ), 
    .D0(\col_ctrl/wall_col ), .C0(\col_ctrl/pad_col ), 
    .A0(\col_ctrl/buzzcount[0] ), .CE(\col_ctrl/n4339 ), 
    .LSR(\col_ctrl/n4427 ), .CLK(clk), .Q0(\col_ctrl/buzzcount[0] ), 
    .Q1(\col_ctrl/buzzcount[1] ), .F0(\col_ctrl/n25[0] ), 
    .F1(\col_ctrl/n25[1] ));
  SLICE_229 SLICE_229( .DI1(\col_ctrl/n643[6] ), .DI0(\col_ctrl/n643[5] ), 
    .C1(\col_ctrl/n592 ), .B1(\col_ctrl/n52[5] ), .A1(\col_ctrl/n620 ), 
    .D0(\col_ctrl/n592 ), .B0(\col_ctrl/n620 ), .A0(\col_ctrl/n52[4] ), 
    .CE(\col_ctrl/n4321 ), .LSR(n1953), .CLK(clk), .Q0(\y_ball[5] ), 
    .Q1(\y_ball[6] ), .F0(\col_ctrl/n643[5] ), .F1(\col_ctrl/n643[6] ));
  SLICE_232 SLICE_232( .DI1(\col_ctrl/n62_adj_2136[3]/sig_008/FeedThruLUT ), 
    .DI0(\col_ctrl/n62_adj_2136[2]/sig_007/FeedThruLUT ), 
    .B1(\col_ctrl/n62_adj_2136[3] ), .C0(\col_ctrl/n62_adj_2136[2] ), 
    .CE(\col_ctrl/n4324 ), .LSR(\col_ctrl/n5174 ), .CLK(clk), 
    .Q0(\power_pos_x[1] ), .Q1(\power_pos_x[2] ), 
    .F0(\col_ctrl/n62_adj_2136[2]/sig_007/FeedThruLUT ), 
    .F1(\col_ctrl/n62_adj_2136[3]/sig_008/FeedThruLUT ));
  SLICE_234 SLICE_234( .DI1(\col_ctrl/n62_adj_2136[6]/sig_009/FeedThruLUT ), 
    .DI0(\col_ctrl/n62_adj_2136[5]/sig_004/FeedThruLUT ), 
    .D1(\col_ctrl/n62_adj_2136[6] ), .C0(\col_ctrl/n62_adj_2136[5] ), 
    .CE(\col_ctrl/n5169 ), .LSR(\col_ctrl/n5174 ), .CLK(clk), 
    .Q0(\power_pos_x[4] ), .Q1(\power_pos_x[5] ), 
    .F0(\col_ctrl/n62_adj_2136[5]/sig_004/FeedThruLUT ), 
    .F1(\col_ctrl/n62_adj_2136[6]/sig_009/FeedThruLUT ));
  SLICE_240 SLICE_240( .DI0(\col_ctrl/n25[4] ), .C0(\col_ctrl/n12707 ), 
    .B0(\col_ctrl/buzzcount[4] ), .A0(\col_ctrl/buzzcount[3] ), 
    .CE(\col_ctrl/n4339 ), .LSR(\col_ctrl/n4427 ), .CLK(clk), 
    .Q0(\col_ctrl/buzzcount[4] ), .F0(\col_ctrl/n25[4] ));
  SLICE_250 SLICE_250( .DI1(n4565), .DI0(n4548), .D1(n1953), .C1(\padA_h[1] ), 
    .B1(n7964), .A1(\Astatus[0] ), .D0(\Astatus[0] ), .C0(n1953), .B0(n7964), 
    .A0(\padA_h[4] ), .CLK(clk), .Q0(\padA_h[4] ), .Q1(\padA_h[1] ), 
    .F0(n4548), .F1(n4565));
  SLICE_251 SLICE_251( .DI0(\col_ctrl/pad_col_N_1594 ), .D0(\col_ctrl/n5806 ), 
    .B0(\col_ctrl/pad_col_N_1598 ), .A0(\col_ctrl/pad_col ), 
    .CE(\col_ctrl/n4344 ), .LSR(\col_ctrl/n4406 ), .CLK(clk), 
    .Q0(\col_ctrl/pad_col ), .F0(\col_ctrl/pad_col_N_1594 ));
  SLICE_253 SLICE_253( .DI1(\col_ctrl/n1070[3] ), .DI0(\col_ctrl/n1070[6] ), 
    .D1(\col_ctrl/n1069 ), .C1(rst_n), .B1(\col_ctrl/n62_adj_2138[4] ), 
    .A1(reset_n_c), .D0(rst_n), .C0(\col_ctrl/n1069 ), .B0(reset_n_c), 
    .A0(\col_ctrl/n62_adj_2138[7] ), .CE(\col_ctrl/n4327 ), .CLK(clk), 
    .Q0(\y_padB[6] ), .Q1(\y_padB[3] ), .F0(\col_ctrl/n1070[6] ), 
    .F1(\col_ctrl/n1070[3] ));
  SLICE_256 SLICE_256( .DI1(\col_ctrl/n1104[3] ), .DI0(\col_ctrl/n1104[6] ), 
    .D1(rst_n), .C1(\col_ctrl/n1103 ), .B1(reset_n_c), 
    .A1(\col_ctrl/n62_adj_2137[4] ), .D0(rst_n), .C0(reset_n_c), 
    .B0(\col_ctrl/n1103 ), .A0(\col_ctrl/n62_adj_2137[7] ), 
    .CE(\col_ctrl/n4326 ), .CLK(clk), .Q0(\y_padA[6] ), .Q1(\y_padA[3] ), 
    .F0(\col_ctrl/n1104[6] ), .F1(\col_ctrl/n1104[3] ));
  SLICE_258 SLICE_258( .DI1(n4584), .DI0(n4551), .D1(\Bstatus[1] ), .C1(n7876), 
    .B1(\power_type[1] ), .A1(n777), .D0(n7876), .C0(\Bstatus[0] ), .B0(n777), 
    .A0(\power_type[0] ), .CLK(clk), .Q0(\Bstatus[0] ), .Q1(\Bstatus[1] ), 
    .F0(n4551), .F1(n4584));
  SLICE_259 SLICE_259( .DI1(n4582), .DI0(n4554), .D1(\power_type[1] ), 
    .C1(n772), .B1(n7892), .A1(\Astatus[1] ), .D0(\Astatus[0] ), .C0(n7892), 
    .B0(n772), .A0(\power_type[0] ), .CLK(clk), .Q0(\Astatus[0] ), 
    .Q1(\Astatus[1] ), .F0(n4554), .F1(n4582));
  SLICE_262 SLICE_262( .DI1(\col_ctrl/n1036[6] ), .DI0(\col_ctrl/n1036[8] ), 
    .D1(\col_ctrl/n62_adj_2136[7] ), .C1(\col_ctrl/n5174 ), 
    .D0(\col_ctrl/n5174 ), .A0(\col_ctrl/n62_adj_2136[9] ), 
    .CE(\col_ctrl/n4324 ), .CLK(clk), .Q0(\power_pos_x[8] ), 
    .Q1(\power_pos_x[6] ), .F0(\col_ctrl/n1036[8] ), .F1(\col_ctrl/n1036[6] ));
  SLICE_264 SLICE_264( .DI1(n4575), .DI0(n4562), .D1(n7974), .C1(n1953), 
    .B1(\Bstatus[0] ), .A1(\padB_h[1] ), .D0(n7974), .C0(\padB_h[4] ), 
    .B0(n1953), .A0(\Bstatus[0] ), .CLK(clk), .Q0(\padB_h[4] ), 
    .Q1(\padB_h[1] ), .F0(n4562), .F1(n4575));
  SLICE_273 SLICE_273( .DI1(n4567), .DI0(n4569), .D1(\padA_h[5] ), .C1(n1953), 
    .B1(\Astatus[0] ), .A1(n7964), .D0(n7964), .C0(\Astatus[0] ), .B0(n1953), 
    .A0(\padA_h[6] ), .CLK(clk), .Q0(\padA_h[6] ), .Q1(\padA_h[5] ), 
    .F0(n4569), .F1(n4567));
  SLICE_276 SLICE_276( .DI1(\col_ctrl/n25[2] ), .DI0(\col_ctrl/n25[3] ), 
    .D1(\col_ctrl/buzzcount[2] ), .C1(\col_ctrl/buzzcount[1] ), 
    .A1(\col_ctrl/n12691 ), .D0(\col_ctrl/n12691 ), 
    .C0(\col_ctrl/buzzcount[3] ), .B0(\col_ctrl/buzzcount[1] ), 
    .A0(\col_ctrl/buzzcount[2] ), .CE(\col_ctrl/n4339 ), 
    .LSR(\col_ctrl/n4427 ), .CLK(clk), .Q0(\col_ctrl/buzzcount[3] ), 
    .Q1(\col_ctrl/buzzcount[2] ), .F0(\col_ctrl/n25[3] ), 
    .F1(\col_ctrl/n25[2] ));
  SLICE_279 SLICE_279( .DI1(n4557), .DI0(n4559), .D1(n7974), .C1(\Bstatus[0] ), 
    .B1(\padB_h[6] ), .A1(n1953), .D0(n1953), .C0(n7974), .B0(\Bstatus[0] ), 
    .A0(\padB_h[5] ), .CLK(clk), .Q0(\padB_h[5] ), .Q1(\padB_h[6] ), 
    .F0(n4559), .F1(n4557));
  SLICE_283 SLICE_283( .DI0(\col_ctrl/n17_adj_2139[2] ), 
    .D0(\col_ctrl/n14597 ), .C0(\scrA[1] ), .B0(\scrA[0] ), .A0(\scrA[2] ), 
    .CE(\col_ctrl/n748 ), .LSR(\col_ctrl/n4541 ), .CLK(clk), .Q0(\scrA[2] ), 
    .F0(\col_ctrl/n17_adj_2139[2] ));
  SLICE_284 SLICE_284( .DI0(\col_ctrl/n17[2] ), 
    .D0(\col_ctrl/wall_col_N_1553 ), .C0(\scrB[1] ), .B0(\scrB[2] ), 
    .A0(\scrB[0] ), .CE(\col_ctrl/n750 ), .LSR(\col_ctrl/n4541 ), .CLK(clk), 
    .Q0(\scrB[2] ), .F0(\col_ctrl/n17[2] ));
  SLICE_286 SLICE_286( .D1(\xpix[4] ), .C1(\disp_ctrl/scrA_mod/n8453 ), 
    .B1(\xpix[3] ), .A1(\xpix[5] ), .D0(\xpix[0] ), .C0(\xpix[1] ), 
    .A0(\xpix[2] ), .F0(\disp_ctrl/scrA_mod/n8453 ), 
    .F1(\disp_ctrl/scrA_mod/n8600 ));
  SLICE_287 SLICE_287( .D1(\xpix[4] ), .C1(\xpix[5] ), .B1(\xpix[6] ), 
    .A1(\xpix[3] ), .D0(\xpix[4] ), .C0(\disp_ctrl/scrA_mod/n8600 ), 
    .B0(\xpix[5] ), .A0(\xpix[6] ), .F0(\disp_ctrl/scrA_mod/n20541 ), 
    .F1(\vga_ctrl/n13 ));
  SLICE_288 SLICE_288( .D1(\ypix[9] ), .C1(n12_adj_2395), .B1(p_powerup_N_958), 
    .A1(power_en), .D0(gmv_flash), .C0(p_powerup_N_925), .B0(n8486), 
    .A0(p_powerup_N_924), .F0(n12_adj_2395), .F1(p_powerup));
  SLICE_289 SLICE_289( .D1(\ypix[8] ), .C1(n16333), .B1(\ypix[9] ), 
    .A1(\ypix[4] ), .D0(\ypix[5] ), .C0(\ypix[6] ), .A0(\ypix[7] ), 
    .F0(n16333), .F1(p_powerup_N_958));
  SLICE_290 SLICE_290( .D1(\disp_ctrl/n21246 ), .C1(p_padB_N_488), 
    .B1(\y_padB[9] ), .A1(\ypix[9] ), .D0(n21268), .C0(\p_padB_N_489[10] ), 
    .B0(\ypix[9] ), .A0(\p_padB_s_N_848[9] ), .F0(p_padB_N_488), 
    .F1(\disp_ctrl/n17_adj_2245 ));
  SLICE_292 SLICE_292( .D1(n21065), .C1(n20554), .B1(n19_adj_2357), 
    .A1(n21313), .D0(n17_adj_2358), .C0(n20561), .B0(n13_adj_2361), 
    .A0(n15_adj_2360), .F0(n20554), .F1(n21319));
  SLICE_293 SLICE_293( .D1(n19_adj_2357), .C1(n6_adj_2366), .B1(n16_adj_2359), 
    .A1(n20552), .C0(\p_ball_N_229[3] ), .B0(\p_padB_N_629[2] ), 
    .A0(\p_padB_N_629[3] ), .F0(n6_adj_2366), .F1(n21313));
  SLICE_294 SLICE_294( .C1(\disp_ctrl/n4197 ), .B1(\xpix[9] ), .A1(\xpix[5] ), 
    .D0(\xpix[7] ), .C0(\xpix[6] ), .B0(\xpix[8] ), .F0(\disp_ctrl/n4197 ), 
    .F1(n4282));
  SLICE_295 SLICE_295( .D1(p_padA_N_332), .C1(\vga_ctrl/n11 ), 
    .B1(\vga_ctrl/n18487 ), .A1(p_padA_N_299), .D0(n10_adj_2380), .C0(n4282), 
    .B0(n4213), .A0(\xpix[9] ), .F0(\vga_ctrl/n11 ), .F1(p_padA_N_262));
  SLICE_296 SLICE_296( .B1(\ypix[9] ), .A1(\p_padB_N_629[9] ), 
    .D0(p_padA_N_299), .C0(\disp_ctrl/n21238 ), .B0(\y_padA[9] ), 
    .A0(\ypix[9] ), .F0(\disp_ctrl/p_padA_N_365 ), .F1(n19_adj_2374));
  SLICE_297 SLICE_297( .D1(n21066), .C1(\p_padA_s_N_770[9] ), .A1(\ypix[9] ), 
    .D0(\p_padA_N_300[10] ), .C0(n21066), .B0(\ypix[9] ), 
    .A0(\p_padA_s_N_770[9] ), .F0(p_padA_N_299), 
    .F1(\disp_ctrl/p_padA_s_N_769 ));
  SLICE_298 SLICE_298( .D1(\scrB[2] ), .C1(\disp_ctrl/scrB_mod/n18525 ), 
    .B1(lossB), .A1(\disp_ctrl/scrB_mod/n20839 ), .D0(\disp_ctrl/n4132 ), 
    .C0(\disp_ctrl/scrB_mod/n20844 ), .B0(\xpix[9] ), 
    .A0(\disp_ctrl/scrB_mod/n4_adj_2167 ), .F0(\disp_ctrl/scrB_mod/n20839 ), 
    .F1(\disp_ctrl/altcolB ));
  SLICE_299 SLICE_299( .D1(\xpix[8] ), .C1(lossB), .B1(\xpix[7] ), 
    .A1(\xpix[9] ), .D0(\scrB[1] ), .B0(\scrB[0] ), .A0(\scrB[2] ), .F0(lossB), 
    .F1(\disp_ctrl/n6_adj_2196 ));
  SLICE_301 SLICE_301( .D0(n4213), .C0(\disp_ctrl/scrB_mod/n14 ), 
    .B0(\xpix[9] ), .A0(\disp_ctrl/scrB_mod/n8447 ), 
    .F0(\disp_ctrl/scrB_mod/n4_adj_2167 ));
  SLICE_302 SLICE_302( .D1(\disp_ctrl/scrB_mod/n4114 ), 
    .C1(\disp_ctrl/scrB_mod/n4126 ), .B1(\scrB[0] ), .A1(\scrB[1] ), 
    .D0(\disp_ctrl/n4197 ), .C0(\disp_ctrl/scrB_mod/n8441 ), .B0(n10_adj_2380), 
    .A0(\xpix[5] ), .F0(\disp_ctrl/scrB_mod/n4126 ), 
    .F1(\disp_ctrl/scrB_mod/n20844 ));
  SLICE_303 SLICE_303( .D1(\xpix[9] ), .C1(\disp_ctrl/n4156 ), 
    .B1(\disp_ctrl/n4197 ), .A1(\disp_ctrl/n16395 ), .D0(\xpix[5] ), 
    .C0(\xpix[4] ), .F0(\disp_ctrl/n4156 ), .F1(\disp_ctrl/scrB_mod/n8441 ));
  SLICE_304 SLICE_304( .D1(\scrA[2] ), .C1(\disp_ctrl/scrA_mod/n20534 ), 
    .B1(\disp_ctrl/scrA_mod/n20535 ), .A1(\disp_ctrl/scrA_mod/n22064 ), 
    .D0(\disp_ctrl/scrA_mod/n3654 ), .C0(\disp_ctrl/scrA_mod/n20539 ), 
    .B0(\disp_ctrl/n3898 ), .A0(\disp_ctrl/n4132 ), 
    .F0(\disp_ctrl/scrA_mod/n20534 ), .F1(\disp_ctrl/n22067 ));
  SLICE_305 SLICE_305( .D0(\disp_ctrl/scrA_mod/n20531 ), 
    .C0(\disp_ctrl/scrA_mod/n20532 ), .B0(\scrA[2] ), .A0(\scrA[1] ), 
    .F0(\disp_ctrl/scrA_mod/n22064 ));
  SLICE_306 SLICE_306( .D0(\disp_ctrl/n4132 ), .C0(\disp_ctrl/scrA_mod/n4 ), 
    .B0(\disp_ctrl/scrA_mod/n16416 ), .A0(\disp_ctrl/scrA_mod/n3654 ), 
    .F0(\disp_ctrl/scrA_mod/n20531 ));
  SLICE_307 SLICE_307( .D1(\scrA[0] ), .C1(\disp_ctrl/n3898 ), 
    .A1(\disp_ctrl/n4132 ), .D0(\xpix[8] ), .B0(\xpix[7] ), .A0(\xpix[9] ), 
    .F0(\disp_ctrl/n3898 ), .F1(\disp_ctrl/scrA_mod/n4 ));
  SLICE_308 SLICE_308( .C1(\disp_ctrl/scrA_mod/l_0_N_1034 ), 
    .B1(\disp_ctrl/n4132 ), .D0(\xpix[3] ), 
    .C0(\disp_ctrl/scrA_mod/n6_adj_2165 ), .B0(n6_adj_2390), 
    .A0(\disp_ctrl/scrA_mod/n4263 ), .F0(\disp_ctrl/scrA_mod/l_0_N_1034 ), 
    .F1(\disp_ctrl/scrA_mod/n20532 ));
  SLICE_309 SLICE_309( .D1(\xpix[4] ), .C1(n6_adj_2337), .B1(\xpix[3] ), 
    .A1(\xpix[5] ), .D0(\xpix[2] ), .B0(\xpix[1] ), .A0(\xpix[0] ), 
    .F0(n6_adj_2337), .F1(\disp_ctrl/scrA_mod/n6_adj_2165 ));
  SLICE_310 SLICE_310( .D1(\disp_ctrl/scrA_mod/l_0_N_1034 ), 
    .C1(\disp_ctrl/scrA_mod/l_1_N_1042 ), .B1(\disp_ctrl/scrA_mod/n8463 ), 
    .A1(\disp_ctrl/n3898 ), .D0(\disp_ctrl/n4156 ), .C0(\xpix[3] ), 
    .B0(\disp_ctrl/scrA_mod/n4263 ), .A0(\xpix[2] ), 
    .F0(\disp_ctrl/scrA_mod/l_1_N_1042 ), .F1(\disp_ctrl/scrA_mod/n3654 ));
  SLICE_312 SLICE_312( .D1(\disp_ctrl/scrA_mod/n16418 ), 
    .C1(\disp_ctrl/scrA_mod/n28 ), .B1(\disp_ctrl/scrA_mod/n20541 ), 
    .A1(\disp_ctrl/scrA_mod/n16416 ), .D0(\disp_ctrl/scrA_mod/n9 ), 
    .C0(\disp_ctrl/scrA_mod/n19 ), .B0(\scrA[0] ), .A0(n4165), 
    .F0(\disp_ctrl/scrA_mod/n28 ), .F1(\disp_ctrl/scrA_mod/n20539 ));
  SLICE_313 SLICE_313( .D1(n8656), .C1(n4165), .B1(\xpix[2] ), .A1(n4226), 
    .C0(\xpix[6] ), .A0(\xpix[5] ), .F0(n4165), .F1(\disp_ctrl/scrA_mod/n9 ));
  SLICE_314 SLICE_314( .D1(\xpix[3] ), .C1(\disp_ctrl/scrA_mod/n6_adj_2164 ), 
    .B1(\xpix[4] ), .A1(\disp_ctrl/scrA_mod/n16528 ), .D0(\xpix[2] ), 
    .C0(\xpix[1] ), .F0(\disp_ctrl/scrA_mod/n6_adj_2164 ), 
    .F1(\disp_ctrl/scrA_mod/n19 ));
  SLICE_315 SLICE_315( .D1(\xpix[3] ), .C1(\xpix[2] ), .B1(\xpix[1] ), 
    .D0(\xpix[2] ), .C0(\xpix[0] ), .B0(\xpix[3] ), .A0(\xpix[1] ), 
    .F0(\disp_ctrl/scrA_mod/n16528 ), .F1(\disp_ctrl/n16395 ));
  SLICE_316 SLICE_316( .D1(\xpix[6] ), .C1(n8455), 
    .B1(\disp_ctrl/scrA_mod/n16396 ), .A1(\xpix[5] ), .D0(n6_adj_2337), 
    .C0(\xpix[5] ), .B0(\xpix[3] ), .A0(\xpix[4] ), .F0(n8455), 
    .F1(\disp_ctrl/scrA_mod/n16418 ));
  SLICE_318 SLICE_318( .D1(\col_ctrl/n4147 ), .C1(\col_ctrl/n20523 ), 
    .B1(\Bstatus[0] ), .A1(game_en), .D0(\col_ctrl/n4 ), 
    .C0(\col_ctrl/n16392 ), .B0(\Bstatus[1] ), .A0(\rst_cnt[0] ), 
    .F0(\col_ctrl/n20523 ), .F1(\col_ctrl/n1915 ));
  SLICE_319 SLICE_319( .D1(\rst_cnt[25] ), .C1(reset_n_c), .B1(rst_n), 
    .A1(game_en), .D0(\Bstatus[1] ), .C0(reset_n_c), .B0(game_en), .A0(rst_n), 
    .F0(\col_ctrl/n4147 ), .F1(\col_ctrl/n4406 ));
  SLICE_320 SLICE_320( .D1(\Astatus[0] ), .C1(\col_ctrl/n4339 ), .B1(game_en), 
    .A1(\Astatus[1] ), .D0(reset_n_c), .C0(rst_n), .A0(game_en), 
    .F0(\col_ctrl/n4339 ), .F1(\col_ctrl/n16657 ));
  SLICE_322 SLICE_322( .D1(n777), .C1(\col_ctrl/n715 ), .B1(rst_n), 
    .A1(reset_n_c), .D0(\col_ctrl/n10_adj_2088 ), 
    .C0(\col_ctrl/power_en_N_1887 ), .B0(power_en), 
    .A0(\col_ctrl/power_en_N_1784 ), .F0(\col_ctrl/n715 ), .F1(n7876));
  SLICE_323 SLICE_323( .D1(total_reset), .C1(game_en), .B1(power_en), 
    .A1(\col_ctrl/power_spawn_N_1953 ), .D0(\col_ctrl/n715 ), 
    .C0(\col_ctrl/n8012 ), .B0(game_en), .A0(total_reset), .F0(n777), 
    .F1(\col_ctrl/n5169 ));
  SLICE_324 SLICE_324( .D1(\col_ctrl/n713 ), .C1(\col_ctrl/n8018 ), 
    .B1(total_reset), .A1(game_en), .D0(\Astatus[0] ), .B0(\Astatus[1] ), 
    .A0(\col_ctrl/n37 ), .F0(\col_ctrl/n8018 ), .F1(n772));
  SLICE_325 SLICE_325( .D1(n772), .C1(\col_ctrl/n713 ), .B1(reset_n_c), 
    .A1(rst_n), .D0(\col_ctrl/power_en_N_1887 ), .C0(\col_ctrl/n10_adj_2088 ), 
    .A0(power_en), .F0(\col_ctrl/n713 ), .F1(n7892));
  SLICE_326 SLICE_326( .D1(\Astatus[0] ), .C1(\col_ctrl/n20522 ), 
    .B1(\col_ctrl/n4150 ), .A1(game_en), .D0(\rst_cnt[0] ), 
    .C0(\col_ctrl/n16392 ), .B0(\Astatus[1] ), .A0(\col_ctrl/n4 ), 
    .F0(\col_ctrl/n20522 ), .F1(\col_ctrl/n1911 ));
  SLICE_327 SLICE_327( .D1(reset_n_c), .C1(rst_n), .B1(game_en), 
    .A1(\col_ctrl/power_spawn_N_1953 ), .D0(reset_n_c), .C0(\Astatus[1] ), 
    .B0(rst_n), .A0(game_en), .F0(\col_ctrl/n4150 ), .F1(\col_ctrl/n4393 ));
  SLICE_328 SLICE_328( .D1(n21191), .C1(n20715), .B1(n19), .A1(n21128), 
    .D0(n13_adj_2352), .C0(n20719), .B0(n15_adj_2351), .A0(n17_2), .F0(n20715), 
    .F1(n21301));
  SLICE_329 SLICE_329( .D1(n19), .C1(n20713), .B1(n16), .A1(n6_adj_2355), 
    .D0(\p_padA_N_440[8] ), .C0(\p_ball_N_229[4] ), .B0(\p_padA_N_440[4] ), 
    .A0(\p_ball_N_229[8] ), .F0(n20713), .F1(n21191));
  SLICE_330 SLICE_330( .C1(n6_adj_2385), .B1(\p_ball_N_229[4] ), 
    .A1(\ypix[4] ), .D0(\p_ball_N_229[3] ), .C0(\ypix[3] ), 
    .A0(\p_ball_N_229[2] ), .F0(n6_adj_2385), .F1(n21163));
  SLICE_331 SLICE_331( .D1(n14_adj_2381), .C1(n20902), .B1(n22853), 
    .A1(n21163), .D0(\p_ball_N_229[6] ), .C0(n22857), .B0(n20900), 
    .A0(\ypix[6] ), .F0(n20902), .F1(n21247));
  SLICE_332 SLICE_332( .D1(\p_padA_N_440[7] ), .C1(\p_ball_N_229[7] ), 
    .D0(\p_ball_N_229[7] ), .B0(\ypix[7] ), .F0(n22853), .F1(n15_adj_2351));
  SLICE_333 SLICE_333( .D1(\disp_ctrl/n22_adj_2283 ), 
    .C1(\disp_ctrl/n15_adj_2282 ), .B1(n7_adj_2384), .A1(n22853), 
    .D0(\p_ball_N_229[3] ), .B0(\ypix[3] ), .F0(n7_adj_2384), 
    .F1(\disp_ctrl/n24_adj_2275 ));
  SLICE_335 SLICE_335( .C1(n20777), .B1(\p_ball_N_229[4] ), .A1(\ypix[4] ), 
    .D0(\ypix[2] ), .C0(\p_ball_N_229[2] ), .B0(\p_ball_N_229[3] ), 
    .A0(\ypix[3] ), .F0(n20777), .F1(n20900));
  SLICE_336 SLICE_336( .D1(\p_padB_N_629[3] ), .A1(\p_ball_N_229[3] ), 
    .D0(\p_ball_N_229[7] ), .C0(\p_padB_N_629[7] ), .F0(n15_adj_2360), 
    .F1(n7_adj_2365));
  SLICE_338 SLICE_338( .D1(\ypix[7] ), .C1(n21242), .B1(\p_ball_N_229[7] ), 
    .D0(\ypix[6] ), .C0(n21241), .A0(\p_ball_N_229[6] ), .F0(n21242), 
    .F1(n14_adj_2381));
  SLICE_340 SLICE_340( .D1(\xpix[7] ), .C1(n7_adj_2378), .B1(\xpix[8] ), 
    .A1(n4168), .C0(\p_padB_N_629[3] ), .B0(\ypix[3] ), .F0(n7_adj_2378), 
    .F1(n15_adj_2394));
  SLICE_341 SLICE_341( .D1(\disp_ctrl/n22067 ), .C1(n24), .B1(lossA), 
    .A1(n18506), .D0(n15_adj_2394), .C0(n18504), .B0(n9_adj_2377), 
    .A0(\xpix[9] ), .F0(n24), .F1(\disp_ctrl/n15_adj_2266 ));
  SLICE_342 SLICE_342( .D1(n3), .C1(n16617), .B1(n11_adj_2376), 
    .A1(n5_adj_2379), .D0(\xpix[7] ), .C0(n6_adj_2405), .B0(\xpix[8] ), 
    .A0(\xpix[9] ), .F0(n16617), .F1(n18504));
  SLICE_343 SLICE_343( .C1(\disp_ctrl/p_ball_s1_N_686[5] ), .A1(\ypix[5] ), 
    .B0(\ypix[5] ), .A0(\p_padB_N_629[5] ), .F0(n11_adj_2376), 
    .F1(\disp_ctrl/n11_adj_2316 ));
  SLICE_344 SLICE_344( .D1(n9_adj_2363), .C1(n11_adj_2362), .B1(n5_adj_2367), 
    .A1(n7_adj_2365), .D0(\p_padB_N_629[5] ), .B0(\p_ball_N_229[5] ), 
    .F0(n11_adj_2362), .F1(n20561));
  SLICE_346 SLICE_346( .D1(\p_ball_N_229[5] ), .C1(n4_adj_2386), 
    .A1(\ypix[5] ), .D0(\p_ball_N_229[1] ), .C0(\y_ball[0] ), .B0(\ypix[1] ), 
    .A0(\ypix[0] ), .F0(n4_adj_2386), .F1(n21241));
  SLICE_349 SLICE_349( .D1(\disp_ctrl/scrB_mod/n8443 ), .C1(\disp_ctrl/n3888 ), 
    .B1(\xpix[9] ), .A1(n4213), .D0(\disp_ctrl/n4197 ), .C0(\xpix[3] ), 
    .B0(\disp_ctrl/n4156 ), .A0(n6_adj_2337), .F0(\disp_ctrl/n3888 ), 
    .F1(\disp_ctrl/scrB_mod/n4114 ));
  SLICE_350 SLICE_350( .D1(\xpix[5] ), .C1(n10), .A1(\xpix[6] ), 
    .D0(n6_adj_2371), .C0(\xpix[4] ), .B0(\xpix[3] ), .F0(n10), .F1(n4168));
  SLICE_352 SLICE_352( .D1(\xpix[6] ), .C1(n18475), .A1(\xpix[5] ), 
    .D0(\xpix[4] ), .B0(\xpix[2] ), .A0(\xpix[3] ), .F0(n18475), 
    .F1(n6_adj_2405));
  SLICE_354 SLICE_354( .C1(\power_pos_x[5] ), .A1(\xpix[5] ), .D0(\xpix[5] ), 
    .B0(\p_ball_N_195[5] ), .F0(n22865), .F1(\disp_ctrl/n11_adj_2194 ));
  SLICE_355 SLICE_355( .D1(n14_adj_2370), .C1(n21085), .B1(n22861), 
    .A1(n21139), .D0(\p_ball_N_195[6] ), .C0(n21073), .B0(\xpix[6] ), 
    .A0(n22865), .F0(n21085), .F1(n21281));
  SLICE_356 SLICE_356( .D1(\p_ball_N_195[4] ), .C1(n20570), .A1(\xpix[4] ), 
    .D0(\xpix[2] ), .C0(\xpix[3] ), .B0(\p_ball_N_195[2] ), 
    .A0(\p_ball_N_195[3] ), .F0(n20570), .F1(n21073));
  SLICE_358 SLICE_358( .D1(\y_padA[5] ), .B1(\ypix[5] ), 
    .B0(\p_ball_N_229[5] ), .A0(\ypix[5] ), .F0(n22857), 
    .F1(\disp_ctrl/n11_adj_2204 ));
  SLICE_359 SLICE_359( .D1(\disp_ctrl/n24_adj_2275 ), .C1(n18514), 
    .B1(n9_adj_2383), .A1(n22857), .D0(\p_ball_N_229[10]/sig_000/FeedThruLUT ), 
    .C0(\ypix[9] ), .B0(n13_adj_2382), .A0(\p_ball_N_229[9] ), .F0(n18514), 
    .F1(\disp_ctrl/p_ball_s2 ));
  SLICE_360 SLICE_360( .D1(n4165), .C1(n4213), .B1(\xpix[4] ), .A1(n8403), 
    .D0(\xpix[8] ), .C0(\xpix[7] ), .F0(n4213), .F1(n8661));
  SLICE_361 SLICE_361( .D1(\ypix[9] ), .C1(\vga_ctrl/n21310 ), 
    .B1(\p_padB_s_N_859[9] ), .A1(n4213), .D0(\ypix[8] ), 
    .C0(\vga_ctrl/n21309 ), .A0(\p_padB_s_N_859[8] ), .F0(\vga_ctrl/n21310 ), 
    .F1(\vga_ctrl/n12_adj_2155 ));
  SLICE_363 SLICE_363( .D1(\p_powerup_N_926[9] ), .C1(\col_ctrl/n21294 ), 
    .B1(\p_powerup_N_926[10] ), .A1(\xpix[9] ), .D0(\xpix[8] ), 
    .C0(\col_ctrl/n21293 ), .B0(\p_powerup_N_926[8] ), .F0(\col_ctrl/n21294 ), 
    .F1(p_powerup_N_925));
  SLICE_364 SLICE_364( .B1(\p_padA_N_440[8] ), .A1(\ypix[8] ), .D0(\ypix[8] ), 
    .C0(n8_adj_2399), .B0(\ypix[3] ), .A0(\ypix[0] ), .F0(n8486), 
    .F1(\disp_ctrl/n17 ));
  SLICE_365 SLICE_365( .D1(\ypix[4] ), .C1(n4066), .B1(\ypix[2] ), 
    .A1(\ypix[1] ), .D0(\ypix[5] ), .C0(\ypix[6] ), .B0(\ypix[7] ), .F0(n4066), 
    .F1(n8_adj_2399));
  SLICE_366 SLICE_366( .D1(\p_ball_s1_N_697[9] ), .C1(n21256), .A1(\ypix[9] ), 
    .D0(\ypix[8] ), .C0(n21255), .B0(\p_ball_s1_N_697[8] ), .F0(n21256), 
    .F1(n21152));
  SLICE_367 SLICE_367( .D0(\disp_ctrl/p_ball_s1_N_697[11] ), 
    .C0(\disp_ctrl/p_ball_s1_N_697[10] ), .B0(n21152), 
    .A0(\disp_ctrl/n5_adj_2290 ), .F0(\disp_ctrl/n14_adj_2308 ));
  SLICE_369 SLICE_369( .D1(n21124), .C1(n20882), .B1(n22823), .A1(n21125), 
    .D0(\p_ball_s1_N_697[6] ), .C0(n20880), .B0(n22827), .A0(\ypix[6] ), 
    .F0(n20882), .F1(n21255));
  SLICE_370 SLICE_370( .D1(\p_ball_s1_N_697[7] ), .C1(n21276), .B1(\ypix[7] ), 
    .D0(\p_ball_s1_N_697[6] ), .C0(n21275), .A0(\ypix[6] ), .F0(n21276), 
    .F1(n21124));
  SLICE_372 SLICE_372( .C1(n6_adj_2346), .B1(\ypix[4] ), 
    .A1(\p_ball_s1_N_697[4] ), .D0(\p_ball_s1_N_697[3] ), 
    .C0(\p_ball_s1_N_697[2] ), .A0(\ypix[3] ), .F0(n6_adj_2346), .F1(n21125));
  SLICE_375 SLICE_375( .D1(\ypix[4] ), .C1(n20798), .A1(\p_ball_s1_N_697[4] ), 
    .D0(\p_ball_s1_N_697[3] ), .C0(\ypix[2] ), .B0(\ypix[3] ), 
    .A0(\p_ball_s1_N_697[2] ), .F0(n20798), .F1(n20880));
  SLICE_376 SLICE_376( .D1(\ypix[5] ), .C1(n4_adj_2347), 
    .A1(\p_ball_s1_N_697[5] ), .D0(\p_ball_s1_N_697[0] ), 
    .C0(\p_ball_s1_N_697[1] ), .B0(\ypix[1] ), .A0(\ypix[0] ), 
    .F0(n4_adj_2347), .F1(n21275));
  SLICE_378 SLICE_378( .C1(n21244), .B1(\xpix[7] ), .A1(\p_powerup_N_926[7] ), 
    .D0(\xpix[6] ), .C0(n21243), .A0(\p_powerup_N_926[6] ), .F0(n21244), 
    .F1(n21170));
  SLICE_379 SLICE_379( .D1(n21170), .C1(n21017), .B1(n21131), .A1(n22878), 
    .D0(\p_powerup_N_926[6] ), .C0(n21015), .B0(n22882), .A0(\xpix[6] ), 
    .F0(n21017), .F1(\col_ctrl/n21293 ));
  SLICE_380 SLICE_380( .C1(n6_adj_2349), .B1(\xpix[4] ), 
    .A1(\p_powerup_N_926[4] ), .D0(\p_powerup_N_926[3] ), 
    .C0(\p_powerup_N_926[2] ), .A0(\xpix[3] ), .F0(n6_adj_2349), .F1(n21131));
  SLICE_382 SLICE_382( .D1(\p_padA_N_440[9] ), .C1(n8), .B1(\p_ball_N_229[9] ), 
    .D0(\p_padA_N_440[8] ), .C0(\p_ball_N_229[8] ), .B0(\p_padA_N_440[4] ), 
    .F0(n8), .F1(n16));
  SLICE_385 SLICE_385( .D1(\xpix[4] ), .C1(n20653), .A1(\p_powerup_N_926[4] ), 
    .D0(\xpix[3] ), .C0(\p_powerup_N_926[3] ), .B0(\xpix[2] ), 
    .A0(\p_powerup_N_926[2] ), .F0(n20653), .F1(n21015));
  SLICE_387 SLICE_387( .C1(n4_adj_2350), .B1(\xpix[5] ), 
    .A1(\p_powerup_N_926[5] ), .D0(\xpix[0] ), .C0(\p_powerup_N_926[1] ), 
    .B0(\xpix[1] ), .A0(\p_powerup_N_926[0] ), .F0(n4_adj_2350), .F1(n21243));
  SLICE_388 SLICE_388( .D1(\ypix[3] ), .C1(\y_ball[2] ), .B1(\y_ball[3] ), 
    .A1(\ypix[2] ), .C0(\ypix[8] ), .B0(\ypix[2] ), .A0(\ypix[3] ), 
    .F0(n4_adj_2392), .F1(\disp_ctrl/n20732 ));
  SLICE_389 SLICE_389( .D1(\vga_ctrl/n4348 ), .C1(\vga_ctrl/n4255 ), 
    .B1(\ypix[9] ), .A1(n4_adj_2392), .D0(\ypix[5] ), .C0(\ypix[7] ), 
    .B0(\ypix[4] ), .A0(\ypix[6] ), .F0(\vga_ctrl/n4255 ), 
    .F1(\vga_ctrl/n4474 ));
  SLICE_390 SLICE_390( .D1(\ypix[3] ), .C1(n8489), .B1(\ypix[4] ), 
    .A1(\ypix[2] ), .B0(\ypix[1] ), .A0(\ypix[0] ), .F0(n8489), 
    .F1(n5_adj_2396));
  SLICE_392 SLICE_392( .D1(\p_padA_N_333[10] ), .C1(n21220), 
    .B1(\p_padA_N_333[11] ), .A1(\p_padA_N_333[12] ), .C0(n21300), 
    .B0(\ypix[9] ), .A0(\p_padA_N_333[9] ), .F0(n21220), .F1(p_padA_N_332));
  SLICE_395 SLICE_395( .C1(n21299), .B1(\ypix[8] ), .A1(\p_padA_N_333[8] ), 
    .D0(n14), .C0(n20986), .B0(n15), .A0(n21221), .F0(n21299), .F1(n21300));
  SLICE_397 SLICE_397( .D1(\p_padA_N_333[7] ), .C1(n21304), .A1(\ypix[7] ), 
    .D0(\p_padA_N_333[6] ), .C0(n21303), .A0(\ypix[6] ), .F0(n21304), .F1(n14));
  SLICE_398 SLICE_398( .D1(n13), .C1(n20686), .B1(n11), .A1(n9), 
    .D0(\p_padA_N_333[6] ), .B0(\ypix[6] ), .F0(n13), .F1(n20986));
  SLICE_399 SLICE_399( .D1(\disp_ctrl/p_padB_s_N_848[2]_2 ), 
    .C1(\disp_ctrl/p_padB_s_N_848[3]_2 ), .B1(\ypix[3] ), .A1(\ypix[2] ), 
    .D0(\p_padA_N_333[3] ), .C0(\p_padA_N_333[2] ), .B0(\ypix[2] ), 
    .A0(\ypix[3] ), .F0(n20686), .F1(\disp_ctrl/n20828 ));
  SLICE_400 SLICE_400( .D1(\p_padA_N_333[5] ), .C1(n4), .A1(\ypix[5] ), 
    .D0(\ypix[1] ), .C0(\p_padA_N_333[0] ), .B0(\ypix[0] ), 
    .A0(\p_padA_N_333[1] ), .F0(n4), .F1(n21303));
  SLICE_402 SLICE_402( .D1(\y_ball[5] ), .C1(n4_adj_2388), .A1(\ypix[5] ), 
    .D0(\y_ball[1] ), .C0(\ypix[1] ), .B0(\y_ball[0] ), .A0(\ypix[0] ), 
    .F0(n4_adj_2388), .F1(\disp_ctrl/n21295 ));
  SLICE_404 SLICE_404( .D1(\x_ball[5] ), .C1(n4_adj_2389), .B1(\xpix[5] ), 
    .D0(\x_ball[1] ), .C0(\xpix[0] ), .B0(\xpix[1] ), .A0(\x_ball[0] ), 
    .F0(n4_adj_2389), .F1(\disp_ctrl/n21297 ));
  SLICE_406 SLICE_406( .D1(\p_ball_N_195[5] ), .C1(n4_adj_2373), 
    .A1(\xpix[5] ), .D0(\p_ball_N_195[1] ), .C0(\xpix[1] ), .B0(\xpix[0] ), 
    .A0(\x_ball[0] ), .F0(n4_adj_2373), .F1(n21265));
  SLICE_408 SLICE_408( .D1(\counter[17] ), .C1(n17517), .B1(\counter[18] ), 
    .A1(pause), .D0(\enable_gen/n6 ), .C0(\enable_gen/n8356 ), 
    .B0(\enable_gen/counter[13] ), .A0(\enable_gen/counter[14] ), .F0(n17517), 
    .F1(n4555));
  SLICE_410 SLICE_410( .D1(\enable_gen/counter[11] ), .C1(\enable_gen/n17544 ), 
    .B1(wall_buzz_en), .A1(\enable_gen/counter[10] ), 
    .D0(\enable_gen/counter[9] ), .C0(\enable_gen/counter[7] ), 
    .B0(\enable_gen/counter[8] ), .A0(\enable_gen/counter[6] ), 
    .F0(\enable_gen/n17544 ), .F1(\enable_gen/n8356 ));
  SLICE_412 SLICE_412( .D1(pause), .C1(\enable_gen/n8734 ), 
    .D0(\enable_gen/countergmv[21] ), .C0(\enable_gen/n17382 ), 
    .B0(\enable_gen/countergmv[22] ), .A0(\enable_gen/countergmv[20] ), 
    .F0(\enable_gen/n8734 ), .F1(\enable_gen/n4435 ));
  SLICE_414 SLICE_414( .D1(\enable_gen/countergmv[19] ), .C1(\enable_gen/n10 ), 
    .B1(\enable_gen/n9 ), .A1(\enable_gen/countergmv[18] ), 
    .D0(\enable_gen/countergmv[13] ), .C0(\enable_gen/n17412 ), 
    .B0(\enable_gen/countergmv[14] ), .A0(\enable_gen/countergmv[17] ), 
    .F0(\enable_gen/n10 ), .F1(\enable_gen/n17382 ));
  SLICE_416 SLICE_416( .D1(\enable_gen/countergmv[11] ), .C1(\enable_gen/n7 ), 
    .B1(\enable_gen/countergmv[10] ), .A1(\enable_gen/countergmv[9] ), 
    .D0(\enable_gen/countergmv[7] ), .C0(\enable_gen/countergmv[12] ), 
    .B0(\enable_gen/countergmv[8] ), .A0(\enable_gen/countergmv[6] ), 
    .F0(\enable_gen/n7 ), .F1(\enable_gen/n17412 ));
  SLICE_418 SLICE_418( .D1(\p_padB_N_629[2] ), .B1(\ypix[2] ), 
    .D0(\p_ball_N_229[2] ), .C0(\ypix[2] ), .B0(\ypix[8] ), 
    .A0(\p_ball_N_229[8] ), .F0(n18463), .F1(n5_adj_2379));
  SLICE_419 SLICE_419( .D1(n18463), .C1(\disp_ctrl/p_ball_s2_N_731 ), 
    .B1(\y_ball[0] ), .A1(\ypix[0] ), .D0(\disp_ctrl/p_ball_s2_N_732[10] ), 
    .C0(\disp_ctrl/n21146 ), .B0(\disp_ctrl/p_ball_s2_N_732[11] ), 
    .A0(\disp_ctrl/p_ball_s2_N_732[12] ), .F0(\disp_ctrl/p_ball_s2_N_731 ), 
    .F1(\disp_ctrl/n22_adj_2283 ));
  SLICE_421 SLICE_421( .D0(\p_ball_N_229[10] ), 
    .F0(\p_ball_N_229[10]/sig_000/FeedThruLUT ));
  SLICE_422 SLICE_422( .D1(\x_ball[5] ), .C1(n4261), .D0(\x_ball[9] ), 
    .C0(\x_ball[6] ), .B0(\x_ball[8] ), .A0(\x_ball[7] ), .F0(n4261), 
    .F1(\col_ctrl/n4054 ));
  SLICE_424 SLICE_424( .D1(\x_ball[9] ), .C1(n8528), .B1(\col_ctrl/n16408 ), 
    .A1(n3300), .D0(\x_ball[1] ), .C0(\x_ball[2] ), .B0(\x_ball[3] ), 
    .A0(\x_ball[4] ), .F0(n8528), .F1(\col_ctrl/n16609 ));
  SLICE_426 SLICE_426( .D1(\p_padB_N_629[5] ), .C1(n4_adj_2368), 
    .A1(\p_ball_N_229[5] ), .D0(\p_padB_N_629[1] ), .C0(\p_ball_N_229[1] ), 
    .B0(\y_ball[0] ), .A0(\p_padB_N_629[0] ), .F0(n4_adj_2368), .F1(n21311));
  SLICE_428 SLICE_428( .D1(n9_adj_2354), .C1(n11_adj_2353), .B1(n7), .A1(n5), 
    .D0(\p_padA_N_440[5] ), .A0(\p_ball_N_229[5] ), .F0(n11_adj_2353), 
    .F1(n20719));
  SLICE_430 SLICE_430( .D1(\p_padB_N_629[8] ), .C1(\p_ball_N_229[8] ), 
    .C0(\p_ball_N_229[8] ), .B0(\p_padA_N_440[8] ), .F0(n17_2), 
    .F1(n17_adj_2358));
  SLICE_432 SLICE_432( .D1(x_ball_dir), .C1(total_reset), .B1(\rst_cnt[25] ), 
    .A1(game_en), .B0(reset_n_c), .A0(rst_n), .F0(total_reset), 
    .F1(\col_ctrl/n750 ));
  SLICE_433 SLICE_433( .D1(y_ball_dir), .B1(\col_ctrl/n17430 ), 
    .D0(total_reset), .C0(\col_ctrl/y_ball_dir_N_1944 ), .B0(y_ball_dir), 
    .A0(\col_ctrl/n17430 ), .F0(n16466), .F1(\col_ctrl/n607 ));
  SLICE_434 SLICE_434( .D1(\p_padB_N_522[10] ), .C1(n21228), 
    .B1(\p_padB_N_522[11] ), .A1(\p_padB_N_522[12] ), .C0(n21306), 
    .B0(\p_padB_N_522[9] ), .A0(\ypix[9] ), .F0(n21228), .F1(p_padB_N_521));
  SLICE_435 SLICE_435( .D1(n4165), .C1(\disp_ctrl/n7_adj_2243 ), .B1(n4213), 
    .A1(\xpix[9] ), .D0(p_padB_N_521), .C0(\disp_ctrl/p_padB_N_628 ), 
    .B0(\disp_ctrl/n17_adj_2245 ), .A0(n10), .F0(\disp_ctrl/n7_adj_2243 ), 
    .F1(\disp_ctrl/n10_c ));
  SLICE_437 SLICE_437( .C1(n21305), .B1(\p_padB_N_522[8] ), .A1(\ypix[8] ), 
    .D0(n14_adj_2340), .C0(n20996), .B0(n15_adj_2339), .A0(n21229), 
    .F0(n21305), .F1(n21306));
  SLICE_439 SLICE_439( .D1(\p_padB_N_522[7] ), .C1(n21308), .B1(\ypix[7] ), 
    .D0(\p_padB_N_522[6] ), .C0(n21307), .A0(\ypix[6] ), .F0(n21308), 
    .F1(n14_adj_2340));
  SLICE_440 SLICE_440( .D1(n11_adj_2342), .C1(n13_adj_2341), .B1(n9_adj_2343), 
    .A1(n20674), .D0(\p_padB_N_522[6] ), .C0(\ypix[6] ), .F0(n13_adj_2341), 
    .F1(n20996));
  SLICE_441 SLICE_441( .D1(\ypix[3] ), .C1(\disp_ctrl/p_ball_s1_N_686[2] ), 
    .B1(\disp_ctrl/p_ball_s1_N_686[3] ), .A1(\ypix[2] ), 
    .D0(\p_padB_N_522[3] ), .C0(\p_padB_N_522[2] ), .B0(\ypix[2] ), 
    .A0(\ypix[3] ), .F0(n20674), .F1(\disp_ctrl/n20592 ));
  SLICE_442 SLICE_442( .D1(\p_padB_N_522[5] ), .C1(n4_adj_2345), 
    .B1(\ypix[5] ), .D0(\p_padB_N_522[1] ), .C0(\ypix[1] ), 
    .B0(\p_padB_N_522[0] ), .A0(\ypix[0] ), .F0(n4_adj_2345), .F1(n21307));
  SLICE_444 SLICE_444( .C1(n18), .A1(\xpix[9] ), .D0(\xpix[3] ), 
    .C0(n6_adj_2337), .B0(\xpix[4] ), .A0(n3912), .F0(n18), .F1(p_padA_N_368));
  SLICE_445 SLICE_445( .D0(n4282), .C0(p_padA_N_368), .B0(\xpix[4] ), 
    .A0(n8403), .F0(\disp_ctrl/n16389 ));
  SLICE_447 SLICE_447( .D0(\disp_ctrl/scrB_mod/n4126 ), 
    .C0(\disp_ctrl/scrB_mod/n8432 ), .B0(n18), .A0(\xpix[9] ), 
    .F0(\disp_ctrl/scrB_mod/n7 ));
  SLICE_448 SLICE_448( .C1(n6_adj_2344), .B1(\p_padB_N_522[4] ), 
    .A1(\ypix[4] ), .D0(\p_padB_N_522[3] ), .C0(\p_padB_N_522[2] ), 
    .A0(\ypix[3] ), .F0(n6_adj_2344), .F1(n21229));
  SLICE_450 SLICE_450( .D1(total_reset), .C1(power_en_N_1779), 
    .B1(power_spawn), .A1(game_en), .D0(\col_ctrl/power_en_N_1784 ), 
    .C0(\col_ctrl/power_en_N_1887 ), .B0(\col_ctrl/n10_adj_2088 ), 
    .A0(power_en), .F0(power_en_N_1779), .F1(n16521));
  SLICE_452 SLICE_452( .D1(\p_ball_N_229[10]/sig_000/FeedThruLUT ), 
    .C1(n21248), .B1(\ypix[9] ), .A1(\p_ball_N_229[9] ), 
    .D0(\p_ball_N_229[8] ), .C0(n21247), .A0(\ypix[8] ), .F0(n21248), 
    .F1(p_ball_N_228));
  SLICE_454 SLICE_454( .D1(\ypix[8] ), .C1(\ypix[9] ), .D0(n4066), 
    .C0(n5_adj_2396), .B0(\ypix[8] ), .A0(\ypix[9] ), .F0(n16667), 
    .F1(\disp_ctrl/n4239 ));
  SLICE_456 SLICE_456( .D1(\disp_ctrl/p_padA_s_N_781[5] ), 
    .C1(\disp_ctrl/n4_c ), .A1(\ypix[5] ), .D0(\disp_ctrl/p_padA_s_N_781[1] ), 
    .C0(\ypix[1] ), .B0(\ypix[0] ), .A0(\disp_ctrl/p_padA_s_N_781[0] ), 
    .F0(\disp_ctrl/n4_c ), .F1(\disp_ctrl/n21283 ));
  SLICE_457 SLICE_457( .D1(\ypix[7] ), .C1(\disp_ctrl/n21284 ), 
    .B1(\disp_ctrl/p_padA_s_N_781[7] ), .D0(\disp_ctrl/p_padA_s_N_781[6] ), 
    .C0(\disp_ctrl/n21283 ), .A0(\ypix[6] ), .F0(\disp_ctrl/n21284 ), 
    .F1(\disp_ctrl/n14_adj_2320 ));
  SLICE_458 SLICE_458( .D1(\disp_ctrl/n15 ), .C1(\disp_ctrl/n11_c ), 
    .B1(\disp_ctrl/n17 ), .A1(\disp_ctrl/n7_c ), .D0(\p_padA_N_440[5] ), 
    .A0(\ypix[5] ), .F0(\disp_ctrl/n11_c ), .F1(\disp_ctrl/n18518 ));
  SLICE_459 SLICE_459( .D1(\disp_ctrl/n14_adj_2215 ), .C1(\disp_ctrl/n20892 ), 
    .B1(\disp_ctrl/n21159 ), .A1(\disp_ctrl/n15 ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/n20890 ), .B0(\p_padA_N_440[6] ), .A0(\disp_ctrl/n11_c ), 
    .F0(\disp_ctrl/n20892 ), .F1(\disp_ctrl/n21251 ));
  SLICE_460 SLICE_460( .C1(\disp_ctrl/n4_adj_2173 ), 
    .B1(\disp_ctrl/p_padB_s_N_859[5] ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[1] ), .C0(\disp_ctrl/p_padB_s_N_859[0] ), 
    .B0(\ypix[1] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2173 ), 
    .F1(\disp_ctrl/n21263 ));
  SLICE_461 SLICE_461( .D1(\disp_ctrl/p_padB_s_N_859[7] ), 
    .C1(\disp_ctrl/n21264 ), .B1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[6] ), .C0(\disp_ctrl/n21263 ), 
    .A0(\ypix[6] ), .F0(\disp_ctrl/n21264 ), .F1(n21142));
  SLICE_462 SLICE_462( .D1(\ypix[7] ), .A1(\y_ball[7] ), 
    .D0(\p_padA_N_440[7] ), .A0(\ypix[7] ), .F0(\disp_ctrl/n15 ), 
    .F1(\disp_ctrl/n15_adj_2177 ));
  SLICE_466 SLICE_466( .D1(\disp_ctrl/p_padB_s_N_859[4] ), 
    .C1(\disp_ctrl/n20664 ), .A1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[2] ), .C0(\ypix[2] ), .B0(\ypix[3] ), 
    .A0(\disp_ctrl/p_padB_s_N_859[3] ), .F0(\disp_ctrl/n20664 ), 
    .F1(\disp_ctrl/n21004 ));
  SLICE_469 SLICE_469( .C1(\disp_ctrl/n21260 ), .B1(\xpix[9] ), 
    .A1(\disp_ctrl/p_ball_s2_N_732[9] ), .D0(\disp_ctrl/p_ball_s2_N_732[8] ), 
    .C0(\disp_ctrl/n21259 ), .A0(\xpix[8] ), .F0(\disp_ctrl/n21260 ), 
    .F1(\disp_ctrl/n21146 ));
  SLICE_470 SLICE_470( .D1(\xpix[7] ), .C1(\p_ball_N_195[7] ), 
    .D0(\x_ball[7] ), .A0(\xpix[7] ), .F0(\disp_ctrl/n15_adj_2174 ), 
    .F1(n22861));
  SLICE_471 SLICE_471( .C1(\disp_ctrl/n21233 ), .B1(\xpix[8] ), 
    .A1(\x_ball[8] ), .D0(\disp_ctrl/n14_adj_2265 ), .C0(\disp_ctrl/n20932 ), 
    .B0(\disp_ctrl/n15_adj_2174 ), .A0(\disp_ctrl/n21181 ), 
    .F0(\disp_ctrl/n21233 ), .F1(\disp_ctrl/n21234 ));
  SLICE_472 SLICE_472( .C1(\xpix[4] ), .B1(\ypix[4] ), .D0(\xpix[4] ), 
    .B0(\x_ball[4] ), .F0(\disp_ctrl/n9_c ), .F1(\disp_ctrl/n1130[0] ));
  SLICE_473 SLICE_473( .D1(\disp_ctrl/n9_c ), .C1(\disp_ctrl/n13_c ), 
    .B1(\disp_ctrl/n11_adj_2175 ), .A1(\disp_ctrl/n20743 ), .B0(\xpix[6] ), 
    .A0(\x_ball[6] ), .F0(\disp_ctrl/n13_c ), .F1(\disp_ctrl/n20932 ));
  SLICE_475 SLICE_475( .D1(\disp_ctrl/n14 ), .C1(\disp_ctrl/n20872 ), 
    .B1(\disp_ctrl/n21183 ), .A1(\disp_ctrl/n22814 ), .D0(\disp_ctrl/n22818 ), 
    .C0(\disp_ctrl/n20870 ), .B0(\xpix[6] ), 
    .A0(\disp_ctrl/p_ball_s2_N_732[6] ), .F0(\disp_ctrl/n20872 ), 
    .F1(\disp_ctrl/n21259 ));
  SLICE_476 SLICE_476( .D1(\disp_ctrl/p_ball_s2_N_732[7] ), 
    .C1(\disp_ctrl/n21226 ), .B1(\xpix[7] ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[6] ), .C0(\disp_ctrl/n21225 ), 
    .B0(\xpix[6] ), .F0(\disp_ctrl/n21226 ), .F1(\disp_ctrl/n14 ));
  SLICE_478 SLICE_478( .C1(\disp_ctrl/n6_adj_2176 ), .B1(\xpix[4] ), 
    .A1(\disp_ctrl/p_ball_s2_N_732[4] ), .D0(\disp_ctrl/p_ball_s2_N_732[3] ), 
    .C0(\disp_ctrl/p_ball_s2_N_732[2] ), .A0(\xpix[3] ), 
    .F0(\disp_ctrl/n6_adj_2176 ), .F1(\disp_ctrl/n21183 ));
  SLICE_481 SLICE_481( .D1(\disp_ctrl/p_ball_s2_N_732[4] ), 
    .C1(\disp_ctrl/n20808 ), .B1(\xpix[4] ), 
    .D0(\disp_ctrl/p_ball_s2_N_732[2] ), .C0(\disp_ctrl/p_ball_s2_N_732[3] ), 
    .B0(\xpix[2] ), .A0(\xpix[3] ), .F0(\disp_ctrl/n20808 ), 
    .F1(\disp_ctrl/n20870 ));
  SLICE_483 SLICE_483( .D1(\ypix[8] ), .C1(\disp_ctrl/n21217 ), 
    .A1(\y_ball[8] ), .D0(\disp_ctrl/n14_adj_2318 ), .C0(\disp_ctrl/n20942 ), 
    .B0(\disp_ctrl/n21179 ), .A0(\disp_ctrl/n15_adj_2177 ), 
    .F0(\disp_ctrl/n21217 ), .F1(\disp_ctrl/n21218 ));
  SLICE_484 SLICE_484( .D1(\disp_ctrl/p_ball_s2_N_732[5] ), 
    .C1(\disp_ctrl/n4_adj_2178 ), .B1(\xpix[5] ), .D0(\xpix[0] ), 
    .C0(\disp_ctrl/p_ball_s2_N_732[0] ), .B0(\disp_ctrl/p_ball_s2_N_732[1] ), 
    .A0(\xpix[1] ), .F0(\disp_ctrl/n4_adj_2178 ), .F1(\disp_ctrl/n21225 ));
  SLICE_486 SLICE_486( .D1(\y_padA[4] ), .B1(\y_ball[4] ), .C0(\ypix[4] ), 
    .A0(\y_ball[4] ), .F0(\disp_ctrl/n9_adj_2179 ), 
    .F1(\col_ctrl/n9_adj_2114 ));
  SLICE_487 SLICE_487( .D1(\disp_ctrl/n11_adj_2181 ), 
    .C1(\disp_ctrl/n13_adj_2180 ), .B1(\disp_ctrl/n9_adj_2179 ), 
    .A1(\disp_ctrl/n20732 ), .B0(\y_ball[6] ), .A0(\ypix[6] ), 
    .F0(\disp_ctrl/n13_adj_2180 ), .F1(\disp_ctrl/n20942 ));
  SLICE_489 SLICE_489( .D1(n21142), .C1(n21007), .B1(n22775), .A1(n21147), 
    .D0(\disp_ctrl/n22781 ), .C0(\disp_ctrl/n21004 ), 
    .B0(\disp_ctrl/p_padB_s_N_859[6] ), .A0(\ypix[6] ), .F0(n21007), 
    .F1(\vga_ctrl/n21309 ));
  SLICE_490 SLICE_490( .C1(\disp_ctrl/n6_adj_2182 ), 
    .B1(\disp_ctrl/p_padB_s_N_859[4] ), .A1(\ypix[4] ), .C0(\ypix[3] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[3] ), .A0(\disp_ctrl/p_padB_s_N_859[2] ), 
    .F0(\disp_ctrl/n6_adj_2182 ), .F1(n21147));
  SLICE_492 SLICE_492( .D1(\disp_ctrl/n12_c ), .C1(\disp_ctrl/n15_adj_2183 ), 
    .B1(\disp_ctrl/n11_adj_2184 ), .D0(\disp_ctrl/p_padA_s_N_781[4] ), 
    .C0(\ypix[6] ), .B0(\ypix[4] ), .A0(\disp_ctrl/p_padA_s_N_781[6] ), 
    .F0(\disp_ctrl/n15_adj_2183 ), .F1(\disp_ctrl/n18_adj_2296 ));
  SLICE_494 SLICE_494( .D1(\disp_ctrl/p_padB_s_N_897[9] ), .C1(\ypix[9] ), 
    .B1(\ypix[1] ), .A1(\disp_ctrl/p_padB_s_N_897[1] ), 
    .D0(\disp_ctrl/p_padA_s_N_819[9] ), .C0(\disp_ctrl/p_padA_s_N_819[1] ), 
    .B0(\ypix[9] ), .A0(\ypix[1] ), .F0(\disp_ctrl/n13_adj_2185 ), 
    .F1(\disp_ctrl/n13_adj_2217 ));
  SLICE_495 SLICE_495( .D1(\disp_ctrl/n16 ), .C1(\disp_ctrl/n14_adj_2189 ), 
    .B1(\disp_ctrl/n15_adj_2186 ), .A1(\disp_ctrl/n13_adj_2185 ), 
    .D0(\disp_ctrl/p_padA_s_N_819[4] ), .C0(\disp_ctrl/p_padA_s_N_819[5] ), 
    .B0(\ypix[4] ), .A0(\ypix[5] ), .F0(\disp_ctrl/n14_adj_2189 ), 
    .F1(\disp_ctrl/n17602 ));
  SLICE_497 SLICE_497( .D1(\disp_ctrl/p_padB_s_N_848[5]_2 ), .C1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[5] ), .C0(\ypix[5] ), 
    .F0(\disp_ctrl/n22781 ), .F1(\disp_ctrl/n11_adj_2261 ));
  SLICE_498 SLICE_498( .DI1(\col_ctrl/n62_adj_2136[8]/sig_010/FeedThruLUT ), 
    .B1(\col_ctrl/n62_adj_2136[8] ), .D0(\xpix[7] ), .A0(\power_pos_x[7] ), 
    .CE(\col_ctrl/n5169 ), .LSR(\col_ctrl/n5174 ), .CLK(clk), 
    .Q1(\power_pos_x[7] ), .F0(\disp_ctrl/n15_adj_2187 ), 
    .F1(\col_ctrl/n62_adj_2136[8]/sig_010/FeedThruLUT ));
  SLICE_499 SLICE_499( .D1(\power_pos_x[8] ), .C1(\disp_ctrl/n21269 ), 
    .B1(\xpix[8] ), .D0(\disp_ctrl/n21109 ), .C0(\disp_ctrl/n20566 ), 
    .B0(\disp_ctrl/n15_adj_2187 ), .A0(\disp_ctrl/n21130 ), 
    .F0(\disp_ctrl/n21269 ), .F1(\disp_ctrl/n21270 ));
  SLICE_500 SLICE_500( .D1(\disp_ctrl/p_ball_s1_N_675[4] ), .B1(\xpix[4] ), 
    .B0(\power_pos_x[4] ), .A0(\xpix[4] ), .F0(\disp_ctrl/n9_adj_2188 ), 
    .F1(\disp_ctrl/n5_adj_2290 ));
  SLICE_501 SLICE_501( .D1(\disp_ctrl/n9_adj_2188 ), 
    .C1(\disp_ctrl/n13_adj_2191 ), .B1(\disp_ctrl/n20546 ), 
    .A1(\disp_ctrl/n11_adj_2194 ), .D0(\xpix[6] ), .A0(\power_pos_x[6] ), 
    .F0(\disp_ctrl/n13_adj_2191 ), .F1(\disp_ctrl/n20566 ));
  SLICE_502 SLICE_502( .D1(\disp_ctrl/n12_adj_2190 ), .C1(\disp_ctrl/n1_c ), 
    .B1(\disp_ctrl/p_padA_s_N_819[6] ), .A1(\ypix[6] ), .D0(\p_padA_N_440[0] ), 
    .B0(\ypix[0] ), .F0(\disp_ctrl/n1_c ), .F1(\disp_ctrl/n16 ));
  SLICE_504 SLICE_504( .C1(\xpix[9] ), .A1(\disp_ctrl/p_ball_s1_N_675[9] ), 
    .C0(\disp_ctrl/n21270 ), .B0(\xpix[9] ), .A0(\power_pos_x[9] ), 
    .F0(p_powerup_N_924), .F1(\disp_ctrl/n19_adj_2286 ));
  SLICE_506 SLICE_506( .D1(\disp_ctrl/n12_adj_2195 ), 
    .C1(\disp_ctrl/n15_adj_2192 ), .B1(\disp_ctrl/n11_adj_2193 ), 
    .D0(\disp_ctrl/p_padA_s_N_830[6] ), .C0(\ypix[6] ), 
    .B0(\disp_ctrl/p_padA_s_N_830[4] ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n15_adj_2192 ), .F1(\disp_ctrl/n18_adj_2299 ));
  SLICE_509 SLICE_509( .D1(rst_n), .C1(\disp_ctrl/n3497 ), .B1(gmv_flash), 
    .A1(\disp_ctrl/n1130[0] ), .D0(right_N_189), .C0(\disp_ctrl/n6_adj_2196 ), 
    .B0(lossA), .A0(n8690), .F0(\disp_ctrl/n3497 ), 
    .F1(\disp_ctrl/p_gameover ));
  SLICE_510 SLICE_510( .C1(\disp_ctrl/n4_adj_2198 ), .B1(\power_pos_x[5] ), 
    .A1(\xpix[5] ), .D0(\xpix[0] ), .C0(\power_pos_x[1] ), .B0(\xpix[1] ), 
    .A0(\power_pos_x[0] ), .F0(\disp_ctrl/n4_adj_2198 ), 
    .F1(\disp_ctrl/n21271 ));
  SLICE_512 SLICE_512( .D1(\disp_ctrl/n11_adj_2204 ), 
    .C1(\disp_ctrl/n13_adj_2203 ), .B1(\disp_ctrl/n20757 ), 
    .A1(\disp_ctrl/n9_adj_2202 ), .D0(\y_padA[6] ), .C0(\ypix[6] ), 
    .F0(\disp_ctrl/n13_adj_2203 ), .F1(\disp_ctrl/n20922 ));
  SLICE_513 SLICE_513( .C1(\disp_ctrl/n21237 ), .B1(\y_padA[8] ), 
    .A1(\ypix[8] ), .D0(\disp_ctrl/n14_adj_2200 ), .C0(\disp_ctrl/n20922 ), 
    .B0(\disp_ctrl/n15_adj_2199 ), .A0(\disp_ctrl/n21177 ), 
    .F0(\disp_ctrl/n21237 ), .F1(\disp_ctrl/n21238 ));
  SLICE_514 SLICE_514( .D1(\xpix[2] ), .C1(\disp_ctrl/n17394 ), .B1(\xpix[1] ), 
    .A1(\xpix[0] ), .D0(\disp_ctrl/n4_adj_2206 ), .C0(\disp_ctrl/n18_c ), 
    .B0(\disp_ctrl/n13_adj_2205 ), .A0(\disp_ctrl/n14_adj_2207 ), 
    .F0(\disp_ctrl/n17394 ), .F1(\disp_ctrl/n6_adj_2305 ));
  SLICE_516 SLICE_516( .D1(\disp_ctrl/n17459 ), .C1(\disp_ctrl/n13_adj_2208 ), 
    .B1(\disp_ctrl/n18_adj_2209 ), .A1(\disp_ctrl/n14_adj_2210 ), 
    .D0(\disp_ctrl/p_padB_s_N_908[3] ), .C0(\ypix[3] ), .B0(\ypix[1] ), 
    .A0(\disp_ctrl/p_padB_s_N_908[1] ), .F0(\disp_ctrl/n13_adj_2208 ), 
    .F1(\disp_ctrl/n4_adj_2206 ));
  SLICE_517 SLICE_517( .D1(\disp_ctrl/p_padA_s_N_781[9] ), 
    .C1(\disp_ctrl/p_padA_s_N_781[2] ), .B1(\ypix[9] ), .A1(\ypix[2] ), 
    .D0(\disp_ctrl/p_padB_s_N_908[2] ), .C0(\disp_ctrl/p_padB_s_N_908[9] ), 
    .B0(\ypix[2] ), .A0(\ypix[9] ), .F0(\disp_ctrl/n14_adj_2210 ), 
    .F1(\disp_ctrl/n14_adj_2297 ));
  SLICE_518 SLICE_518( .D1(\disp_ctrl/n11_adj_2212 ), 
    .C1(\disp_ctrl/n15_adj_2211 ), .A1(\disp_ctrl/n12_adj_2213 ), 
    .D0(\disp_ctrl/p_padB_s_N_859[4] ), .C0(\ypix[4] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[6] ), .A0(\ypix[6] ), 
    .F0(\disp_ctrl/n15_adj_2211 ), .F1(\disp_ctrl/n18_c ));
  SLICE_519 SLICE_519( .C1(\disp_ctrl/p_padB_s_N_859[7] ), .A1(\ypix[7] ), 
    .D0(\p_padB_s_N_859[8] ), .C0(\ypix[8] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[7] ), .A0(\ypix[7] ), 
    .F0(\disp_ctrl/n12_adj_2213 ), .F1(n22775));
  SLICE_520 SLICE_520( .D1(\y_padA[5] ), .C1(\disp_ctrl/n4_adj_2214 ), 
    .B1(\ypix[5] ), .D0(\y_padA[1] ), .C0(\p_padA_N_440[0] ), .B0(\ypix[1] ), 
    .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2214 ), .F1(\disp_ctrl/n21235 ));
  SLICE_522 SLICE_522( .D1(p_padA_N_332), .C1(\disp_ctrl/n21252 ), 
    .B1(\p_padA_N_440[9] ), .A1(\ypix[9] ), .D0(\ypix[8] ), 
    .C0(\disp_ctrl/n21251 ), .B0(\p_padA_N_440[8] ), .F0(\disp_ctrl/n21252 ), 
    .F1(\disp_ctrl/p_padA_N_436 ));
  SLICE_524 SLICE_524( .D1(\ypix[7] ), .C1(\disp_ctrl/n21250 ), 
    .B1(\p_padA_N_440[7] ), .D0(\p_padA_N_440[6] ), .C0(\disp_ctrl/n21249 ), 
    .B0(\ypix[6] ), .F0(\disp_ctrl/n21250 ), .F1(\disp_ctrl/n14_adj_2215 ));
  SLICE_526 SLICE_526( .C1(\disp_ctrl/n6_adj_2216 ), .B1(\ypix[4] ), 
    .A1(\p_padA_N_440[4] ), .D0(\p_padA_N_440[3] ), .C0(\ypix[3] ), 
    .A0(\p_padA_N_440[2] ), .F0(\disp_ctrl/n6_adj_2216 ), 
    .F1(\disp_ctrl/n21159 ));
  SLICE_528 SLICE_528( .D1(\disp_ctrl/n15_adj_2218 ), 
    .C1(\disp_ctrl/n14_adj_2219 ), .B1(\disp_ctrl/n13_adj_2217 ), 
    .A1(\disp_ctrl/n16_adj_2220 ), .D0(\ypix[4] ), 
    .C0(\disp_ctrl/p_padB_s_N_897[5] ), .B0(\disp_ctrl/p_padB_s_N_897[4] ), 
    .A0(\ypix[5] ), .F0(\disp_ctrl/n14_adj_2219 ), .F1(\disp_ctrl/n17459 ));
  SLICE_529 SLICE_529( .D1(\disp_ctrl/n12_adj_2227 ), .C1(n1), .B1(\ypix[6] ), 
    .A1(\disp_ctrl/p_padB_s_N_897[6] ), .D0(\p_padB_N_629[0] ), .B0(\ypix[0] ), 
    .F0(n1), .F1(\disp_ctrl/n16_adj_2220 ));
  SLICE_530 SLICE_530( .D1(\disp_ctrl/n12_adj_2223 ), 
    .C1(\disp_ctrl/n15_adj_2221 ), .B1(\disp_ctrl/n11_adj_2222 ), 
    .D0(\ypix[6] ), .C0(\disp_ctrl/p_padB_s_N_908[4] ), .B0(\ypix[4] ), 
    .A0(\disp_ctrl/p_padB_s_N_908[6] ), .F0(\disp_ctrl/n15_adj_2221 ), 
    .F1(\disp_ctrl/n18_adj_2209 ));
  SLICE_531 SLICE_531( .D1(\ypix[7] ), .C1(\disp_ctrl/p_padA_s_N_830[8] ), 
    .B1(\disp_ctrl/p_padA_s_N_830[7] ), .A1(\ypix[8] ), 
    .D0(\disp_ctrl/p_padB_s_N_908[8] ), .C0(\disp_ctrl/p_padB_s_N_908[7] ), 
    .B0(\ypix[8] ), .A0(\ypix[7] ), .F0(\disp_ctrl/n12_adj_2223 ), 
    .F1(\disp_ctrl/n12_adj_2195 ));
  SLICE_532 SLICE_532( .D1(\xpix[5] ), .B1(\x_ball[5] ), .C0(\xpix[6] ), 
    .B0(\disp_ctrl/n3898 ), .A0(\xpix[5] ), .F0(n18_adj_2348), 
    .F1(\disp_ctrl/n11_adj_2175 ));
  SLICE_533 SLICE_533( .D1(\xpix[4] ), .C1(n17391), .B1(\xpix[2] ), 
    .A1(n18_adj_2348), .D0(\disp_ctrl/n4_adj_2295 ), 
    .C0(\disp_ctrl/n18_adj_2296 ), .B0(\disp_ctrl/n14_adj_2297 ), 
    .A0(\disp_ctrl/n13_adj_2294 ), .F0(n17391), .F1(n8_adj_2401));
  SLICE_534 SLICE_534( .D1(\p_padA_N_440[5] ), .C1(\disp_ctrl/n4_adj_2225 ), 
    .A1(\ypix[5] ), .D0(\p_padA_N_440[0] ), .C0(\ypix[1] ), 
    .B0(\p_padA_N_440[1] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2225 ), 
    .F1(\disp_ctrl/n21249 ));
  SLICE_536 SLICE_536( .D1(\p_padA_N_440[4] ), .C1(\disp_ctrl/n20787 ), 
    .B1(\ypix[4] ), .D0(\p_padA_N_440[3] ), .C0(\p_padA_N_440[2] ), 
    .B0(\ypix[2] ), .A0(\ypix[3] ), .F0(\disp_ctrl/n20787 ), 
    .F1(\disp_ctrl/n20890 ));
  SLICE_538 SLICE_538( .C0(\disp_ctrl/p_padA_s_N_781[5] ), .B0(\ypix[5] ), 
    .F0(\disp_ctrl/n22803 ));
  SLICE_539 SLICE_539( .D1(\disp_ctrl/n14_adj_2320 ), .C1(\disp_ctrl/n21038 ), 
    .B1(\disp_ctrl/n22796 ), .A1(\disp_ctrl/n21111 ), 
    .D0(\disp_ctrl/p_padA_s_N_781[6] ), .C0(\disp_ctrl/n21036 ), 
    .B0(\disp_ctrl/n22803 ), .A0(\ypix[6] ), .F0(\disp_ctrl/n21038 ), 
    .F1(\disp_ctrl/n21285 ));
  SLICE_540 SLICE_540( .D1(\disp_ctrl/p_padA_s_N_781[4] ), 
    .C1(\disp_ctrl/n20617 ), .B1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padA_s_N_781[2] ), .C0(\disp_ctrl/p_padA_s_N_781[3] ), 
    .B0(\ypix[2] ), .A0(\ypix[3] ), .F0(\disp_ctrl/n20617 ), 
    .F1(\disp_ctrl/n21036 ));
  SLICE_542 SLICE_542( .D1(\xpix[4] ), .C1(\disp_ctrl/n6_adj_2197 ), 
    .B1(\power_pos_x[4] ), .C0(\xpix[3] ), .B0(\power_pos_x[3] ), 
    .A0(\xpix[2] ), .F0(\disp_ctrl/n6_adj_2197 ), .F1(\disp_ctrl/n21109 ));
  SLICE_544 SLICE_544( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_2228 ), 
    .A1(\y_ball[4] ), .D0(\ypix[3] ), .C0(\y_ball[3] ), .A0(\ypix[2] ), 
    .F0(\disp_ctrl/n6_adj_2228 ), .F1(\disp_ctrl/n21179 ));
  SLICE_546 SLICE_546( .D1(\xpix[4] ), .C1(\disp_ctrl/n6_adj_2229 ), 
    .B1(\x_ball[4] ), .D0(\xpix[3] ), .C0(\xpix[2] ), .A0(\x_ball[3] ), 
    .F0(\disp_ctrl/n6_adj_2229 ), .F1(\disp_ctrl/n21181 ));
  SLICE_548 SLICE_548( .D1(\disp_ctrl/p_ball_s1_N_686[4] ), 
    .C1(\disp_ctrl/n6_adj_2230 ), .B1(\ypix[4] ), .D0(\ypix[2] ), 
    .C0(\ypix[3] ), .A0(\disp_ctrl/p_ball_s1_N_686[3] ), 
    .F0(\disp_ctrl/n6_adj_2230 ), .F1(\disp_ctrl/n21121 ));
  SLICE_551 SLICE_551( .D1(\disp_ctrl/n11_adj_2316 ), 
    .C1(\disp_ctrl/n13_adj_2315 ), .B1(\disp_ctrl/n20592 ), 
    .A1(\disp_ctrl/n9_adj_2314 ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/p_ball_s1_N_686[6] ), .F0(\disp_ctrl/n13_adj_2315 ), 
    .F1(\disp_ctrl/n21050 ));
  SLICE_553 SLICE_553( .D1(\disp_ctrl/p_padA_s_N_769 ), 
    .C1(\disp_ctrl/n17684 ), .B1(\xpix[1] ), .A1(\xpix[0] ), .D0(\xpix[3] ), 
    .C0(\disp_ctrl/n5_adj_2319 ), .B0(\xpix[4] ), .A0(\xpix[2] ), 
    .F0(\disp_ctrl/n17684 ), .F1(\disp_ctrl/p_padA_s_N_766 ));
  SLICE_554 SLICE_554( .D1(\disp_ctrl/n21061 ), .C1(\disp_ctrl/n21067 ), 
    .B1(\disp_ctrl/n16_adj_2231 ), .A1(\disp_ctrl/n17_adj_2232 ), 
    .D0(\disp_ctrl/n15_adj_2233 ), .C0(\disp_ctrl/n21058 ), 
    .B0(\disp_ctrl/n11_adj_2235 ), .A0(\disp_ctrl/n13_adj_2234 ), 
    .F0(\disp_ctrl/n21067 ), .F1(n21066));
  SLICE_555 SLICE_555( .D1(\disp_ctrl/p_padA_s_N_770[8]_2 ), .C1(\ypix[8] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[8]_2 ), .C0(\disp_ctrl/n21317 ), 
    .B0(\ypix[8] ), .F0(\disp_ctrl/n16_adj_2231 ), 
    .F1(\disp_ctrl/n17_adj_2232 ));
  SLICE_557 SLICE_557( .D1(\p_padB_N_522[7] ), .B1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[7]_2 ), .C0(\ypix[7] ), 
    .F0(\disp_ctrl/n15_adj_2233 ), .F1(n15_adj_2339));
  SLICE_558 SLICE_558( .B1(\ypix[7] ), .A1(\p_padB_N_629[7] ), .D0(\ypix[8] ), 
    .C0(\ypix[7] ), .B0(\p_padB_N_629[7] ), .A0(\p_padB_N_629[8] ), 
    .F0(n18445), .F1(\disp_ctrl/n22937 ));
  SLICE_559 SLICE_559( .D1(n1), .C1(n13_adj_2375), .B1(n19_adj_2374), 
    .A1(n18445), .D0(\p_padB_N_629[6] ), .B0(\ypix[6] ), .F0(n13_adj_2375), 
    .F1(n18506));
  SLICE_560 SLICE_560( .D1(\disp_ctrl/p_padA_s_N_770[5]_2 ), 
    .C1(\disp_ctrl/n4_adj_2236 ), .B1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[1]_2 ), .C0(\disp_ctrl/p_padA_s_N_770[0]_2 ), 
    .B0(\ypix[1] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2236 ), 
    .F1(\disp_ctrl/n21315 ));
  SLICE_562 SLICE_562( .D1(\disp_ctrl/p_padA_s_N_770[2]_2 ), 
    .C1(\disp_ctrl/n9_adj_2238 ), .B1(\ypix[2] ), .A1(\disp_ctrl/n7_adj_2239 ), 
    .D0(\disp_ctrl/p_padA_s_N_770[4]_2 ), .A0(\ypix[4] ), 
    .F0(\disp_ctrl/n9_adj_2238 ), .F1(\disp_ctrl/n21058 ));
  SLICE_563 SLICE_563( .D1(\p_padA_N_440[3] ), .A1(\ypix[3] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[3]_2 ), .B0(\ypix[3] ), 
    .F0(\disp_ctrl/n7_adj_2239 ), .F1(\disp_ctrl/n7_c ));
  SLICE_564 SLICE_564( .D0(altcol_N_141), .C0(pixval_N_139), .F0(n4_adj_2369));
  SLICE_565 SLICE_565( .D0(\disp_ctrl/n16_adj_2268 ), 
    .C0(\disp_ctrl/n18_adj_2269 ), .B0(\disp_ctrl/n17_adj_2267 ), 
    .A0(\disp_ctrl/n15_adj_2266 ), .F0(altcol_N_141));
  SLICE_566 SLICE_566( .D0(\disp_ctrl/n8_c ), .C0(\disp_ctrl/n10_c ), 
    .B0(\disp_ctrl/n7_adj_2241 ), .A0(n18475), .F0(p_padB));
  SLICE_568 SLICE_568( .D1(\xpix[9] ), .C1(\disp_ctrl/n3826 ), .B1(n4165), 
    .A1(n4213), .D0(\xpix[4] ), .B0(\disp_ctrl/n6_adj_2249 ), .A0(\xpix[3] ), 
    .F0(\disp_ctrl/n3826 ), .F1(\disp_ctrl/n7_adj_2241 ));
  SLICE_570 SLICE_570( .D0(p_padB_N_521), .C0(n8661), .B0(p_padB_N_488), 
    .A0(\xpix[9] ), .F0(\disp_ctrl/n8_c ));
  SLICE_572 SLICE_572( .D1(p_padA), .C1(\disp_ctrl/n6_adj_2242 ), 
    .B1(\disp_ctrl/n5_c ), .A1(p_padB), .D0(\ypix[9] ), .C0(p_ball_N_194), 
    .B0(\disp_ctrl/n21218 ), .A0(\y_ball[9] ), .F0(\disp_ctrl/n6_adj_2242 ), 
    .F1(pixval_N_139));
  SLICE_573 SLICE_573( .D1(altcol_N_141), .C1(\vga_ctrl/n3352 ), 
    .B1(pixval_N_139), .D0(\ypix[9] ), .C0(n4213), .B0(\xpix[9] ), 
    .A0(\vga_ctrl/n8610 ), .F0(\vga_ctrl/n3352 ), .F1(\vga_ctrl/n3353 ));
  SLICE_574 SLICE_574( .D1(\p_padB_N_629[9] ), .C1(\disp_ctrl/n21262 ), 
    .A1(\ypix[9] ), .C0(\disp_ctrl/n21261 ), .B0(\ypix[8] ), 
    .A0(\p_padB_N_629[8] ), .F0(\disp_ctrl/n21262 ), 
    .F1(\disp_ctrl/p_padB_N_628 ));
  SLICE_576 SLICE_576( .D1(\disp_ctrl/n14_adj_2246 ), .C1(\disp_ctrl/n20862 ), 
    .B1(\disp_ctrl/n22937 ), .A1(\disp_ctrl/n21105 ), .D0(n11_adj_2376), 
    .C0(\disp_ctrl/n20860 ), .B0(\ypix[6] ), .A0(\p_padB_N_629[6] ), 
    .F0(\disp_ctrl/n20862 ), .F1(\disp_ctrl/n21261 ));
  SLICE_578 SLICE_578( .D1(\p_padB_N_629[7] ), .C1(\disp_ctrl/n21258 ), 
    .A1(\ypix[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n21257 ), 
    .A0(\p_padB_N_629[6] ), .F0(\disp_ctrl/n21258 ), 
    .F1(\disp_ctrl/n14_adj_2246 ));
  SLICE_580 SLICE_580( .D1(\p_padB_N_629[4] ), .C1(\disp_ctrl/n6_adj_2247 ), 
    .A1(\ypix[4] ), .D0(\ypix[3] ), .C0(\p_padB_N_629[3] ), 
    .B0(\p_padB_N_629[2] ), .F0(\disp_ctrl/n6_adj_2247 ), 
    .F1(\disp_ctrl/n21105 ));
  SLICE_583 SLICE_583( .D1(\xpix[3] ), .C1(\disp_ctrl/n6_adj_2249 ), 
    .B1(\xpix[5] ), .A1(\xpix[4] ), .D0(\xpix[2] ), .C0(\xpix[1] ), 
    .B0(\xpix[0] ), .F0(\disp_ctrl/n6_adj_2249 ), 
    .F1(\disp_ctrl/n12_adj_2328 ));
  SLICE_584 SLICE_584( .D1(\p_padB_N_629[5] ), .C1(\disp_ctrl/n4_adj_2250 ), 
    .A1(\ypix[5] ), .D0(\p_padB_N_629[1] ), .C0(\p_padB_N_629[0] ), 
    .B0(\ypix[0] ), .A0(\ypix[1] ), .F0(\disp_ctrl/n4_adj_2250 ), 
    .F1(\disp_ctrl/n21257 ));
  SLICE_586 SLICE_586( .C1(\disp_ctrl/n21245 ), .B1(\ypix[8] ), 
    .A1(\y_padB[8] ), .D0(\disp_ctrl/n21155 ), .C0(\disp_ctrl/n20912 ), 
    .B0(\disp_ctrl/n15_adj_2251 ), .A0(\disp_ctrl/n21154 ), 
    .F0(\disp_ctrl/n21245 ), .F1(\disp_ctrl/n21246 ));
  SLICE_588 SLICE_588( .D1(\disp_ctrl/n20767 ), .C1(\disp_ctrl/n13_adj_2254 ), 
    .B1(\disp_ctrl/n11_adj_2255 ), .A1(\disp_ctrl/n9_adj_2253 ), 
    .B0(\y_padB[6] ), .A0(\ypix[6] ), .F0(\disp_ctrl/n13_adj_2254 ), 
    .F1(\disp_ctrl/n20912 ));
  SLICE_589 SLICE_589( .D1(\disp_ctrl/p_padB_s_N_897[3] ), 
    .C1(\disp_ctrl/p_padB_s_N_897[2] ), .B1(\ypix[2] ), .A1(\ypix[3] ), 
    .D0(\y_padB[2] ), .C0(\y_padB[3] ), .B0(\ypix[3] ), .A0(\ypix[2] ), 
    .F0(\disp_ctrl/n20767 ), .F1(\disp_ctrl/n12_adj_2227 ));
  SLICE_590 SLICE_590( .C1(\disp_ctrl/n4_adj_2256 ), .B1(\ypix[5] ), 
    .A1(\y_padB[5] ), .D0(\ypix[0] ), .C0(\p_padB_N_629[0] ), .B0(\ypix[1] ), 
    .A0(\y_padB[1] ), .F0(\disp_ctrl/n4_adj_2256 ), .F1(\disp_ctrl/n21253 ));
  SLICE_592 SLICE_592( .D1(\ypix[4] ), .C1(\disp_ctrl/n20818 ), 
    .A1(\p_padB_N_629[4] ), .D0(\p_padB_N_629[3] ), .C0(\p_padB_N_629[2] ), 
    .B0(\ypix[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n20818 ), 
    .F1(\disp_ctrl/n20860 ));
  SLICE_594 SLICE_594( .D0(\disp_ctrl/n21234 ), .C0(p_ball_N_228), 
    .B0(\xpix[9] ), .A0(\x_ball[9] ), .F0(\disp_ctrl/n5_c ));
  SLICE_596 SLICE_596( .D1(\xpix[0] ), .C1(p_padB_s_N_847), 
    .B1(\vga_ctrl/n13 ), .A1(\xpix[9] ), .C0(n21268), .B0(\p_padB_s_N_848[9] ), 
    .A0(\ypix[9] ), .F0(p_padB_s_N_847), .F1(\vga_ctrl/n16 ));
  SLICE_598 SLICE_598( .D1(\disp_ctrl/p_padB_s_N_848[8]_2 ), 
    .C1(\disp_ctrl/n21267 ), .A1(\ypix[8] ), .D0(\disp_ctrl/n21098 ), 
    .C0(\disp_ctrl/n20852 ), .B0(\disp_ctrl/n15_adj_2257 ), 
    .A0(\disp_ctrl/n21095 ), .F0(\disp_ctrl/n21267 ), .F1(n21268));
  SLICE_600 SLICE_600( .D1(\disp_ctrl/n11_adj_2261 ), 
    .C1(\disp_ctrl/n13_adj_2260 ), .B1(\disp_ctrl/n9_adj_2259 ), 
    .A1(\disp_ctrl/n20828 ), .D0(\disp_ctrl/p_padB_s_N_848[6]_2 ), 
    .B0(\ypix[6] ), .F0(\disp_ctrl/n13_adj_2260 ), .F1(\disp_ctrl/n20852 ));
  SLICE_602 SLICE_602( .D1(\disp_ctrl/p_padB_s_N_848[5]_2 ), 
    .C1(\disp_ctrl/n4_adj_2262 ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padB_s_N_848[0]_2 ), .C0(\disp_ctrl/p_padB_s_N_848[1]_2 ), 
    .B0(\ypix[1] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n4_adj_2262 ), 
    .F1(\disp_ctrl/n21291 ));
  SLICE_605 SLICE_605( .D1(\xpix[9] ), .C1(n21282), .B1(\p_ball_N_195[9] ), 
    .A1(\p_ball_N_195[10]/sig_003/FeedThruLUT ), .D0(\p_ball_N_195[8] ), 
    .C0(n21281), .B0(\xpix[8] ), .F0(n21282), .F1(p_ball_N_194));
  SLICE_606 SLICE_606( .D1(\xpix[1] ), .C1(n4226), .B1(\xpix[2] ), 
    .A1(\xpix[5] ), .D0(\xpix[3] ), .B0(\xpix[4] ), .F0(n4226), 
    .F1(\disp_ctrl/scrA_mod/n4278 ));
  SLICE_607 SLICE_607( .D1(\xpix[2] ), .C1(\xpix[6] ), .B1(\xpix[5] ), 
    .A1(n4226), .D0(n4226), .C0(\xpix[5] ), .B0(\xpix[1] ), .A0(\xpix[2] ), 
    .F0(n8371), .F1(\disp_ctrl/scrB_mod/n8443 ));
  SLICE_608 SLICE_608( .D1(\ypix[4] ), .C1(\disp_ctrl/n6_adj_2258 ), 
    .A1(\disp_ctrl/p_padB_s_N_848[4]_2 ), .D0(\disp_ctrl/p_padB_s_N_848[3]_2 ), 
    .B0(\ypix[3] ), .A0(\ypix[2] ), .F0(\disp_ctrl/n6_adj_2258 ), 
    .F1(\disp_ctrl/n21095 ));
  SLICE_610 SLICE_610( .D1(\xpix[4] ), .C1(n8403), .B1(\xpix[5] ), 
    .A1(\xpix[6] ), .D0(\xpix[2] ), .C0(\xpix[3] ), .B0(\xpix[1] ), .F0(n8403), 
    .F1(\disp_ctrl/scrB_mod/n8447 ));
  SLICE_612 SLICE_612( .D1(\y_padB[4] ), .C1(\disp_ctrl/n6_adj_2252 ), 
    .A1(\ypix[4] ), .D0(\ypix[2] ), .B0(\y_padB[3] ), .A0(\ypix[3] ), 
    .F0(\disp_ctrl/n6_adj_2252 ), .F1(\disp_ctrl/n21155 ));
  SLICE_614 SLICE_614( .D1(\xpix[3] ), .C1(\xpix[6] ), .B1(\disp_ctrl/n4252 ), 
    .A1(\disp_ctrl/n6_adj_2263 ), .D0(\xpix[0] ), .C0(\xpix[2] ), 
    .B0(\xpix[1] ), .F0(\disp_ctrl/n6_adj_2263 ), 
    .F1(\disp_ctrl/scrB_mod/n14 ));
  SLICE_615 SLICE_615( .D1(\disp_ctrl/n4197 ), .C1(\disp_ctrl/scrB_mod/n12_c ), 
    .B1(n8371), .A1(\xpix[9] ), .D0(\disp_ctrl/n6_adj_2263 ), .C0(\xpix[5] ), 
    .B0(\xpix[4] ), .A0(\xpix[3] ), .F0(\disp_ctrl/scrB_mod/n12_c ), 
    .F1(\disp_ctrl/scrB_mod/n4128 ));
  SLICE_616 SLICE_616( .D1(\xpix[5] ), .C1(n6_adj_2371), .B1(\xpix[4] ), 
    .A1(\xpix[3] ), .D0(\xpix[0] ), .C0(\xpix[2] ), .B0(\xpix[1] ), 
    .F0(n6_adj_2371), .F1(\disp_ctrl/scrB_mod/n4_adj_2168 ));
  SLICE_617 SLICE_617( .D1(\x_ball[2] ), .C1(\xpix[2] ), .B1(\x_ball[3] ), 
    .A1(\xpix[3] ), .D0(n6_adj_2371), .C0(\xpix[3] ), .B0(\xpix[4] ), 
    .F0(n10_adj_2380), .F1(\disp_ctrl/n20743 ));
  SLICE_618 SLICE_618( .D1(\y_padA[4] ), .C1(\disp_ctrl/n6_adj_2201 ), 
    .B1(\ypix[4] ), .C0(\ypix[2] ), .B0(\ypix[3] ), .A0(\y_padA[3] ), 
    .F0(\disp_ctrl/n6_adj_2201 ), .F1(\disp_ctrl/n21177 ));
  SLICE_620 SLICE_620( .D1(\xpix[3] ), .C1(\disp_ctrl/p_ball_s1_N_675[3] ), 
    .D0(\disp_ctrl/p_ball_s1_N_675[3] ), .C0(\disp_ctrl/p_ball_s1_N_675[2] ), 
    .B0(\xpix[2] ), .A0(\xpix[3] ), .F0(\disp_ctrl/n20634 ), 
    .F1(\disp_ctrl/n7_adj_2309 ));
  SLICE_621 SLICE_621( .D1(\disp_ctrl/n5_adj_2290 ), 
    .C1(\disp_ctrl/n13_adj_2291 ), .B1(\disp_ctrl/n6_adj_2292 ), 
    .A1(\disp_ctrl/n20634 ), .D0(\disp_ctrl/p_ball_s1_N_675[6] ), 
    .B0(\xpix[6] ), .F0(\disp_ctrl/n13_adj_2291 ), .F1(\disp_ctrl/n21028 ));
  SLICE_622 SLICE_622( .D1(\disp_ctrl/p_padA_s_N_770[4]_2 ), 
    .C1(\disp_ctrl/n6_adj_2237 ), .B1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[3]_2 ), .C0(\ypix[3] ), .A0(\ypix[2] ), 
    .F0(\disp_ctrl/n6_adj_2237 ), .F1(\disp_ctrl/n21317 ));
  SLICE_625 SLICE_625( .D1(lossB), .C1(lossA), .B1(rst_n), .D0(\scrA[0] ), 
    .C0(\scrA[2] ), .A0(\scrA[1] ), .F0(lossA), 
    .F1(\rst_gen_inst/rst_cnt_25__N_58 ));
  SLICE_626 SLICE_626( .D1(\disp_ctrl/p_ball_s2 ), .C1(\disp_ctrl/n20 ), 
    .B1(\disp_ctrl/n18520 ), .A1(p_padB_s_N_844), .D0(\disp_ctrl/n1_c ), 
    .C0(\disp_ctrl/n18518 ), .B0(\disp_ctrl/n16389 ), 
    .A0(\disp_ctrl/n3_adj_2281 ), .F0(\disp_ctrl/n20 ), 
    .F1(\disp_ctrl/n17_adj_2267 ));
  SLICE_627 SLICE_627( .C1(\xpix[2] ), .A1(\disp_ctrl/p_ball_s1_N_675[2] ), 
    .D0(\vga_ctrl/n16 ), .C0(\vga_ctrl/n12_adj_2155 ), .B0(\xpix[2] ), 
    .A0(\xpix[1] ), .F0(p_padB_s_N_844), .F1(\disp_ctrl/n3_adj_2310 ));
  SLICE_628 SLICE_628( .D1(n8_adj_2401), .C1(\disp_ctrl/altcolB ), 
    .B1(\xpix[3] ), .A1(n12_adj_2400), .D0(\xpix[1] ), .B0(\xpix[0] ), 
    .F0(n12_adj_2400), .F1(\disp_ctrl/n16_adj_2268 ));
  SLICE_630 SLICE_630( .D1(\disp_ctrl/n13_adj_2272 ), .C1(\disp_ctrl/n22 ), 
    .B1(\disp_ctrl/p_gameover ), .A1(\disp_ctrl/n18512 ), 
    .D0(\disp_ctrl/n19_adj_2286 ), .C0(\disp_ctrl/n20_adj_2307 ), 
    .B0(\disp_ctrl/n7_adj_2309 ), .A0(\disp_ctrl/n14_adj_2308 ), 
    .F0(\disp_ctrl/n22 ), .F1(\disp_ctrl/n18_adj_2269 ));
  SLICE_632 SLICE_632( .C1(\disp_ctrl/p_ball_s1_N_675[0] ), .B1(\xpix[0] ), 
    .C0(\xpix[0] ), .A0(\xpix[1] ), .F0(n4_adj_2338), 
    .F1(\disp_ctrl/n1_adj_2311 ));
  SLICE_633 SLICE_633( .D1(n8_adj_2391), .C1(\vga_ctrl/n18459 ), 
    .B1(\xpix[7] ), .A1(n4_adj_2338), .C0(\xpix[4] ), .B0(\xpix[2] ), 
    .A0(\xpix[3] ), .F0(\vga_ctrl/n18459 ), .F1(\vga_ctrl/n4348 ));
  SLICE_634 SLICE_634( .D1(\disp_ctrl/p_ball_s1_N_675[4] ), 
    .C1(\disp_ctrl/n6_adj_2274 ), .A1(\xpix[4] ), 
    .D0(\disp_ctrl/p_ball_s1_N_675[3] ), .C0(\xpix[2] ), .A0(\xpix[3] ), 
    .F0(\disp_ctrl/n6_adj_2274 ), .F1(\disp_ctrl/n21099 ));
  SLICE_636 SLICE_636( .D1(\disp_ctrl/n13_adj_2279 ), 
    .C1(\disp_ctrl/n9_adj_2278 ), .B1(\disp_ctrl/n19_c ), 
    .A1(\disp_ctrl/n5_adj_2280 ), .C0(\ypix[4] ), .A0(\p_padA_N_440[4] ), 
    .F0(\disp_ctrl/n9_adj_2278 ), .F1(\disp_ctrl/n18520 ));
  SLICE_637 SLICE_637( .C0(\ypix[2] ), .B0(\p_padA_N_440[2] ), 
    .F0(\disp_ctrl/n5_adj_2280 ));
  SLICE_639 SLICE_639( .C1(\ypix[1] ), .A1(\p_padB_N_629[1] ), .D0(\ypix[1] ), 
    .C0(\p_padA_N_440[1] ), .F0(\disp_ctrl/n3_adj_2281 ), .F1(n3));
  SLICE_641 SLICE_641( .D1(\disp_ctrl/n4239 ), .C1(n8_adj_2403), .B1(n4066), 
    .A1(\ypix[4] ), .D0(\ypix[1] ), .C0(\ypix[0] ), .B0(\ypix[3] ), 
    .A0(\ypix[2] ), .F0(n8_adj_2403), .F1(\disp_ctrl/n4132 ));
  SLICE_642 SLICE_642( .D1(\disp_ctrl/p_ball_s1_N_675[8] ), 
    .C1(\disp_ctrl/n21289 ), .B1(\xpix[8] ), .D0(\disp_ctrl/n14_adj_2288 ), 
    .C0(\disp_ctrl/n21028 ), .B0(\disp_ctrl/n21099 ), 
    .A0(\disp_ctrl/n15_adj_2289 ), .F0(\disp_ctrl/n21289 ), 
    .F1(\disp_ctrl/n21290 ));
  SLICE_643 SLICE_643( .C1(\disp_ctrl/n21288 ), .B1(\xpix[7] ), 
    .A1(\disp_ctrl/p_ball_s1_N_675[7] ), .D0(\disp_ctrl/p_ball_s1_N_675[6] ), 
    .C0(\disp_ctrl/n21287 ), .A0(\xpix[6] ), .F0(\disp_ctrl/n21288 ), 
    .F1(\disp_ctrl/n14_adj_2288 ));
  SLICE_646 SLICE_646( .D1(\disp_ctrl/n17602 ), .C1(\disp_ctrl/n13_adj_2298 ), 
    .B1(\disp_ctrl/n14_adj_2300 ), .A1(\disp_ctrl/n18_adj_2299 ), 
    .D0(\ypix[1] ), .C0(\disp_ctrl/p_padA_s_N_830[1] ), .B0(\ypix[3] ), 
    .A0(\disp_ctrl/p_padA_s_N_830[3] ), .F0(\disp_ctrl/n13_adj_2298 ), 
    .F1(\disp_ctrl/n4_adj_2295 ));
  SLICE_647 SLICE_647( .D1(\ypix[9] ), .C1(\disp_ctrl/p_padB_s_N_859[2] ), 
    .B1(\ypix[2] ), .A1(\p_padB_s_N_859[9] ), 
    .D0(\disp_ctrl/p_padA_s_N_830[9] ), .C0(\disp_ctrl/p_padA_s_N_830[2] ), 
    .B0(\ypix[2] ), .A0(\ypix[9] ), .F0(\disp_ctrl/n14_adj_2300 ), 
    .F1(\disp_ctrl/n14_adj_2207 ));
  SLICE_648 SLICE_648( .D1(\disp_ctrl/p_ball_s1_N_675[5] ), 
    .C1(\disp_ctrl/n4_adj_2293 ), .A1(\xpix[5] ), .D0(\xpix[1] ), 
    .C0(\disp_ctrl/p_ball_s1_N_675[1] ), .B0(\disp_ctrl/p_ball_s1_N_675[0] ), 
    .A0(\xpix[0] ), .F0(\disp_ctrl/n4_adj_2293 ), .F1(\disp_ctrl/n21287 ));
  SLICE_650 SLICE_650( .D0(\disp_ctrl/p_padA_s_N_766 ), 
    .C0(\disp_ctrl/n6_adj_2305 ), .B0(\xpix[9] ), .A0(\disp_ctrl/n7_adj_2304 ), 
    .F0(\disp_ctrl/n13_adj_2272 ));
  SLICE_651 SLICE_651( .C1(\disp_ctrl/n22740 ), .B1(\xpix[4] ), .A1(\xpix[3] ), 
    .D0(\xpix[5] ), .C0(\xpix[8] ), .B0(\xpix[6] ), .A0(\xpix[7] ), 
    .F0(\disp_ctrl/n22740 ), .F1(\disp_ctrl/n7_adj_2304 ));
  SLICE_652 SLICE_652( .D1(\disp_ctrl/n15_adj_2289 ), 
    .C1(\disp_ctrl/n3_adj_2306 ), .B1(\disp_ctrl/n13_adj_2291 ), 
    .A1(\disp_ctrl/n17_adj_2287 ), .C0(\disp_ctrl/p_ball_s1_N_675[1] ), 
    .A0(\xpix[1] ), .F0(\disp_ctrl/n3_adj_2306 ), .F1(\disp_ctrl/n18512 ));
  SLICE_655 SLICE_655( .D1(\rst_cnt[0] ), .C1(n36), .B1(n32), .A1(n31), 
    .D0(\rst_gen_inst/rst_cnt[4]_2 ), .C0(\rst_gen_inst/n34 ), 
    .B0(\rst_cnt[20] ), .A0(\rst_gen_inst/n28_adj_2047 ), .F0(n36), .F1(rst_n));
  SLICE_656 SLICE_656( .D1(\disp_ctrl/n6_adj_2292 ), 
    .C1(\disp_ctrl/p_ball_s1_N_685 ), .B1(\disp_ctrl/n3_adj_2310 ), 
    .A1(\disp_ctrl/n1_adj_2311 ), .D0(\ypix[9] ), .C0(\disp_ctrl/n21280 ), 
    .A0(\disp_ctrl/p_ball_s1_N_686[9] ), .F0(\disp_ctrl/p_ball_s1_N_685 ), 
    .F1(\disp_ctrl/n20_adj_2307 ));
  SLICE_659 SLICE_659( .D1(\disp_ctrl/p_ball_s1_N_686[8] ), 
    .C1(\disp_ctrl/n21279 ), .A1(\ypix[8] ), .D0(\disp_ctrl/n14_adj_2312 ), 
    .C0(\disp_ctrl/n21050 ), .B0(\disp_ctrl/n21121 ), 
    .A0(\disp_ctrl/n15_adj_2313 ), .F0(\disp_ctrl/n21279 ), 
    .F1(\disp_ctrl/n21280 ));
  SLICE_661 SLICE_661( .C1(\disp_ctrl/n21278 ), .B1(\ypix[7] ), 
    .A1(\disp_ctrl/p_ball_s1_N_686[7] ), .D0(\ypix[6] ), 
    .C0(\disp_ctrl/n21277 ), .A0(\disp_ctrl/p_ball_s1_N_686[6] ), 
    .F0(\disp_ctrl/n21278 ), .F1(\disp_ctrl/n14_adj_2312 ));
  SLICE_662 SLICE_662( .D1(\disp_ctrl/p_ball_s1_N_686[5] ), 
    .C1(\disp_ctrl/n4_adj_2317 ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_ball_s1_N_686[1] ), .C0(\ypix[0] ), .B0(\ypix[1] ), 
    .A0(\disp_ctrl/p_ball_s1_N_686[0] ), .F0(\disp_ctrl/n4_adj_2317 ), 
    .F1(\disp_ctrl/n21277 ));
  SLICE_665 SLICE_665( .D1(\disp_ctrl/p_padA_s_N_781[9] ), 
    .C1(\disp_ctrl/n21286 ), .B1(n18_adj_2348), .A1(\ypix[9] ), .D0(\ypix[8] ), 
    .C0(\disp_ctrl/n21285 ), .A0(\disp_ctrl/p_padA_s_N_781[8] ), 
    .F0(\disp_ctrl/n21286 ), .F1(\disp_ctrl/n5_adj_2319 ));
  SLICE_668 SLICE_668( .D1(\disp_ctrl/p_padA_s_N_781[4] ), 
    .C1(\disp_ctrl/n6_adj_2321 ), .B1(\ypix[4] ), 
    .D0(\disp_ctrl/p_padA_s_N_781[3] ), .C0(\disp_ctrl/p_padA_s_N_781[2] ), 
    .A0(\ypix[3] ), .F0(\disp_ctrl/n6_adj_2321 ), .F1(\disp_ctrl/n21111 ));
  SLICE_670 SLICE_670( .D1(p_powerup), .C1(p_padA), .B1(\Astatus[0] ), 
    .A1(\Astatus[1] ), .D0(\disp_ctrl/p_padA_N_365 ), 
    .C0(\disp_ctrl/p_padA_N_436 ), .B0(\disp_ctrl/n16389 ), .A0(p_padA_N_262), 
    .F0(p_padA), .F1(n6_adj_2402));
  SLICE_672 SLICE_672( .D1(\xpix[2] ), .C1(n3912), .B1(\xpix[4] ), 
    .A1(\xpix[3] ), .D0(\xpix[5] ), .C0(\xpix[6] ), .B0(\xpix[7] ), 
    .A0(\xpix[8] ), .F0(n3912), .F1(\disp_ctrl/scrB_mod/n8432 ));
  SLICE_674 SLICE_674( .D1(\disp_ctrl/scrB_mod/n4126 ), 
    .C1(\disp_ctrl/scrB_mod/n4 ), .B1(\disp_ctrl/scrB_mod/n4_adj_2167 ), 
    .A1(\disp_ctrl/scrB_mod/n4114 ), .D0(\disp_ctrl/n4197 ), 
    .C0(\disp_ctrl/n12_adj_2328 ), .B0(\disp_ctrl/n4156 ), .A0(\xpix[9] ), 
    .F0(\disp_ctrl/scrB_mod/n4 ), .F1(\disp_ctrl/scrB_mod/n20505 ));
  SLICE_676 SLICE_676( .D1(\scrB[0] ), .C1(\disp_ctrl/scrB_mod/n17547 ), 
    .B1(n47), .A1(n3912), .D0(\xpix[7] ), 
    .C0(\disp_ctrl/scrB_mod/n4_adj_2168 ), .B0(\xpix[8] ), .A0(\xpix[6] ), 
    .F0(\disp_ctrl/scrB_mod/n17547 ), .F1(\disp_ctrl/scrB_mod/n17426 ));
  SLICE_677 SLICE_677( .D1(\xpix[4] ), .C1(\xpix[1] ), .B1(\xpix[2] ), 
    .A1(\xpix[3] ), .D0(\xpix[3] ), .C0(\xpix[4] ), .B0(\xpix[1] ), 
    .A0(\xpix[2] ), .F0(n47), .F1(\disp_ctrl/scrA_mod/n16396 ));
  SLICE_680 SLICE_680( .D1(\disp_ctrl/p_ball_s2_N_732[5] ), .B1(\xpix[5] ), 
    .D0(\xpix[4] ), .C0(\xpix[5] ), .F0(\disp_ctrl/n4252 ), 
    .F1(\disp_ctrl/n22818 ));
  SLICE_681 SLICE_681( .D1(\disp_ctrl/scrA_mod/n3654 ), 
    .C1(\disp_ctrl/scrA_mod/n8 ), .B1(\xpix[6] ), .A1(\disp_ctrl/n3898 ), 
    .D0(\disp_ctrl/n4252 ), .C0(\disp_ctrl/scrA_mod/n4278 ), 
    .B0(\disp_ctrl/scrA_mod/n8600 ), .A0(\disp_ctrl/scrA_mod/n8616 ), 
    .F0(\disp_ctrl/scrA_mod/n8 ), .F1(\disp_ctrl/scrA_mod/n3696 ));
  SLICE_682 SLICE_682( .D1(\disp_ctrl/scrB_mod/n17387 ), 
    .C1(\disp_ctrl/scrB_mod/n20503 ), .B1(\xpix[9] ), .A1(\scrB[1] ), 
    .D0(\disp_ctrl/scrB_mod/n4128 ), .C0(\disp_ctrl/scrB_mod/n20505 ), 
    .B0(\scrB[0] ), .A0(\disp_ctrl/n4132 ), .F0(\disp_ctrl/scrB_mod/n20503 ), 
    .F1(\disp_ctrl/scrB_mod/n18525 ));
  SLICE_684 SLICE_684( .D1(\disp_ctrl/scrB_mod/n4 ), 
    .C1(\disp_ctrl/scrB_mod/n10_c ), .B1(\disp_ctrl/scrB_mod/n22753 ), 
    .A1(\disp_ctrl/scrB_mod/n4128 ), .D0(\disp_ctrl/scrB_mod/n4_adj_2167 ), 
    .C0(\disp_ctrl/scrB_mod/n17426 ), .B0(\disp_ctrl/scrB_mod/n7 ), 
    .A0(\disp_ctrl/scrB_mod/n4114 ), .F0(\disp_ctrl/scrB_mod/n10_c ), 
    .F1(\disp_ctrl/scrB_mod/n17387 ));
  SLICE_689 SLICE_689( .D1(\xpix[9] ), .C1(\xpix[6] ), .B1(\xpix[7] ), 
    .A1(\xpix[8] ), .D0(\xpix[8] ), .C0(\xpix[7] ), .B0(\xpix[6] ), 
    .A0(\xpix[9] ), .F0(\disp_ctrl/scrA_mod/n4263 ), .F1(right_N_189));
  SLICE_690 SLICE_690( .D1(\xpix[6] ), .C1(\disp_ctrl/scrA_mod/n8616 ), 
    .A1(\disp_ctrl/scrA_mod/n4278 ), .D0(\xpix[5] ), .C0(\xpix[3] ), 
    .B0(\xpix[4] ), .A0(\disp_ctrl/n6_adj_2249 ), 
    .F0(\disp_ctrl/scrA_mod/n8616 ), .F1(\disp_ctrl/scrA_mod/n16416 ));
  SLICE_692 SLICE_692( .D1(\xpix[0] ), .C1(\disp_ctrl/scrA_mod/n4277 ), 
    .B1(n6_adj_2390), .A1(\xpix[6] ), .D0(\xpix[5] ), .C0(\xpix[3] ), 
    .B0(\xpix[4] ), .F0(\disp_ctrl/scrA_mod/n4277 ), 
    .F1(\disp_ctrl/scrA_mod/n8463 ));
  SLICE_694 SLICE_694( .D1(\xpix[4] ), .C1(n6_adj_2390), .B1(\xpix[3] ), 
    .A1(\xpix[0] ), .D0(\xpix[1] ), .C0(\xpix[2] ), .F0(n6_adj_2390), 
    .F1(n8656));
  SLICE_696 SLICE_696( .D0(\disp_ctrl/n4132 ), .C0(\disp_ctrl/scrA_mod/n3696 ), 
    .B0(\disp_ctrl/scrA_mod/n4 ), .A0(\disp_ctrl/scrA_mod/n16418 ), 
    .F0(\disp_ctrl/scrA_mod/n20535 ));
  SLICE_698 SLICE_698( .D1(\p_padA_N_333[4] ), .C1(n6), .B1(\ypix[4] ), 
    .D0(\p_padA_N_333[3] ), .C0(\p_padA_N_333[2] ), .A0(\ypix[3] ), .F0(n6), 
    .F1(n21221));
  SLICE_700 SLICE_700( .D1(\p_ball_N_229[9] ), .C1(n8_adj_2364), 
    .B1(\p_padB_N_629[9] ), .D0(\p_padB_N_629[8] ), .C0(\p_ball_N_229[8] ), 
    .B0(\p_padB_N_629[4] ), .F0(n8_adj_2364), .F1(n16_adj_2359));
  SLICE_702 SLICE_702( .D1(n8698), .C1(n7114), .B1(\power_pos_x[6] ), 
    .A1(\power_pos_x[5] ), .B0(\power_pos_x[8] ), .A0(\power_pos_x[7] ), 
    .F0(n7114), .F1(n8718));
  SLICE_704 SLICE_704( .D0(\power_en_N_1855[10] ), .C0(\power_en_N_1855[9] ), 
    .B0(\power_en_N_1855[8] ), .A0(n17513), .F0(power_en_N_1822));
  SLICE_705 SLICE_705( .D1(power_en_N_1822), .C1(\col_ctrl/n43_adj_2126 ), 
    .B1(\y_padB[8] ), .A1(\y_padB[9] ), .D0(\col_ctrl/n4210 ), .C0(n4160), 
    .B0(\p_powerup_N_926[9] ), .A0(\p_powerup_N_926[10] ), 
    .F0(\col_ctrl/n43_adj_2126 ), .F1(\col_ctrl/n10_adj_2125 ));
  SLICE_706 SLICE_706( .D1(\power_en_N_1855[6] ), .C1(n12_adj_2404), 
    .B1(\power_en_N_1855[3] ), .A1(\power_en_N_1855[1] ), 
    .D0(\power_en_N_1855[7] ), .C0(\power_en_N_1855[5] ), 
    .B0(\power_en_N_1855[4] ), .A0(\power_en_N_1855[2] ), .F0(n12_adj_2404), 
    .F1(n17513));
  SLICE_708 SLICE_708( .D1(n4159), .C1(n5_adj_2393), .B1(\p_powerup_N_926[2] ), 
    .A1(\p_powerup_N_926[3] ), .D0(\p_powerup_N_926[1] ), 
    .C0(\p_powerup_N_926[0] ), .B0(\p_powerup_N_926[4] ), .F0(n5_adj_2393), 
    .F1(n4160));
  SLICE_709 SLICE_709( .D1(\p_powerup_N_926[4] ), .C1(n4159), 
    .B1(\p_powerup_N_926[2] ), .A1(\p_powerup_N_926[3] ), 
    .D0(\p_powerup_N_926[6] ), .A0(\p_powerup_N_926[5] ), .F0(n4159), 
    .F1(\col_ctrl/n17545 ));
  SLICE_710 SLICE_710( .D1(pad_col_N_1740), .C1(n6_adj_2397), .B1(\x_ball[5] ), 
    .A1(pad_col_N_1739), .D0(n4261), .C0(n21301), 
    .B0(\p_ball_N_229[10]/sig_000/FeedThruLUT ), 
    .A0(\pad_col_N_1742[10]/sig_002/FeedThruLUT ), .F0(n6_adj_2397), 
    .F1(pad_col_N_1703));
  SLICE_711 SLICE_711( .D0(x_ball_dir), .C0(\col_ctrl/pad_col_N_1599 ), 
    .B0(pad_col_N_1703), .A0(total_reset), .F0(n16469));
  SLICE_715 SLICE_715( .D0(\pad_col_N_1742[10] ), 
    .F0(\pad_col_N_1742[10]/sig_002/FeedThruLUT ));
  SLICE_716 SLICE_716( .D0(\power_en_N_1894[10] ), .C0(\power_en_N_1894[9] ), 
    .B0(\power_en_N_1894[8] ), .A0(n17656), .F0(power_en_N_1893));
  SLICE_717 SLICE_717( .D1(\col_ctrl/n76_adj_2130 ), 
    .C1(\col_ctrl/n12_adj_2132 ), .B1(\col_ctrl/n8_adj_2129 ), 
    .A1(\y_padA[9] ), .D0(power_en_N_1893), .C0(\col_ctrl/n17521 ), 
    .B0(\power_pos_x[4] ), .A0(\y_padA[8] ), .F0(\col_ctrl/n12_adj_2132 ), 
    .F1(\col_ctrl/power_en_N_1887 ));
  SLICE_718 SLICE_718( .D1(\power_en_N_1894[3] ), .C1(n12), 
    .B1(\power_en_N_1894[1] ), .A1(\power_en_N_1894[6] ), 
    .D0(\power_en_N_1894[5] ), .C0(\power_en_N_1894[4] ), 
    .B0(\power_en_N_1894[2] ), .A0(\power_en_N_1894[7] ), .F0(n12), 
    .F1(n17656));
  SLICE_720 SLICE_720( .D1(\disp_ctrl/n21290 ), .C1(n3_adj_2387), 
    .B1(\xpix[9] ), .A1(\disp_ctrl/p_ball_s1_N_675[9] ), 
    .C0(\p_ball_N_229[1] ), .A0(\ypix[1] ), .F0(n3_adj_2387), 
    .F1(\disp_ctrl/n15_adj_2282 ));
  SLICE_722 SLICE_722( .D1(\xpix[6] ), .C1(\vga_ctrl/n8526 ), 
    .B1(\vga_ctrl/n12_c ), .A1(\xpix[5] ), .C0(\xpix[7] ), .B0(\xpix[9] ), 
    .A0(\xpix[8] ), .F0(\vga_ctrl/n8526 ), .F1(\vga_ctrl/n10_c ));
  SLICE_724 SLICE_724( .D1(\vga_ctrl/n18487 ), .C1(\xpix[8] ), .B1(\xpix[9] ), 
    .A1(\xpix[7] ), .B0(\xpix[5] ), .A0(\xpix[6] ), .F0(\vga_ctrl/n18487 ), 
    .F1(\vga_ctrl/n17644 ));
  SLICE_726 SLICE_726( .D1(\xpix[7] ), .C1(\vga_ctrl/n7904 ), .B1(\xpix[6] ), 
    .A1(n8455), .B0(\xpix[8] ), .A0(\xpix[9] ), .F0(\vga_ctrl/n7904 ), 
    .F1(\vga_ctrl/n4429 ));
  SLICE_728 SLICE_728( .C1(\vga_ctrl/n8610 ), .A1(\ypix[9] ), .D0(\ypix[8] ), 
    .C0(\ypix[6] ), .B0(\ypix[7] ), .A0(\ypix[5] ), .F0(\vga_ctrl/n8610 ), 
    .F1(n8690));
  SLICE_731 SLICE_731( .DI1(\vga_ctrl/vsync_N_126 ), .D1(\ypix[2] ), 
    .C1(\vga_ctrl/n12_adj_2151 ), .B1(\ypix[8] ), .A1(\ypix[9] ), 
    .D0(\ypix[4] ), .C0(n16333), .B0(\ypix[3] ), .A0(\ypix[1] ), .CE(n16667), 
    .LSR(\vga_ctrl/n8746 ), .CLK(clk), .Q1(j05_c), 
    .F0(\vga_ctrl/n12_adj_2151 ), .F1(\vga_ctrl/vsync_N_126 ));
  SLICE_732 SLICE_732( .D1(\ypix[9] ), .C1(\vga_ctrl/n8608 ), 
    .B1(\vga_ctrl/n8610 ), .A1(\ypix[4] ), .D0(\ypix[3] ), .C0(\ypix[1] ), 
    .A0(\ypix[2] ), .F0(\vga_ctrl/n8608 ), .F1(\vga_ctrl/n8746 ));
  SLICE_734 SLICE_734( .D1(\col_ctrl/n20709 ), .C1(\col_ctrl/n13 ), 
    .B1(\col_ctrl/n9_adj_2079 ), .A1(\col_ctrl/n11 ), .B0(\y_ball[6] ), 
    .A0(\y_padB[6] ), .F0(\col_ctrl/n13 ), .F1(\col_ctrl/n20966 ));
  SLICE_736 SLICE_736( .C1(\col_ctrl/n719 ), .B1(game_en), 
    .A1(\col_ctrl/n648 ), .D0(power_en), .C0(\col_ctrl/n686 ), .B0(reset_n_c), 
    .A0(rst_n), .F0(\col_ctrl/n719 ), .F1(\col_ctrl/n4337 ));
  SLICE_738 SLICE_738( .D1(\Bstatus[1] ), .C1(game_en), .D0(rst_n), 
    .C0(\col_ctrl/n592 ), .B0(game_en), .A0(reset_n_c), .F0(\col_ctrl/n4388 ), 
    .F1(n7974));
  SLICE_739 SLICE_739( .D1(\col_ctrl/n14597 ), .C1(\col_ctrl/wall_col_N_1553 ), 
    .A1(x_ball_dir), .D0(\p_ball_N_195[9] ), .C0(\col_ctrl/n17536 ), 
    .B0(\col_ctrl/n4_adj_2117 ), .A0(\p_ball_N_195[10]/sig_003/FeedThruLUT ), 
    .F0(\col_ctrl/wall_col_N_1553 ), .F1(\col_ctrl/n592 ));
  SLICE_740 SLICE_740( .D1(game_en), .C1(\col_ctrl/n648 ), .B1(\col_ctrl/n37 ), 
    .A1(\col_ctrl/n719 ), .D0(\Astatus[1] ), .C0(\Astatus[0] ), 
    .B0(\Bstatus[0] ), .A0(\Bstatus[1] ), .F0(\col_ctrl/n648 ), 
    .F1(\col_ctrl/n4408 ));
  SLICE_742 SLICE_742( .C1(\col_ctrl/n4162 ), .B1(\col_ctrl/n4339 ), 
    .A1(\Astatus[1] ), .D0(\rst_cnt[0] ), .C0(\col_ctrl/n4 ), 
    .B0(\col_ctrl/n16392 ), .F0(\col_ctrl/n4162 ), .F1(\col_ctrl/n5 ));
  SLICE_743 SLICE_743( .D1(\Bstatus[0] ), .C1(\col_ctrl/n5_adj_2102 ), 
    .A1(game_en), .C0(\Bstatus[1] ), .B0(\col_ctrl/n4339 ), 
    .A0(\col_ctrl/n4162 ), .F0(\col_ctrl/n5_adj_2102 ), .F1(\col_ctrl/n1913 ));
  SLICE_744 SLICE_744( .D1(\rst_cnt[10] ), .C1(\col_ctrl/n17423 ), 
    .B1(n10_adj_2398), .A1(n16330), .D0(\rst_cnt[12] ), 
    .C0(\col_ctrl/n12_adj_2066 ), .B0(\rst_cnt[2] ), .A0(\rst_cnt[11] ), 
    .F0(\col_ctrl/n17423 ), .F1(\col_ctrl/n16392 ));
  SLICE_747 SLICE_747( .D1(\rst_cnt[1] ), .C1(n7483), .B1(reset_n_c), 
    .A1(\rst_cnt[25] ), .D0(\rst_cnt[16] ), .C0(\rst_cnt[15] ), 
    .B0(\rst_cnt[14] ), .A0(\rst_cnt[13] ), .F0(n7483), 
    .F1(\col_ctrl/n12_adj_2066 ));
  SLICE_748 SLICE_748( .D1(\col_ctrl/n10_adj_2068 ), 
    .C1(\col_ctrl/n14_adj_2067 ), .B1(\rst_cnt[18] ), .A1(\rst_cnt[22] ), 
    .D0(\rst_cnt[21] ), .C0(\rst_cnt[20] ), .B0(\rst_cnt[19] ), 
    .A0(\rst_cnt[17] ), .F0(\col_ctrl/n14_adj_2067 ), .F1(\col_ctrl/n4 ));
  SLICE_750 SLICE_750( .C1(\col_ctrl/n763 ), .A1(game_en), .D0(j14_c), 
    .C0(\col_ctrl/n32_c ), .B0(\col_ctrl/n702 ), .A0(total_reset), 
    .F0(\col_ctrl/n763 ), .F1(\col_ctrl/n4326 ));
  SLICE_752 SLICE_752( .D1(game_en), .C1(\col_ctrl/n35 ), 
    .B1(\col_ctrl/n16401 ), .A1(\col_ctrl/n763 ), .D0(\col_ctrl/n32_c ), 
    .C0(\col_ctrl/n702 ), .A0(j14_c), .F0(\col_ctrl/n35 ), 
    .F1(\col_ctrl/n4514 ));
  SLICE_753 SLICE_753( .D1(\col_ctrl/n763 ), .C1(\col_ctrl/n16401 ), 
    .B1(game_en), .A1(\col_ctrl/n35 ), .D0(\rst_cnt[0] ), 
    .B0(\col_ctrl/n16392 ), .A0(\col_ctrl/n4 ), .F0(\col_ctrl/n16401 ), 
    .F1(\col_ctrl/n1103 ));
  SLICE_756 SLICE_756( .D1(\y_padA[7] ), .C1(\col_ctrl/n9 ), 
    .B1(\col_ctrl/n14_adj_2077 ), .A1(\y_padA[8] ), .D0(\y_padA[1] ), 
    .B0(\y_padA[4] ), .A0(\y_padA[2] ), .F0(\col_ctrl/n9 ), 
    .F1(\col_ctrl/n702 ));
  SLICE_757 SLICE_757( .DI1(\col_ctrl/n3580 ), .D1(\Astatus[0] ), .C1(rst_n), 
    .B1(reset_n_c), .A1(\Astatus[1] ), .D0(j14_c), .C0(\col_ctrl/n702 ), 
    .B0(\col_ctrl/y_padA_vel[1] ), .CE(\col_ctrl/n1909 ), 
    .LSR(\col_ctrl/n16478 ), .CLK(clk), .Q1(\col_ctrl/y_padA_vel[1] ), 
    .F0(\col_ctrl/n1227 ), .F1(\col_ctrl/n3580 ));
  SLICE_758 SLICE_758( .D1(x_ball_dir), .C1(\col_ctrl/n14597 ), 
    .B1(\col_ctrl/x_r_ball_vel[0] ), .A1(\col_ctrl/x_l_ball_vel[0] ), 
    .D0(\x_ball[3] ), .C0(\col_ctrl/n4054 ), .B0(\col_ctrl/n6_adj_2119 ), 
    .A0(\x_ball[4] ), .F0(\col_ctrl/n14597 ), .F1(\col_ctrl/n1370[0] ));
  SLICE_760 SLICE_760( .D1(\pad_col_N_1742[10]/sig_002/FeedThruLUT ), 
    .C1(\col_ctrl/n17445 ), .B1(\p_padA_N_440[9] ), .A1(j15_c), 
    .D0(\p_padA_N_440[8] ), .C0(\col_ctrl/n8586 ), .B0(\p_padA_N_440[7] ), 
    .A0(\p_padA_N_440[6] ), .F0(\col_ctrl/n17445 ), .F1(\col_ctrl/n32_c ));
  SLICE_762 SLICE_762( .D1(\p_padA_N_440[3] ), .C1(\col_ctrl/n8478 ), 
    .B1(\p_padA_N_440[4] ), .A1(\p_padA_N_440[5] ), .D0(\p_padA_N_440[2] ), 
    .C0(\p_padA_N_440[1] ), .B0(\p_padA_N_440[0] ), .F0(\col_ctrl/n8478 ), 
    .F1(\col_ctrl/n8586 ));
  SLICE_764 SLICE_764( .D1(\col_ctrl/n17646 ), .C1(\col_ctrl/n16408 ), 
    .B1(\x_ball[7] ), .A1(\x_ball[8] ), .C0(\x_ball[6] ), .A0(\x_ball[5] ), 
    .F0(\col_ctrl/n16408 ), .F1(\col_ctrl/n3850 ));
  SLICE_766 SLICE_766( .D1(\y_padA[7] ), .C1(\y_ball[7] ), .B0(\y_ball[7] ), 
    .A0(\y_padB[7] ), .F0(\col_ctrl/n15_adj_2078 ), 
    .F1(\col_ctrl/n15_adj_2115 ));
  SLICE_767 SLICE_767( .D1(\y_ball[8] ), .C1(\col_ctrl/n21215 ), 
    .B1(\y_padB[8] ), .D0(\col_ctrl/n14_adj_2135 ), .C0(\col_ctrl/n20966 ), 
    .B0(\col_ctrl/n15_adj_2078 ), .A0(\col_ctrl/n21195 ), 
    .F0(\col_ctrl/n21215 ), .F1(\col_ctrl/n21216 ));
  SLICE_768 SLICE_768( .D1(game_en), .C1(\col_ctrl/n766 ), .D0(total_reset), 
    .C0(\col_ctrl/n32_adj_2081 ), .B0(j16_c), .A0(\col_ctrl/n925 ), 
    .F0(\col_ctrl/n766 ), .F1(\col_ctrl/n4327 ));
  SLICE_770 SLICE_770( .D1(\col_ctrl/n16401 ), .C1(\col_ctrl/n35_adj_2080 ), 
    .B1(game_en), .A1(\col_ctrl/n766 ), .D0(j16_c), .C0(\col_ctrl/n925 ), 
    .A0(\col_ctrl/n32_adj_2081 ), .F0(\col_ctrl/n35_adj_2080 ), 
    .F1(\col_ctrl/n4508 ));
  SLICE_772 SLICE_772( .D1(\col_ctrl/n14_adj_2083 ), 
    .C1(\col_ctrl/n9_adj_2082 ), .B1(\y_padB[7] ), .A1(\y_padB[8] ), 
    .C0(\y_padB[4] ), .B0(\y_padB[2] ), .A0(\y_padB[1] ), 
    .F0(\col_ctrl/n9_adj_2082 ), .F1(\col_ctrl/n925 ));
  SLICE_773 SLICE_773( .D1(\col_ctrl/n16401 ), .C1(\col_ctrl/n4_adj_2109 ), 
    .B1(game_en), .A1(\col_ctrl/n766 ), .D0(j16_c), .C0(total_reset), 
    .B0(\col_ctrl/n925 ), .A0(\col_ctrl/n32_adj_2081 ), 
    .F0(\col_ctrl/n4_adj_2109 ), .F1(\col_ctrl/n1069 ));
  SLICE_775 SLICE_775( .C1(\col_ctrl/n37 ), .B1(\Bstatus[1] ), 
    .A1(\Bstatus[0] ), .D0(\col_ctrl/poweroffcount[11] ), 
    .C0(\col_ctrl/n10_adj_2123 ), .B0(\col_ctrl/poweroffcount[10] ), 
    .A0(\col_ctrl/n9_adj_2122 ), .F0(\col_ctrl/n37 ), .F1(\col_ctrl/n8012 ));
  SLICE_776 SLICE_776( .C1(\col_ctrl/buzzcount[1] ), 
    .B1(\col_ctrl/buzzcount[2] ), .A1(\col_ctrl/n12691 ), 
    .C0(\col_ctrl/buzzcount[0] ), .B0(\col_ctrl/wall_col ), 
    .A0(\col_ctrl/pad_col ), .F0(\col_ctrl/n12691 ), .F1(\col_ctrl/n12707 ));
  SLICE_780 SLICE_780( .D1(j17_c), .C1(\col_ctrl/n17451 ), 
    .B1(\p_padB_N_629[9] ), .A1(\pad_col_N_1670[10]/sig_001/FeedThruLUT ), 
    .D0(\p_padB_N_629[6] ), .C0(\col_ctrl/n8676 ), .B0(\p_padB_N_629[8] ), 
    .A0(\p_padB_N_629[7] ), .F0(\col_ctrl/n17451 ), 
    .F1(\col_ctrl/n32_adj_2081 ));
  SLICE_781 SLICE_781( .D0(\pad_col_N_1670[10] ), 
    .F0(\pad_col_N_1670[10]/sig_001/FeedThruLUT ));
  SLICE_783 SLICE_783( .D1(\col_ctrl/n76_adj_2130 ), .C1(\col_ctrl/n18499 ), 
    .B1(\power_pos_x[4] ), .A1(\col_ctrl/n8_adj_2129 ), 
    .D0(\p_powerup_N_926[9] ), .C0(\col_ctrl/n17545 ), .B0(\col_ctrl/n4210 ), 
    .A0(\p_powerup_N_926[10] ), .F0(\col_ctrl/n18499 ), 
    .F1(\col_ctrl/n10_adj_2088 ));
  SLICE_784 SLICE_784( .D1(\Bstatus[0] ), .A1(game_en), .D0(\col_ctrl/n592 ), 
    .C0(\col_ctrl/n620 ), .B0(total_reset), .A0(game_en), 
    .F0(\col_ctrl/n4321 ), .F1(\col_ctrl/n16422 ));
  SLICE_785 SLICE_785( .D1(\col_ctrl/n17430 ), 
    .C1(\col_ctrl/y_ball_dir_N_1944 ), .A1(y_ball_dir), .D0(\p_ball_N_229[9] ), 
    .C0(\col_ctrl/n17523 ), .A0(\p_ball_N_229[10]/sig_000/FeedThruLUT ), 
    .F0(\col_ctrl/y_ball_dir_N_1944 ), .F1(\col_ctrl/n620 ));
  SLICE_787 SLICE_787( .D1(\p_padB_N_629[5] ), .C1(\col_ctrl/n8474 ), 
    .B1(\p_padB_N_629[3] ), .A1(\p_padB_N_629[4] ), .D0(\p_padB_N_629[2] ), 
    .C0(\p_padB_N_629[1] ), .A0(\p_padB_N_629[0] ), .F0(\col_ctrl/n8474 ), 
    .F1(\col_ctrl/n8676 ));
  SLICE_788 SLICE_788( .C1(\col_ctrl/n6_adj_2093 ), .B1(\y_padB[4] ), 
    .A1(\y_ball[4] ), .D0(\y_ball[3] ), .B0(\y_padB[3] ), .A0(\y_ball[2] ), 
    .F0(\col_ctrl/n6_adj_2093 ), .F1(\col_ctrl/n21195 ));
  SLICE_790 SLICE_790( .D1(\y_ball[4] ), .C1(\col_ctrl/n6_adj_2094 ), 
    .B1(\y_padA[4] ), .D0(\y_padA[3] ), .B0(\y_ball[2] ), .A0(\y_ball[3] ), 
    .F0(\col_ctrl/n6_adj_2094 ), .F1(\col_ctrl/n21203 ));
  SLICE_792 SLICE_792( .D1(reset_n_c), .C1(\col_ctrl/n1909 ), .A1(rst_n), 
    .C0(\col_ctrl/n5 ), .B0(\Astatus[0] ), .A0(game_en), .F0(\col_ctrl/n1909 ), 
    .F1(\col_ctrl/n7894 ));
  SLICE_794 SLICE_794( .D1(\y_padB[2] ), .C1(\y_padB[3] ), .B1(\y_ball[3] ), 
    .A1(\y_ball[2] ), .D0(\y_padA[2] ), .C0(\y_ball[3] ), .B0(\y_padA[3] ), 
    .A0(\y_ball[2] ), .F0(\col_ctrl/n20698 ), .F1(\col_ctrl/n20709 ));
  SLICE_795 SLICE_795( .D1(\col_ctrl/n11_adj_2111 ), 
    .C1(\col_ctrl/n13_adj_2110 ), .B1(\col_ctrl/n9_adj_2114 ), 
    .A1(\col_ctrl/n20698 ), .B0(\y_ball[6] ), .A0(\y_padA[6] ), 
    .F0(\col_ctrl/n13_adj_2110 ), .F1(\col_ctrl/n20976 ));
  SLICE_796 SLICE_796( .C1(\col_ctrl/wall_col_N_1552 ), 
    .A1(\col_ctrl/wall_col ), .D0(\col_ctrl/buzzcount[3] ), 
    .C0(\col_ctrl/buzzcount[4] ), .B0(\col_ctrl/buzzcount[1] ), 
    .A0(\col_ctrl/buzzcount[2] ), .F0(\col_ctrl/wall_col_N_1552 ), 
    .F1(\col_ctrl/wall_col_N_1551 ));
  SLICE_799 SLICE_799( .D0(rst_n), .C0(\col_ctrl/n1913 ), .B0(reset_n_c), 
    .F0(\col_ctrl/n7896 ));
  SLICE_800 SLICE_800( .D1(\y_ball[5] ), .C1(\col_ctrl/n4_adj_2106 ), 
    .A1(\y_padB[5] ), .D0(\y_padB[1] ), .C0(\p_padB_N_629[0] ), 
    .B0(\y_ball[0] ), .A0(\y_ball[1] ), .F0(\col_ctrl/n4_adj_2106 ), 
    .F1(\col_ctrl/n21209 ));
  SLICE_802 SLICE_802( .D1(\x_ball[2] ), .C1(\col_ctrl/n4246 ), 
    .B1(\x_ball[0] ), .A1(\x_ball[1] ), .D0(\x_ball[3] ), .B0(\x_ball[4] ), 
    .F0(\col_ctrl/n4246 ), .F1(\col_ctrl/n17646 ));
  SLICE_804 SLICE_804( .D1(\col_ctrl/n686 ), 
    .C1(\col_ctrl/power_spawn_N_1953 ), .A1(power_en), 
    .D0(\col_ctrl/powercount[13] ), .C0(\col_ctrl/n17506 ), 
    .B0(\col_ctrl/powercount[11] ), .A0(\col_ctrl/n6_adj_2112 ), 
    .F0(\col_ctrl/power_spawn_N_1953 ), .F1(\col_ctrl/n5172 ));
  SLICE_806 SLICE_806( .D1(\col_ctrl/powercount[8] ), 
    .C1(\col_ctrl/n7_adj_2113 ), .B1(\col_ctrl/powercount[9] ), 
    .A1(\col_ctrl/n8 ), .C0(\col_ctrl/powercount[6] ), 
    .B0(\col_ctrl/powercount[4] ), .A0(\col_ctrl/powercount[5] ), 
    .F0(\col_ctrl/n7_adj_2113 ), .F1(\col_ctrl/n17506 ));
  SLICE_807 SLICE_807( .D1(\col_ctrl/powercount[12] ), 
    .B1(\col_ctrl/powercount[14] ), .D0(\col_ctrl/powercount[10] ), 
    .C0(\col_ctrl/powercount[7] ), .F0(\col_ctrl/n8 ), 
    .F1(\col_ctrl/n6_adj_2112 ));
  SLICE_809 SLICE_809( .C1(\col_ctrl/n21207 ), .B1(\y_padA[8] ), 
    .A1(\y_ball[8] ), .D0(\col_ctrl/n14_adj_2131 ), .C0(\col_ctrl/n20976 ), 
    .B0(\col_ctrl/n21203 ), .A0(\col_ctrl/n15_adj_2115 ), 
    .F0(\col_ctrl/n21207 ), .F1(\col_ctrl/n21208 ));
  SLICE_811 SLICE_811( .D1(\y_ball[8] ), .C1(\col_ctrl/n9_adj_2120 ), 
    .B1(\y_ball[9] ), .A1(\col_ctrl/n14_adj_2121 ), .D0(\y_ball[0] ), 
    .C0(\y_ball[6] ), .B0(\y_ball[2] ), .A0(\y_ball[1] ), 
    .F0(\col_ctrl/n9_adj_2120 ), .F1(\col_ctrl/n17430 ));
  SLICE_813 SLICE_813( .D1(\rst_cnt[22] ), .C1(\rst_cnt[12] ), 
    .B1(\rst_cnt[14] ), .A1(\rst_cnt[19] ), .D0(\rst_cnt[12] ), 
    .C0(\rst_cnt[2] ), .B0(n7483), .A0(\rst_cnt[18] ), .F0(n31), 
    .F1(\rst_gen_inst/n27 ));
  SLICE_815 SLICE_815( .D0(\p_ball_N_195[10] ), 
    .F0(\p_ball_N_195[10]/sig_003/FeedThruLUT ));
  SLICE_816 SLICE_816( .D1(\p_ball_N_195[5] ), .C1(\col_ctrl/n6_adj_2118 ), 
    .B1(\p_ball_N_195[3] ), .A1(\p_ball_N_195[2] ), .D0(\p_ball_N_195[4] ), 
    .A0(\p_ball_N_195[6] ), .F0(\col_ctrl/n6_adj_2118 ), 
    .F1(\col_ctrl/n17536 ));
  SLICE_818 SLICE_818( .D1(\Astatus[1] ), .B1(game_en), .D0(reset_n_c), 
    .C0(\col_ctrl/n5172 ), .B0(rst_n), .A0(game_en), .F0(\col_ctrl/n5174 ), 
    .F1(n7964));
  SLICE_820 SLICE_820( .D1(\col_ctrl/n4054 ), .C1(\col_ctrl/n6_adj_2119 ), 
    .B1(\x_ball[3] ), .A1(\x_ball[4] ), .D0(\x_ball[1] ), .C0(\x_ball[0] ), 
    .B0(\x_ball[2] ), .F0(\col_ctrl/n6_adj_2119 ), .F1(pad_col_N_1739));
  SLICE_821 SLICE_821( .C1(pad_col_N_1703), .B1(\col_ctrl/pad_col_N_1599 ), 
    .A1(x_ball_dir), .D0(x_ball_dir), .C0(\col_ctrl/n4054 ), 
    .B0(\col_ctrl/n6_adj_2119 ), .A0(\col_ctrl/n4246 ), .F0(\col_ctrl/n562 ), 
    .F1(\col_ctrl/n5806 ));
  SLICE_822 SLICE_822( .D1(\col_ctrl/poweroffcount[7] ), 
    .C1(\col_ctrl/n36_adj_2124 ), .B1(\col_ctrl/poweroffcount[9] ), 
    .A1(\col_ctrl/poweroffcount[8] ), .B0(\col_ctrl/poweroffcount[4] ), 
    .A0(\col_ctrl/poweroffcount[3] ), .F0(\col_ctrl/n36_adj_2124 ), 
    .F1(\col_ctrl/n10_adj_2123 ));
  SLICE_824 SLICE_824( .C1(\col_ctrl/power_en_N_1784 ), 
    .B1(\col_ctrl/power_en_N_1887 ), .A1(\col_ctrl/n10_adj_2088 ), 
    .D0(\col_ctrl/n10_adj_2125 ), .C0(n8718), .B0(\col_ctrl/n17533 ), 
    .A0(\power_pos_x[9] ), .F0(\col_ctrl/power_en_N_1784 ), 
    .F1(\col_ctrl/n686 ));
  SLICE_827 SLICE_827( .D1(\p_ball_N_229[6] ), .C1(\col_ctrl/n12_adj_2127 ), 
    .B1(\p_ball_N_229[8] ), .A1(\p_ball_N_229[7] ), .D0(\p_ball_N_229[2] ), 
    .C0(\p_ball_N_229[4] ), .B0(\p_ball_N_229[5] ), .A0(\p_ball_N_229[3] ), 
    .F0(\col_ctrl/n12_adj_2127 ), .F1(\col_ctrl/n17523 ));
  SLICE_828 SLICE_828( .D1(\col_ctrl/wall_col_N_1551 ), 
    .C1(\col_ctrl/n6_adj_2128 ), .B1(\col_ctrl/n592 ), .A1(\col_ctrl/n4339 ), 
    .D0(\col_ctrl/n5806 ), .C0(\col_ctrl/pad_col_N_1598 ), 
    .B0(\col_ctrl/pad_col ), .F0(\col_ctrl/n6_adj_2128 ), 
    .F1(\col_ctrl/n4427 ));
  SLICE_831 SLICE_831( .C0(\p_powerup_N_926[7] ), .A0(\p_powerup_N_926[8] ), 
    .F0(\col_ctrl/n4210 ));
  SLICE_833 SLICE_833( .D1(\col_ctrl/n7_adj_2134 ), .C1(pad_col_N_1637), 
    .B1(\col_ctrl/n16609 ), .A1(\col_ctrl/n3850 ), 
    .D0(\p_ball_N_229[10]/sig_000/FeedThruLUT ), .C0(n21319), 
    .B0(\pad_col_N_1670[10]/sig_001/FeedThruLUT ), .F0(pad_col_N_1637), 
    .F1(\col_ctrl/pad_col_N_1599 ));
  SLICE_834 SLICE_834( .D1(\col_ctrl/buzzcount[1] ), .C1(\col_ctrl/n4187 ), 
    .B1(\col_ctrl/buzzcount[2] ), .A1(\col_ctrl/buzzcount[0] ), 
    .B0(\col_ctrl/buzzcount[3] ), .A0(\col_ctrl/buzzcount[4] ), 
    .F0(\col_ctrl/n4187 ), .F1(\col_ctrl/pad_col_N_1598 ));
  SLICE_836 SLICE_836( .D0(\y_ball[9] ), .C0(\col_ctrl/n21208 ), 
    .B0(\y_padA[9] ), .F0(pad_col_N_1740));
  SLICE_840 SLICE_840( .D1(\y_padA[5] ), .C1(\col_ctrl/n4_adj_2133 ), 
    .A1(\y_ball[5] ), .D0(\p_padA_N_440[0] ), .C0(\y_ball[1] ), 
    .B0(\y_ball[0] ), .A0(\y_padA[1] ), .F0(\col_ctrl/n4_adj_2133 ), 
    .F1(\col_ctrl/n21205 ));
  SLICE_842 SLICE_842( .D0(\y_padB[9] ), .C0(\col_ctrl/n21216 ), 
    .B0(\x_ball[9] ), .A0(\y_ball[9] ), .F0(\col_ctrl/n7_adj_2134 ));
  SLICE_844 SLICE_844( .D1(\p_ball_N_195[7] ), .C1(n21266), .A1(\xpix[7] ), 
    .D0(\xpix[6] ), .C0(n21265), .A0(\p_ball_N_195[6] ), .F0(n21266), 
    .F1(n14_adj_2370));
  SLICE_846 SLICE_846( .D1(\p_padA_N_440[5] ), .C1(n4_adj_2356), 
    .B1(\p_ball_N_229[5] ), .D0(\p_padA_N_440[1] ), .C0(\p_ball_N_229[1] ), 
    .B0(\y_ball[0] ), .A0(\p_padA_N_440[0] ), .F0(n4_adj_2356), .F1(n21273));
  SLICE_848 SLICE_848( .C1(n6_adj_2372), .B1(\xpix[4] ), 
    .A1(\p_ball_N_195[4] ), .D0(\xpix[3] ), .C0(\p_ball_N_195[2] ), 
    .A0(\p_ball_N_195[3] ), .F0(n6_adj_2372), .F1(n21139));
  SLICE_850 SLICE_850( .D1(\rst_cnt[1] ), .C1(\rst_gen_inst/n18510 ), 
    .B1(\rst_gen_inst/n6 ), .A1(\rst_gen_inst/rst_cnt[5]_2 ), 
    .D0(\rst_cnt[18] ), .C0(\rst_cnt[21] ), .B0(\rst_cnt[23] ), 
    .A0(\rst_cnt[16] ), .F0(\rst_gen_inst/n18510 ), .F1(\rst_gen_inst/n1925 ));
  SLICE_851 SLICE_851( .D1(\rst_gen_inst/n18481 ), .C1(\rst_gen_inst/n17633 ), 
    .B1(\rst_cnt[25] ), .A1(\rst_gen_inst/rst_cnt_25__N_58 ), 
    .D0(\rst_gen_inst/n27 ), .C0(\rst_gen_inst/n25 ), .B0(\rst_gen_inst/n28 ), 
    .A0(\rst_gen_inst/n26 ), .F0(\rst_gen_inst/n17633 ), 
    .F1(\rst_gen_inst/n6 ));
  SLICE_853 SLICE_853( .D0(\rst_gen_inst/rst_cnt[6]_2 ), 
    .C0(\rst_gen_inst/rst_cnt[7]_2 ), .B0(\rst_cnt[20] ), .A0(\rst_cnt[15] ), 
    .F0(\rst_gen_inst/n28 ));
  SLICE_854 SLICE_854( .D1(\rst_cnt[17] ), .C1(\rst_gen_inst/n7502 ), 
    .B1(\rst_gen_inst/rst_cnt[3]_2 ), .A1(\rst_cnt[0] ), .C0(\rst_cnt[10] ), 
    .B0(\rst_gen_inst/rst_cnt[8]_2 ), .F0(\rst_gen_inst/n7502 ), 
    .F1(\rst_gen_inst/n25 ));
  SLICE_856 SLICE_856( .C1(\rst_gen_inst/rst_cnt[5]_2 ), 
    .B1(\rst_gen_inst/rst_cnt[7]_2 ), .A1(\rst_gen_inst/rst_cnt[6]_2 ), 
    .D0(\rst_gen_inst/rst_cnt[5]_2 ), .C0(\rst_cnt[21] ), 
    .B0(\rst_gen_inst/rst_cnt[6]_2 ), .A0(\rst_gen_inst/rst_cnt[7]_2 ), 
    .F0(\rst_gen_inst/n28_adj_2047 ), .F1(n16330));
  SLICE_858 SLICE_858( .D1(\rst_cnt[25] ), .C1(\rst_gen_inst/n30 ), 
    .B1(\rst_gen_inst/n7502 ), .A1(\rst_gen_inst/rst_cnt[9]_2 ), 
    .D0(\rst_gen_inst/rst_cnt[3]_2 ), .C0(\rst_cnt[22] ), .B0(\rst_cnt[24] ), 
    .A0(\rst_cnt[19] ), .F0(\rst_gen_inst/n30 ), .F1(\rst_gen_inst/n34 ));
  SLICE_860 SLICE_860( .C1(n21312), .B1(\p_padB_N_629[7] ), 
    .A1(\p_ball_N_229[7] ), .D0(\p_padB_N_629[6] ), .C0(n21311), 
    .A0(\p_ball_N_229[6] ), .F0(n21312), .F1(n21065));
  SLICE_862 SLICE_862( .D1(\p_padA_N_440[7] ), .C1(n21274), 
    .A1(\p_ball_N_229[7] ), .D0(\p_padA_N_440[6] ), .C0(n21273), 
    .B0(\p_ball_N_229[6] ), .F0(n21274), .F1(n21128));
  SLICE_864 SLICE_864( .C1(\disp_ctrl/n21298 ), .B1(\x_ball[7] ), 
    .A1(\xpix[7] ), .D0(\x_ball[6] ), .C0(\disp_ctrl/n21297 ), .A0(\xpix[6] ), 
    .F0(\disp_ctrl/n21298 ), .F1(\disp_ctrl/n14_adj_2265 ));
  SLICE_866 SLICE_866( .C1(\disp_ctrl/n21296 ), .B1(\ypix[7] ), 
    .A1(\y_ball[7] ), .D0(\ypix[6] ), .C0(\disp_ctrl/n21295 ), 
    .A0(\y_ball[6] ), .F0(\disp_ctrl/n21296 ), .F1(\disp_ctrl/n14_adj_2318 ));
  SLICE_868 SLICE_868( .C1(\disp_ctrl/n21272 ), .B1(\power_pos_x[7] ), 
    .A1(\xpix[7] ), .D0(\xpix[6] ), .C0(\disp_ctrl/n21271 ), 
    .B0(\power_pos_x[6] ), .F0(\disp_ctrl/n21272 ), .F1(\disp_ctrl/n21130 ));
  SLICE_870 SLICE_870( .C1(\disp_ctrl/n21236 ), .B1(\y_padA[7] ), 
    .A1(\ypix[7] ), .D0(\y_padA[6] ), .C0(\disp_ctrl/n21235 ), .B0(\ypix[6] ), 
    .F0(\disp_ctrl/n21236 ), .F1(\disp_ctrl/n14_adj_2200 ));
  SLICE_872 SLICE_872( .D1(\disp_ctrl/p_padA_s_N_770[7]_2 ), 
    .C1(\disp_ctrl/n21316 ), .B1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_770[6]_2 ), .C0(\disp_ctrl/n21315 ), 
    .B0(\ypix[6] ), .F0(\disp_ctrl/n21316 ), .F1(\disp_ctrl/n21061 ));
  SLICE_874 SLICE_874( .D1(\y_padB[7] ), .C1(\disp_ctrl/n21254 ), 
    .B1(\ypix[7] ), .D0(\y_padB[6] ), .C0(\disp_ctrl/n21253 ), .B0(\ypix[6] ), 
    .F0(\disp_ctrl/n21254 ), .F1(\disp_ctrl/n21154 ));
  SLICE_876 SLICE_876( .C1(\disp_ctrl/n21292 ), 
    .B1(\disp_ctrl/p_padB_s_N_848[7]_2 ), .A1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padB_s_N_848[6]_2 ), .C0(\disp_ctrl/n21291 ), 
    .B0(\ypix[6] ), .F0(\disp_ctrl/n21292 ), .F1(\disp_ctrl/n21098 ));
  SLICE_878 SLICE_878( .D1(\y_padB[7] ), .C1(\col_ctrl/n21210 ), 
    .B1(\y_ball[7] ), .D0(\y_padB[6] ), .C0(\col_ctrl/n21209 ), 
    .A0(\y_ball[6] ), .F0(\col_ctrl/n21210 ), .F1(\col_ctrl/n14_adj_2135 ));
  SLICE_880 SLICE_880( .C1(\col_ctrl/n21206 ), .B1(\y_padA[7] ), 
    .A1(\y_ball[7] ), .D0(\y_ball[6] ), .C0(\col_ctrl/n21205 ), 
    .A0(\y_padA[6] ), .F0(\col_ctrl/n21206 ), .F1(\col_ctrl/n14_adj_2131 ));
  SLICE_882 SLICE_882( .D1(\rst_cnt[25] ), .C1(game_en), .B1(rst_n), 
    .A1(reset_n_c), .D0(reset_n_c), .C0(\rst_cnt[25] ), .B0(game_en), 
    .A0(rst_n), .F0(\col_ctrl/n4541 ), .F1(\col_ctrl/n4344 ));
  SLICE_885 SLICE_885( .DI1(n4593), .D1(x_ball_dir), .C1(game_en), .B1(n16469), 
    .A1(total_reset), .D0(total_reset), .C0(x_ball_dir), .B0(game_en), 
    .A0(\rst_cnt[25] ), .CLK(clk), .Q1(x_ball_dir), .F0(\col_ctrl/n748 ), 
    .F1(n4593));
  SLICE_889 SLICE_889( .D1(\xpix[9] ), .C1(\xpix[6] ), .B1(\xpix[8] ), 
    .A1(\xpix[5] ), .D0(\xpix[4] ), .C0(\xpix[7] ), .B0(\xpix[9] ), 
    .A0(\xpix[8] ), .F0(\vga_ctrl/n12_c ), .F1(n8_adj_2391));
  SLICE_899 SLICE_899( .DI1(\vga_ctrl/hsync_N_112 ), .D1(\xpix[5] ), 
    .C1(\vga_ctrl/n4_c ), .B1(\xpix[6] ), .A1(\xpix[4] ), .D0(\xpix[7] ), 
    .B0(\xpix[9] ), .A0(\xpix[8] ), .CE(\vga_ctrl/n17644 ), 
    .LSR(\vga_ctrl/n10_c ), .CLK(clk), .Q1(j01_c), .F0(\vga_ctrl/n4_c ), 
    .F1(\vga_ctrl/hsync_N_112 ));
  SLICE_900 SLICE_900( .D1(\col_ctrl/poweroffcount[6] ), 
    .B1(\col_ctrl/poweroffcount[5] ), .D0(\power_pos_x[2] ), 
    .C0(\power_pos_x[4] ), .B0(\power_pos_x[1] ), .A0(\power_pos_x[3] ), 
    .F0(n8698), .F1(\col_ctrl/n9_adj_2122 ));
  SLICE_901 SLICE_901( .DI1(\col_ctrl/n62_adj_2136[1]/sig_006/FeedThruLUT ), 
    .B1(\col_ctrl/n62_adj_2136[1] ), .D0(\power_pos_x[2] ), 
    .C0(\power_pos_x[1] ), .B0(\power_pos_x[3] ), .A0(\power_pos_x[0] ), 
    .CE(\col_ctrl/n5169 ), .LSR(\col_ctrl/n5174 ), .CLK(clk), 
    .Q1(\power_pos_x[0] ), .F0(\col_ctrl/n8_adj_2129 ), 
    .F1(\col_ctrl/n62_adj_2136[1]/sig_006/FeedThruLUT ));
  SLICE_902 SLICE_902( .DI1(n4580), .D1(game_en), .C1(n1953), .B1(y_ball_dir), 
    .A1(n16466), .C0(game_en), .B0(reset_n_c), .A0(rst_n), .CLK(clk), 
    .Q1(y_ball_dir), .F0(n1953), .F1(n4580));
  SLICE_904 SLICE_904( .DI1(\col_ctrl/power_spawn_N_1950 ), 
    .D1(\col_ctrl/power_spawn_N_1953 ), .C1(power_spawn), .D0(power_spawn), 
    .C0(rst_n), .B0(reset_n_c), .A0(game_en), .CE(game_en), .LSR(n1953), 
    .CLK(clk), .Q1(power_spawn), .F0(\col_ctrl/n780 ), 
    .F1(\col_ctrl/power_spawn_N_1950 ));
  SLICE_911 SLICE_911( .D0(\xpix[9] ), .C0(\disp_ctrl/n4132 ), 
    .F0(\disp_ctrl/scrB_mod/n22753 ));
  SLICE_913 SLICE_913( .D1(\p_ball_N_229[6] ), .A1(\p_padB_N_629[6] ), 
    .D0(\p_ball_N_229[9] ), .B0(\p_padB_N_629[9] ), .F0(n19_adj_2357), 
    .F1(n13_adj_2361));
  SLICE_915 SLICE_915( .D1(\rst_gen_inst/rst_cnt[9]_2 ), .C1(\rst_cnt[11] ), 
    .B1(\rst_cnt[2] ), .A1(\rst_gen_inst/rst_cnt[4]_2 ), 
    .D0(\rst_gen_inst/rst_cnt[4]_2 ), .C0(\rst_gen_inst/rst_cnt[9]_2 ), 
    .B0(\rst_gen_inst/rst_cnt[3]_2 ), .A0(\rst_gen_inst/rst_cnt[8]_2 ), 
    .F0(n10_adj_2398), .F1(\rst_gen_inst/n26 ));
  SLICE_916 SLICE_916( .DI1(\col_ctrl/n3_adj_2090 ), .C1(\Astatus[0] ), 
    .A1(\Astatus[1] ), .D0(j14_c), .B0(\col_ctrl/n702 ), 
    .A0(\col_ctrl/y_padA_vel[0] ), .CE(\col_ctrl/n1909 ), 
    .LSR(\col_ctrl/n7894 ), .CLK(clk), .Q1(\col_ctrl/y_padA_vel[0] ), 
    .F0(\col_ctrl/n1228 ), .F1(\col_ctrl/n3_adj_2090 ));
  SLICE_917 SLICE_917( .B0(\col_ctrl/n702 ), .A0(j14_c), .F0(\col_ctrl/n631 ));
  SLICE_918 SLICE_918( .B0(\rst_cnt[24] ), .A0(\rst_cnt[13] ), 
    .F0(\rst_gen_inst/n18481 ));
  SLICE_920 SLICE_920( .DI1(\col_ctrl/n3505 ), .D1(rst_n), .C1(\Bstatus[1] ), 
    .B1(\Bstatus[0] ), .A1(reset_n_c), .D0(\col_ctrl/y_padB_vel[1] ), 
    .C0(\col_ctrl/n925 ), .A0(j16_c), .CE(\col_ctrl/n1913 ), 
    .LSR(\col_ctrl/n16422 ), .CLK(clk), .Q1(\col_ctrl/y_padB_vel[1] ), 
    .F0(\col_ctrl/n1206 ), .F1(\col_ctrl/n3505 ));
  SLICE_921 SLICE_921( .DI1(\col_ctrl/n3 ), .D1(\Bstatus[0] ), 
    .B1(\Bstatus[1] ), .D0(\col_ctrl/y_padB_vel[0] ), .B0(j16_c), 
    .A0(\col_ctrl/n925 ), .CE(\col_ctrl/n1913 ), .LSR(\col_ctrl/n7896 ), 
    .CLK(clk), .Q1(\col_ctrl/y_padB_vel[0] ), .F0(\col_ctrl/n1207 ), 
    .F1(\col_ctrl/n3 ));
  SLICE_922 SLICE_922( .D0(j16_c), .B0(\col_ctrl/n925 ), .F0(\col_ctrl/n656 ));
  SLICE_923 SLICE_923( .D1(\y_ball[5] ), .C1(\y_padB[5] ), .D0(\y_padB[9] ), 
    .C0(\y_padB[6] ), .B0(\y_padB[5] ), .A0(\y_padB[3] ), 
    .F0(\col_ctrl/n14_adj_2083 ), .F1(\col_ctrl/n11 ));
  SLICE_930 SLICE_930( .D1(\rst_cnt[11] ), .C1(\rst_cnt[23] ), 
    .B1(\rst_cnt[17] ), .A1(\rst_cnt[1] ), .B0(\rst_cnt[23] ), 
    .A0(\rst_cnt[24] ), .F0(\col_ctrl/n10_adj_2068 ), .F1(n32));
  SLICE_932 SLICE_932( .C0(\x_ball[7] ), .B0(\x_ball[8] ), .F0(n3300));
  SLICE_934 SLICE_934( .D1(\ypix[9] ), .B1(\p_padA_N_440[9] ), 
    .D0(\p_ball_N_229[9] ), .C0(\p_padA_N_440[9] ), .F0(n19), 
    .F1(\disp_ctrl/n19_c ));
  SLICE_935 SLICE_935( .D1(\p_padA_N_440[3] ), .C1(\p_ball_N_229[3] ), 
    .D0(\p_padA_N_440[2] ), .C0(\p_padA_N_440[3] ), .B0(\p_ball_N_229[3] ), 
    .F0(n6_adj_2355), .F1(n7));
  SLICE_938 SLICE_938( .D1(\p_padB_N_629[8] ), .C1(\p_padB_N_629[4] ), 
    .B1(\p_ball_N_229[8] ), .A1(\p_ball_N_229[4] ), .D0(\p_padB_N_629[4] ), 
    .B0(\p_ball_N_229[4] ), .F0(n9_adj_2363), .F1(n20552));
  SLICE_940 SLICE_940( .F0(\j06_pad.vcc ));
  SLICE_941 SLICE_941( .D1(\disp_ctrl/p_padB_s_N_848[7]_2 ), .B1(\ypix[7] ), 
    .D0(\p_ball_s1_N_697[7] ), .A0(\ypix[7] ), .F0(n22823), 
    .F1(\disp_ctrl/n15_adj_2257 ));
  SLICE_942 SLICE_942( .D1(\disp_ctrl/p_padA_s_N_770[5]_2 ), .B1(\ypix[5] ), 
    .D0(\p_ball_s1_N_697[5] ), .A0(\ypix[5] ), .F0(n22827), 
    .F1(\disp_ctrl/n11_adj_2235 ));
  SLICE_944 SLICE_944( .B1(\xpix[7] ), .A1(\disp_ctrl/p_ball_s1_N_675[7] ), 
    .C0(\xpix[7] ), .A0(\p_powerup_N_926[7] ), .F0(n22878), 
    .F1(\disp_ctrl/n15_adj_2289 ));
  SLICE_947 SLICE_947( .D1(\y_padB[5] ), .C1(\ypix[5] ), 
    .D0(\p_padA_N_333[5] ), .B0(\ypix[5] ), .F0(n11), 
    .F1(\disp_ctrl/n11_adj_2255 ));
  SLICE_948 SLICE_948( .C1(\disp_ctrl/p_ball_s1_N_675[5] ), .A1(\xpix[5] ), 
    .D0(\xpix[5] ), .C0(\p_powerup_N_926[5] ), .F0(n22882), 
    .F1(\disp_ctrl/n6_adj_2292 ));
  SLICE_950 SLICE_950( .D1(\ypix[4] ), .C1(\disp_ctrl/p_ball_s1_N_686[4] ), 
    .D0(\p_padA_N_333[4] ), .A0(\ypix[4] ), .F0(n9), 
    .F1(\disp_ctrl/n9_adj_2314 ));
  SLICE_951 SLICE_951( .C1(\ypix[7] ), .B1(\disp_ctrl/p_ball_s1_N_686[7] ), 
    .D0(\p_padA_N_333[7] ), .B0(\ypix[7] ), .F0(n15), 
    .F1(\disp_ctrl/n15_adj_2313 ));
  SLICE_952 SLICE_952( .DI1(\enable_gen/pause_N_1209 ), .C1(pause), 
    .A1(pause_pulse_N_1211_c), .D0(pause), .CE(\enable_gen/pause_en ), 
    .CLK(clk), .Q1(pause), .F0(\enable_gen/n4334 ), 
    .F1(\enable_gen/pause_N_1209 ));
  SLICE_953 SLICE_953( .D0(pad_buzz_en), .B0(\enable_gen/counter[16] ), 
    .F0(\enable_gen/n6 ));
  SLICE_954 SLICE_954( .C0(\enable_gen/countergmv[15] ), 
    .B0(\enable_gen/countergmv[16] ), .F0(\enable_gen/n9 ));
  SLICE_955 SLICE_955( .D1(\p_padA_N_440[2] ), .C1(\p_ball_N_229[2] ), 
    .D0(\p_padB_N_629[2] ), .C0(\p_ball_N_229[2] ), .F0(n5_adj_2367), .F1(n5));
  SLICE_956 SLICE_956( .D0(\p_padA_N_440[4] ), .C0(\p_ball_N_229[4] ), 
    .F0(n9_adj_2354));
  SLICE_959 SLICE_959( .C1(\ypix[6] ), .B1(\p_ball_N_229[6] ), 
    .D0(\p_padA_N_440[6] ), .C0(\p_ball_N_229[6] ), .F0(n13_adj_2352), 
    .F1(n13_adj_2382));
  SLICE_960 SLICE_960( .D1(\p_ball_N_229[4] ), .C1(\ypix[4] ), .D0(\ypix[4] ), 
    .B0(\p_padB_N_522[4] ), .F0(n9_adj_2343), .F1(n9_adj_2383));
  SLICE_961 SLICE_961( .C1(\ypix[5] ), .B1(\y_ball[5] ), 
    .D0(\p_padB_N_522[5] ), .B0(\ypix[5] ), .F0(n11_adj_2342), 
    .F1(\disp_ctrl/n11_adj_2181 ));
  SLICE_971 SLICE_971( .D0(\disp_ctrl/p_ball_s2_N_732[7] ), .C0(\xpix[7] ), 
    .F0(\disp_ctrl/n22814 ));
  SLICE_976 SLICE_976( .D1(\disp_ctrl/p_padB_s_N_908[5] ), 
    .C1(\disp_ctrl/p_padB_s_N_908[0] ), .B1(\ypix[0] ), .A1(\ypix[5] ), 
    .D0(\disp_ctrl/p_padA_s_N_781[5] ), .C0(\disp_ctrl/p_padA_s_N_781[0] ), 
    .B0(\ypix[5] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n11_adj_2184 ), 
    .F1(\disp_ctrl/n11_adj_2222 ));
  SLICE_978 SLICE_978( .D1(\disp_ctrl/p_padA_s_N_781[7] ), .B1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_781[8] ), .C0(\ypix[7] ), 
    .B0(\disp_ctrl/p_padA_s_N_781[7] ), .A0(\ypix[8] ), .F0(\disp_ctrl/n12_c ), 
    .F1(\disp_ctrl/n22796 ));
  SLICE_979 SLICE_979( .D1(\disp_ctrl/p_padB_s_N_897[8] ), .C1(\ypix[8] ), 
    .B1(\disp_ctrl/p_padB_s_N_897[7] ), .A1(\ypix[7] ), 
    .D0(\disp_ctrl/p_padA_s_N_819[8] ), .C0(\ypix[8] ), 
    .B0(\disp_ctrl/p_padA_s_N_819[7] ), .A0(\ypix[7] ), 
    .F0(\disp_ctrl/n15_adj_2186 ), .F1(\disp_ctrl/n15_adj_2218 ));
  SLICE_982 SLICE_982( .D1(\y_padA[3] ), .C1(\ypix[2] ), .B1(\y_padA[2] ), 
    .A1(\ypix[3] ), .D0(\disp_ctrl/p_padA_s_N_819[3] ), .C0(\ypix[2] ), 
    .B0(\ypix[3] ), .A0(\disp_ctrl/p_padA_s_N_819[2] ), 
    .F0(\disp_ctrl/n12_adj_2190 ), .F1(\disp_ctrl/n20757 ));
  SLICE_983 SLICE_983( .D1(\ypix[0] ), .C1(\ypix[5] ), 
    .B1(\disp_ctrl/p_padB_s_N_859[5] ), .A1(\disp_ctrl/p_padB_s_N_859[0] ), 
    .D0(\disp_ctrl/p_padA_s_N_830[5] ), .C0(\disp_ctrl/p_padA_s_N_830[0] ), 
    .B0(\ypix[5] ), .A0(\ypix[0] ), .F0(\disp_ctrl/n11_adj_2193 ), 
    .F1(\disp_ctrl/n11_adj_2212 ));
  SLICE_986 SLICE_986( .D1(\ypix[3] ), .C1(\disp_ctrl/p_padA_s_N_781[3] ), 
    .B1(\ypix[1] ), .A1(\disp_ctrl/p_padA_s_N_781[1] ), 
    .D0(\disp_ctrl/p_padB_s_N_859[3] ), .C0(\ypix[3] ), 
    .B0(\disp_ctrl/p_padB_s_N_859[1] ), .A0(\ypix[1] ), 
    .F0(\disp_ctrl/n13_adj_2205 ), .F1(\disp_ctrl/n13_adj_2294 ));
  SLICE_995 SLICE_995( .C1(\p_padB_N_629[4] ), .A1(\ypix[4] ), 
    .D0(\y_padA[4] ), .B0(\ypix[4] ), .F0(\disp_ctrl/n9_adj_2202 ), 
    .F1(n9_adj_2377));
  SLICE_997 SLICE_997( .C1(\y_padB[7] ), .A1(\ypix[7] ), .D0(\ypix[7] ), 
    .B0(\y_padA[7] ), .F0(\disp_ctrl/n15_adj_2199 ), 
    .F1(\disp_ctrl/n15_adj_2251 ));
  SLICE_1001 SLICE_1001( .DI1(\col_ctrl/n62_adj_2136[4]/sig_005/FeedThruLUT ), 
    .C1(\col_ctrl/n62_adj_2136[4] ), .D0(\xpix[2] ), .C0(\power_pos_x[2] ), 
    .B0(\xpix[3] ), .A0(\power_pos_x[3] ), .CE(\col_ctrl/n4324 ), 
    .LSR(\col_ctrl/n5174 ), .CLK(clk), .Q1(\power_pos_x[3] ), 
    .F0(\disp_ctrl/n20546 ), 
    .F1(\col_ctrl/n62_adj_2136[4]/sig_005/FeedThruLUT ));
  SLICE_1006 SLICE_1006( .D1(\p_padA_N_440[6] ), .C1(\ypix[6] ), 
    .C0(\disp_ctrl/p_padA_s_N_770[6]_2 ), .B0(\ypix[6] ), 
    .F0(\disp_ctrl/n13_adj_2234 ), .F1(\disp_ctrl/n13_adj_2279 ));
  SLICE_1011 SLICE_1011( .C1(\y_ball[4] ), .A1(\y_padB[4] ), .D0(\y_padB[4] ), 
    .B0(\ypix[4] ), .F0(\disp_ctrl/n9_adj_2253 ), .F1(\col_ctrl/n9_adj_2079 ));
  SLICE_1015 SLICE_1015( .D0(\disp_ctrl/p_padB_s_N_848[4]_2 ), .C0(\ypix[4] ), 
    .F0(\disp_ctrl/n9_adj_2259 ));
  SLICE_1031 SLICE_1031( .C0(\xpix[8] ), .B0(\disp_ctrl/p_ball_s1_N_675[8] ), 
    .F0(\disp_ctrl/n17_adj_2287 ));
  SLICE_1060 SLICE_1060( .D1(\padA_h[6] ), .C1(\Astatus[1] ), 
    .B1(\Astatus[0] ), .B0(game_en), .A0(\Astatus[0] ), .F0(\col_ctrl/n16478 ), 
    .F1(\col_ctrl/n860[6] ));
  SLICE_1061 SLICE_1061( .D0(reset_n_c), .C0(\col_ctrl/n1911 ), .A0(rst_n), 
    .F0(\col_ctrl/n7890 ));
  SLICE_1063 SLICE_1063( .B1(\y_padA[5] ), .A1(\y_ball[5] ), .D0(\y_padA[3] ), 
    .C0(\y_padA[6] ), .B0(\y_padA[9] ), .A0(\y_padA[5] ), 
    .F0(\col_ctrl/n14_adj_2077 ), .F1(\col_ctrl/n11_adj_2111 ));
  SLICE_1064 SLICE_1064( .DI1(\col_ctrl/n3527 ), .D1(\Astatus[0] ), .C1(rst_n), 
    .B1(reset_n_c), .A1(\Astatus[1] ), .D0(\col_ctrl/x_r_ball_vel[1] ), 
    .C0(x_ball_dir), .B0(\col_ctrl/n14597 ), .A0(\col_ctrl/x_l_ball_vel[1] ), 
    .CE(\col_ctrl/n1911 ), .LSR(\col_ctrl/n16657 ), .CLK(clk), 
    .Q1(\col_ctrl/x_r_ball_vel[1] ), .F0(\col_ctrl/n1370[1] ), 
    .F1(\col_ctrl/n3527 ));
  SLICE_1072 SLICE_1072( .DI1(\col_ctrl/wall_col_N_1548 ), 
    .C1(\col_ctrl/n592 ), .B1(\col_ctrl/wall_col_N_1552 ), 
    .A1(\col_ctrl/wall_col ), .D0(wall_buzz_en), .C0(\col_ctrl/wall_col ), 
    .B0(pad_buzz_en), .A0(\col_ctrl/pad_col ), .CE(\col_ctrl/n4344 ), 
    .LSR(\col_ctrl/n4406 ), .CLK(clk), .Q1(\col_ctrl/wall_col ), .F0(j06_c), 
    .F1(\col_ctrl/wall_col_N_1548 ));
  SLICE_1073 SLICE_1073( .D1(\padB_h[4] ), .B1(\Bstatus[1] ), 
    .A1(\Bstatus[0] ), .D0(\Bstatus[0] ), .C0(\Bstatus[1] ), .A0(\padB_h[6] ), 
    .F0(\col_ctrl/n1083[6] ), .F1(\col_ctrl/n1083[4] ));
  SLICE_1074 SLICE_1074( .DI1(n4578), .D1(n7974), .C1(\padB_h[7] ), 
    .B1(\Bstatus[0] ), .A1(n1953), .D0(\padB_h[7] ), .C0(\Bstatus[0] ), 
    .A0(\Bstatus[1] ), .CLK(clk), .Q1(\padB_h[7] ), .F0(\col_ctrl/n1083[7] ), 
    .F1(n4578));
  SLICE_1076 SLICE_1076( .DI1(\col_ctrl/n3529 ), .D1(rst_n), .C1(\Bstatus[1] ), 
    .B1(\Bstatus[0] ), .A1(reset_n_c), .D0(\padB_h[5] ), .C0(\Bstatus[0] ), 
    .B0(\Bstatus[1] ), .CE(\col_ctrl/n1915 ), .LSR(\col_ctrl/n16423 ), 
    .CLK(clk), .Q1(\col_ctrl/x_l_ball_vel[1] ), .F0(\col_ctrl/n1083[5] ), 
    .F1(\col_ctrl/n3529 ));
  SLICE_1077 SLICE_1077( .DI1(\col_ctrl/n8147 ), .C1(\Bstatus[0] ), 
    .B1(\Bstatus[1] ), .D0(\Bstatus[0] ), .C0(\Bstatus[1] ), .B0(\padB_h[1] ), 
    .CE(\col_ctrl/n1915 ), .LSR(\col_ctrl/n7898 ), .CLK(clk), 
    .Q1(\col_ctrl/x_l_ball_vel[0] ), .F0(\col_ctrl/n1083[1] ), 
    .F1(\col_ctrl/n8147 ));
  SLICE_1083 SLICE_1083( .DI1(\col_ctrl/n7 ), .D1(\y_ball[0] ), 
    .C1(\col_ctrl/n4536 ), .B1(total_reset), .A1(\col_ctrl/n592 ), 
    .D0(\col_ctrl/n592 ), .C0(total_reset), .B0(game_en), .A0(\col_ctrl/n620 ), 
    .CLK(clk), .Q1(\y_ball[0] ), .F0(\col_ctrl/n4536 ), .F1(\col_ctrl/n7 ));
  SLICE_1084 SLICE_1084( .D0(reset_n_c), .C0(\col_ctrl/n1915 ), .A0(rst_n), 
    .F0(\col_ctrl/n7898 ));
  SLICE_1085 SLICE_1085( .DI1(\col_ctrl/power_dir_N_1957 ), 
    .D1(\col_ctrl/power_dir ), .B1(power_spawn), .A0(\col_ctrl/power_dir ), 
    .CE(\col_ctrl/n4339 ), .CLK(clk), .Q1(\col_ctrl/power_dir ), 
    .F0(\col_ctrl/n1248 ), .F1(\col_ctrl/power_dir_N_1957 ));
  SLICE_1086 SLICE_1086( .DI1(\n4555$n0 ), .D1(\counter[18] ), .C1(n17517), 
    .B1(\counter[17] ), .A1(pause), .D0(\Bstatus[1] ), .C0(\Bstatus[0] ), 
    .B0(game_en), .A0(\col_ctrl/n4339 ), .CLK(clk), .Q1(game_en), 
    .F0(\col_ctrl/n16423 ), .F1(\n4555$n0 ));
  SLICE_1087 SLICE_1087( .D0(\p_ball_N_195[7] ), .B0(\p_ball_N_195[8] ), 
    .F0(\col_ctrl/n4_adj_2117 ));
  SLICE_1089 SLICE_1089( .DI1(n4572), .D1(\Astatus[0] ), .C1(n7964), 
    .B1(\padA_h[7] ), .A1(n1953), .D0(\Astatus[1] ), .C0(\padA_h[7] ), 
    .B0(\Astatus[0] ), .CLK(clk), .Q1(\padA_h[7] ), .F0(\col_ctrl/n860[7] ), 
    .F1(n4572));
  SLICE_1090 SLICE_1090( .D1(\Astatus[1] ), .C1(\padA_h[5] ), 
    .B1(\Astatus[0] ), .D0(\Astatus[0] ), .C0(\Astatus[1] ), .B0(\padA_h[4] ), 
    .F0(\col_ctrl/n860[4] ), .F1(\col_ctrl/n860[5] ));
  SLICE_1092 SLICE_1092( .DI1(\power_en_N_1779$n1 ), 
    .D1(\col_ctrl/power_en_N_1887 ), .C1(\col_ctrl/power_en_N_1784 ), 
    .B1(power_en), .A1(\col_ctrl/n10_adj_2088 ), 
    .D0(\col_ctrl/power_spawn_N_1953 ), .C0(power_en), .B0(game_en), 
    .A0(total_reset), .CE(n16521), .LSR(n1953), .CLK(clk), .Q1(power_en), 
    .F0(\col_ctrl/n4324 ), .F1(\power_en_N_1779$n1 ));
  SLICE_1094 SLICE_1094( .DI1(\col_ctrl/n8169 ), .D1(\Astatus[0] ), 
    .B1(\Astatus[1] ), .D0(\padA_h[1] ), .C0(\Astatus[1] ), .B0(\Astatus[0] ), 
    .CE(\col_ctrl/n1911 ), .LSR(\col_ctrl/n7890 ), .CLK(clk), 
    .Q1(\col_ctrl/x_r_ball_vel[0] ), .F0(\col_ctrl/n860[1] ), 
    .F1(\col_ctrl/n8169 ));
  SLICE_1095 SLICE_1095( .DI1(\col_ctrl/n643[7] ), .C1(\col_ctrl/n620 ), 
    .B1(\col_ctrl/n52[6] ), .A1(\col_ctrl/n592 ), .D0(\y_ball[3] ), 
    .C0(\y_ball[7] ), .B0(\y_ball[5] ), .A0(\y_ball[4] ), 
    .CE(\col_ctrl/n4321 ), .LSR(n1953), .CLK(clk), .Q1(\y_ball[7] ), 
    .F0(\col_ctrl/n14_adj_2121 ), .F1(\col_ctrl/n643[7] ));
  SLICE_1096 SLICE_1096( .DI1(\col_ctrl/n1070[7] ), .D1(\col_ctrl/n1069 ), 
    .C1(reset_n_c), .B1(\col_ctrl/n62_adj_2138[8] ), .A1(rst_n), 
    .D0(\y_padB[6] ), .C0(\y_padB[5] ), .B0(\y_padB[7] ), .A0(\y_padB[4] ), 
    .CE(\col_ctrl/n4327 ), .CLK(clk), .Q1(\y_padB[7] ), .F0(\col_ctrl/n17533 ), 
    .F1(\col_ctrl/n1070[7] ));
  SLICE_1097 SLICE_1097( .DI1(\vga_ctrl/rgb_2__N_105[0] ), .D1(n6_adj_2402), 
    .C1(n4_adj_2369), .B1(p_padB), .A1(powerB), .D0(\Bstatus[1] ), 
    .C0(\Bstatus[0] ), .LSR(\vga_ctrl/n3352 ), .CLK(clk), .Q1(j03_c), 
    .F0(powerB), .F1(\vga_ctrl/rgb_2__N_105[0] ));
  SLICE_1100 SLICE_1100( .DI1(\col_ctrl/n1104[7] ), .D1(rst_n), 
    .C1(\col_ctrl/n62_adj_2137[8] ), .B1(reset_n_c), .A1(\col_ctrl/n1103 ), 
    .D0(\y_padA[4] ), .C0(\y_padA[6] ), .B0(\y_padA[7] ), .A0(\y_padA[5] ), 
    .CE(\col_ctrl/n4326 ), .CLK(clk), .Q1(\y_padA[7] ), .F0(\col_ctrl/n17521 ), 
    .F1(\col_ctrl/n1104[7] ));
  SLICE_1101 SLICE_1101( .DI1(\col_ctrl/n62_adj_2136[10]/sig_011/FeedThruLUT ), 
    .A1(\col_ctrl/n62_adj_2136[10] ), .D0(\power_pos_x[5] ), 
    .C0(\power_pos_x[9] ), .B0(\power_pos_x[6] ), .A0(n7114), 
    .CE(\col_ctrl/n4324 ), .LSR(\col_ctrl/n5174 ), .CLK(clk), 
    .Q1(\power_pos_x[9] ), .F0(\col_ctrl/n76_adj_2130 ), 
    .F1(\col_ctrl/n62_adj_2136[10]/sig_011/FeedThruLUT ));
  SLICE_1107 SLICE_1107( .B0(\NULL/sig_000/FeedThruLUT ), .F0(lock));
  mypll_lscc_pll_inst_u_PLL_B \mypll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_in_c), .FEEDBACK(\mypll/lscc_pll_inst/feedback_w ), 
    .RESET_N(\j06_pad.vcc ), .INTFBOUT(\mypll/lscc_pll_inst/feedback_w ), 
    .OUTGLOBAL(clk), .LOCK(\NULL/sig_000/FeedThruLUT ));
  j01 j01_I( .PADDO(j01_c), .j01(j01));
  j02 j02_I( .PADDO(j02_c), .j02(j02));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  j03 j03_I( .PADDO(j03_c), .j03(j03));
  j04 j04_I( .PADDO(j04_c), .j04(j04));
  j05 j05_I( .PADDO(j05_c), .j05(j05));
  j06 j06_I( .PADDO(j06_c), .j06(j06));
  j13 j13_I( .PADDI(pause_pulse_N_1211_c), .j13(j13));
  j14 j14_I( .PADDI(j14_c), .j14(j14));
  j15 j15_I( .PADDI(j15_c), .j15(j15));
  j16 j16_I( .PADDI(j16_c), .j16(j16));
  j17 j17_I( .PADDI(j17_c), .j17(j17));
  j18 j18_I( .PADDI(reset_n_c), .j18(j18));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/countergmv_999__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/countergmv_999__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/countergmv_999_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/countergmv_999__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/counter_997__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \enable_gen/counter_997__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \enable_gen/counter_997_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \enable_gen/counter_997__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_988_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_25 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_30 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_988_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_179_sub_3_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2287_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2287_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_40 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2288_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2288_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_43 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_989_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2287_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_46 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2287_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_47 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_2287_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_48 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2288_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_50 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_2288_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_55 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_56 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_20_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_57 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_2288_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_58 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_60 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_64 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_65 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_127_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_70 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_71 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_243_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_72 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_243_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_74 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_991_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_75 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_76 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_991_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_79 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_83 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_84 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_85 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_116_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_989_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_87 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_988_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_88 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_57_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_89 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_90 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_91 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_92 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_159_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_93 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_988_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_94 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_989_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_96 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_989_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_97 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_159_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_98 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_99 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_100 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_101 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_102 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_104 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_105 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_106 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_123_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_107 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/sub_163_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_108 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_123_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_109 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_110 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_992_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_111 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_112 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_992_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_113 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_114 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_115 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_244_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_116 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_244_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_117 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_992_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_119 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_120 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_121 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_989_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_122 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_992_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_124 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_126 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_127 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_106_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_128 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/add_988_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_129 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_106_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_130 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \disp_ctrl/add_992_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_131 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_104_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \disp_ctrl/sub_143_sub_3_add_2_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_133 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_996_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_996__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_134 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_996_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_996__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_996__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_135 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_996_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_996__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_996__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_136 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_996_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_996__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_996__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_137 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_996_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/ypix_996__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_ctrl/ypix_996__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_138 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_ctrl/ypix_996_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/ypix_996__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_139 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_994_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_994__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_140 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_994_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_994__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_994__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_141 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_994_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_994__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_994__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_142 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_994_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_994__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_994__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_143 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_994_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/xpix_994__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_994__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_144 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_ctrl/xpix_994_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_ctrl/xpix_994__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_145 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2281_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_146 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2281_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_147 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2281_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_148 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2281_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_149 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_2281_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_150 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11290_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_151 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_11288_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_152 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_11288_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_153 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_11288_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_154 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_11288_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_155 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11290_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_156 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11290_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_157 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_11288_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_158 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_11288_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_159 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11289_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_160 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11289_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/x_ball_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11289_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_162 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11289_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \col_ctrl/x_ball_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11289_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_ball_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/x_ball_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_164 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11289_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \col_ctrl/x_ball_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_165 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_166 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_990_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_ball_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_167 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_168 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_990_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_169 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_170 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11290_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_171 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11290_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padB_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_172 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_173 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_174 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_175 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/powercount_1007__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/powercount_1007__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_176 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/powercount_1007_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/powercount_1007__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_177 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_990_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_178 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1005__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_179 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1005__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1005__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_180 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_990_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_181 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1005__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1005__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_182 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_990_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_183 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11290_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/y_padB_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_184 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1005__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1005__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_185 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11291_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_186 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1005__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1005__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_187 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_188 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11291_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_189 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_190 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/poweroffcount_1005__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/poweroffcount_1005__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_191 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/poweroffcount_1005_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/poweroffcount_1005__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_192 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_193 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \col_ctrl/add_2280_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_194 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \col_ctrl/add_2280_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_195 ( input DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11291_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_196 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11291_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_197 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11291_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \col_ctrl/y_padA_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_198 ( input DI1, D1, C1, B1, B0, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \col_ctrl/add_11291_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \col_ctrl/y_padA_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_199 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_200 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_201 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_202 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_203 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \rst_gen_inst/rst_cnt__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_204 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_205 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_206 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_207 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_208 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_209 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_210 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_211 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_212 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \rst_gen_inst/add_4_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \rst_gen_inst/rst_cnt__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_213 ( input DI0, C0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut4 \enable_gen/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/gmv_flash_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 \enable_gen/i2274_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \enable_gen/pause_en_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 \vga_ctrl/i14_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_221 ( input DI0, D0, C0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \disp_ctrl/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \col_ctrl/i1_3_lut_adj_220 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \col_ctrl/i1_3_lut_adj_235 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \col_ctrl/power_type_1003__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/power_type_1003__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_223 ( input DI1, DI0, D1, C1, B1, C0, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \col_ctrl/i11359_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \col_ctrl/i11351_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \col_ctrl/scrB_1002__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrB_1002__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \col_ctrl/i11338_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \col_ctrl.i1_2_lut_adj_243 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/scrA_1001__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/scrA_1001__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF50A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_225 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \col_ctrl/mux_92_i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \col_ctrl/mux_92_i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40013 \col_ctrl.i11303_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \col_ctrl/i11295_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/buzzcount_1000__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/buzzcount_1000__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \col_ctrl/mux_92_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \col_ctrl/mux_92_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \col_ctrl/y_ball_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input DI1, DI0, B1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 SLICE_232_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 SLICE_232_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/power_pos_x_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 SLICE_234_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 SLICE_234_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/power_pos_x_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \col_ctrl/i11324_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/buzzcount_1000__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_250 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 i3146_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 i3129_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input DI0, D0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \col_ctrl/i1_3_lut_adj_237 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/pad_col_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFF22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \col_ctrl/mux_552_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \col_ctrl/mux_552_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padB_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padB_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x3AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_256 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \col_ctrl/mux_556_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \col_ctrl/mux_556_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padA_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_padA_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x3AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_258 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40027 i3165_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 i3132_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/Bstatus__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/Bstatus__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 i3163_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 i3135_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/Astatus__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/Astatus__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input DI1, DI0, D1, C1, D0, A0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \col_ctrl/i1_2_lut_adj_229 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \col_ctrl/i1_2_lut_adj_228 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \col_ctrl/power_pos_x_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 i3156_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 i3143_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_273 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 i3148_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 i3150_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padA_h_i0_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xEECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \col_ctrl/i11310_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \col_ctrl/i11317_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/buzzcount_1000__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \col_ctrl/buzzcount_1000__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 i3138_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 i3140_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/padB_h_i0_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \col_ctrl/i11345_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrA_1001__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xAA6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40042 \col_ctrl/i11366_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/scrB_1002__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \disp_ctrl/scrA_mod/i7197_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \disp_ctrl/scrA_mod/i7050_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 \vga_ctrl/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \disp_ctrl.scrA_mod.i17940_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 i6_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \disp_ctrl/i1_4_lut_adj_303 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \vga_ctrl/i1_2_lut_3_lut_adj_279 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \disp_ctrl/i1_4_lut_adj_333 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 i6469_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 i18236_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 i17472_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i18230_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 LessThan_662_i6_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \disp_ctrl/i1_2_lut_3_lut_adj_343 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \disp_ctrl/scrA_mod/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \vga_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \vga_ctrl/i4_4_lut_adj_282 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \disp_ctrl/ypix_9__I_0_66_i19_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \disp_ctrl/i2_4_lut_adj_366 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \disp_ctrl/p_padA_s_I_57_i20_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 i6488_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x00D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \disp_ctrl/scrB_mod/i6595_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \disp_ctrl/scrB_mod/i17756_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \disp_ctrl/i2_4_lut_adj_308 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40068 \disp_ctrl/scrB_mod/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D0, C0, B0, A0, output F0 );

  lut40069 \disp_ctrl/scrB_mod/i1_4_lut_adj_296 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x3370") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \disp_ctrl/scrB_mod/i17761_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \disp_ctrl/scrB_mod/i1_4_lut_adj_300 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40072 \disp_ctrl/scrB_mod/i7038_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \disp_ctrl/scrA_mod/i1_2_lut_adj_284 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \disp_ctrl/scrA_mod/n22064_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \disp_ctrl/scrA_mod/i17669_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D0, C0, B0, A0, output F0 );

  lut40076 \disp_ctrl/scrA_mod/scrA[1]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D0, C0, B0, A0, output F0 );

  lut40077 \disp_ctrl/scrA_mod/i17757_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \disp_ctrl/scrA_mod/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \disp_ctrl/scrA_mod/i1_2_lut_3_lut_adj_290 ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \disp_ctrl/scrA_mod/i17539_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \disp_ctrl/scrA_mod/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \disp_ctrl.scrA_mod.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 i1304_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \disp_ctrl/scrA_mod/l_0_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \disp_ctrl/scrA_mod/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \disp_ctrl/scrA_mod/i17564_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \disp_ctrl/scrA_mod/i1_4_lut_adj_288 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40088 \disp_ctrl/scrA_mod/i1_4_lut_adj_289 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40089 \disp_ctrl/i1_2_lut_adj_336 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40090 \disp_ctrl/scrA_mod/i45_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \disp_ctrl/scrA_mod/i1331_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x7444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_315 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \disp_ctrl/scrA_mod/i1_2_lut_3_lut_adj_286 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \disp_ctrl/scrA_mod/i14300_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 \disp_ctrl/scrA_mod/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \vga_ctrl/i7052_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \col_ctrl/i18722_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \col_ctrl.i17663_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x082A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 \col_ctrl.i2987_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \col_ctrl.i1_2_lut_adj_217 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x2A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \col_ctrl/i18674_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40101 \col_ctrl/i832_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x004C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40102 \col_ctrl/i6475_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40103 \col_ctrl/i2_3_lut_4_lut_adj_214 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \col_ctrl/i1_4_lut_adj_277 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \col_ctrl/i441_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x333B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \col_ctrl/i436_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \col_ctrl/i6617_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x555D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \col_ctrl.i6491_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \col_ctrl/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \col_ctrl/i18755_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \col_ctrl.i17579_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0A22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \col_ctrl/i3126_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40112 \col_ctrl.i1_2_lut_adj_278 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x8CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 i18218_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 i17633_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 i18108_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 i17631_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 i18080_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 LessThan_613_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 i18164_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 i17819_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 LessThan_657_i15_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 LessThan_613_i15_rep_116_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_333 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40123 \disp_ctrl/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 LessThan_613_i7_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 i17817_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 i17695_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40126 LessThan_662_i7_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 LessThan_662_i15_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i18089_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 i18159_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \disp_ctrl/ypix_9__I_0_66_i7_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \disp_ctrl/i4_4_lut_adj_340 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 i11_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 i15849_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \disp_ctrl/i14388_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_343 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \disp_ctrl/p_ball_s1_I_52_i11_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \disp_ctrl/ypix_9__I_0_66_i11_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 i17479_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 LessThan_662_i11_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 i18158_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 LessThan_613_i4_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \disp_ctrl/scrB_mod/i1_4_lut_adj_299 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40141 \disp_ctrl/scrA_mod/i1_3_lut_4_lut_adj_283 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 i1_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 i1241_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 i1_3_lut_adj_371( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \disp_ctrl/i15820_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \disp_ctrl/power_pos_x_9__I_0_i11_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 LessThan_610_i11_rep_128_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 i18198_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 i18002_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 i17990_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 i17488_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \disp_ctrl/y_padA_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 LessThan_613_i11_rep_120_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \disp_ctrl/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i15859_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40154 \vga_ctrl/i7257_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 i2022_rep_101_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_361 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40156 \vga_ctrl/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \vga_ctrl/i18227_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x4054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \col_ctrl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \col_ctrl/i18211_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \disp_ctrl/ypix_9__I_0_61_i17_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 i7083_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40161 i3_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \vga_ctrl/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40138 i18069_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 i18173_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_367 ( input D0, C0, B0, A0, output F0 );

  lut40163 \disp_ctrl/i2_4_lut_adj_360 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 i18172_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i17799_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xDFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_370 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 i18041_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 i18193_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i18042_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 LessThan_646_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 i17797_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 i17716_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 i18192_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 LessThan_646_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x7130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i18087_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 i18161_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \col_ctrl/i18210_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 i17934_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_380 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i18048_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 LessThan_649_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_382 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 LessThan_657_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 LessThan_657_i8_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_385 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 i17932_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 i17571_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_387 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i18160_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 LessThan_649_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \disp_ctrl/i17650_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 i1_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 \vga_ctrl/i18738_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 \vga_ctrl.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 i1_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \vga_ctrl/i7086_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_392 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 i18137_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i18217_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 i18216_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 i18141_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 i18221_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40187 i17903_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 LessThan_622_i13_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \disp_ctrl/i17746_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 i17604_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_400 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 i18220_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 LessThan_622_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl.i18212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 y_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xB0FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_404 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18214_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 x_ball_9__I_0_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 i18182_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 LessThan_610_i4_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 i18682_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \enable_gen/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \enable_gen/i6955_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \enable_gen/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \enable_gen/i18736_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \enable_gen/i7330_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40201 \enable_gen/i2_4_lut_adj_368 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \enable_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \enable_gen/i4_4_lut_adj_369 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \enable_gen/i2_4_lut_adj_370 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/ypix_9__I_0_66_i5_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 i15808_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40207 \disp_ctrl/i9_4_lut_adj_347 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \disp_ctrl/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_421 ( input D0, output F0 );
  wire   GNDI;

  lut40209 SLICE_421_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \col_ctrl/i1_2_lut_adj_246 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \col_ctrl/i14380_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 i7125_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_426 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 i18228_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 LessThan_662_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_428 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 i17637_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 LessThan_657_i11_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_430 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 LessThan_662_i17_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 LessThan_657_i17_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_432 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \col_ctrl/i414_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 reset_n_I_0_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_433 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 \col_ctrl/i18712_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \col_ctrl.i1_4_lut_adj_233 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xD1FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 i3_4_lut_adj_372( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 i18145_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \disp_ctrl/i4_4_lut_adj_331 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \disp_ctrl/i1_4_lut_adj_332 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x88A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_437 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 i18223_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 i18222_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_439 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 i18149_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 i18225_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_440 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40223 i17913_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 LessThan_637_i13_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 \disp_ctrl/i17510_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 i17592_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_442 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 i18224_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40225 LessThan_637_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 i1311_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_445 ( input D0, C0, B0, A0, output F0 );

  lut40228 \disp_ctrl/i2_4_lut_adj_339 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_447 ( input D0, C0, B0, A0, output F0 );

  lut40229 \disp_ctrl/scrB_mod/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x00B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_448 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 i18146_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 LessThan_637_i6_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 i14293_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \col_ctrl.i18703_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x8AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x555D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_452 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 i6432_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 i18165_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_454 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \disp_ctrl/i1_2_lut_adj_345 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 i18759_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18200_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \disp_ctrl/ypix_9__I_0_73_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_457 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl/i18031_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \disp_ctrl/i18201_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_458 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \disp_ctrl/i15863_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \disp_ctrl/ypix_9__I_0_61_i11_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \disp_ctrl/i18168_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \disp_ctrl/i17809_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xBFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_460 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \disp_ctrl/i18180_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \disp_ctrl/ypix_9__I_0_81_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_461 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i18059_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \disp_ctrl/i18181_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_462 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \disp_ctrl/y_ball_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \disp_ctrl/ypix_9__I_0_61_i15_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_466 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \disp_ctrl/i17921_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \disp_ctrl/i17582_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \disp_ctrl/i18063_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \disp_ctrl/i18177_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_470 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 LessThan_610_i15_rep_124_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \disp_ctrl/x_ball_9__I_0_i15_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_471 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \disp_ctrl/i18151_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \disp_ctrl/i18150_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_472 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40244 \disp_ctrl/xor_78_i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \disp_ctrl/x_ball_9__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_473 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \disp_ctrl/i17849_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \disp_ctrl/x_ball_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \disp_ctrl/i18176_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \disp_ctrl/i17789_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFF6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_476 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i18105_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \disp_ctrl/i18143_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \disp_ctrl/i18100_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \disp_ctrl/xpix_9__I_0_69_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_481 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \disp_ctrl/i17787_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 \disp_ctrl/i17726_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_483 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18135_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \disp_ctrl/i18134_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_484 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i18142_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \disp_ctrl/xpix_9__I_0_69_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \col_ctrl/y_padA_9__I_0_133_i9_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \disp_ctrl/y_ball_9__I_0_i9_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_487 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \disp_ctrl/i17859_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \disp_ctrl/y_ball_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \vga_ctrl/i18226_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \disp_ctrl/i17924_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFF6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_490 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \disp_ctrl/i18064_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \disp_ctrl/ypix_9__I_0_81_i6_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_492 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \disp_ctrl/i8_3_lut_adj_351 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \disp_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 \disp_ctrl/i3_4_lut_adj_322 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \disp_ctrl/i3_4_lut_adj_301 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 \disp_ctrl/i9_4_lut_adj_354 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \disp_ctrl/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40242 \disp_ctrl/p_padB_s_I_67_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \disp_ctrl/ypix_9__I_0_81_i11_rep_44_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_498 ( input DI1, B1, D0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40016 SLICE_498_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \disp_ctrl/power_pos_x_9__I_0_i15_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_499 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl/i18187_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \disp_ctrl/i18186_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_500 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/xpix_9__I_0_67_i5_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \disp_ctrl/power_pos_x_9__I_0_i9_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_501 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 \disp_ctrl/i17484_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \disp_ctrl/power_pos_x_9__I_0_i13_2_lut ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40262 \disp_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \disp_ctrl/ypix_9__I_0_75_i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_504 ( input C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40263 \disp_ctrl/p_ball_s1_N_675_9__I_0_i19_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \disp_ctrl/i18051_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \disp_ctrl/i8_3_lut_adj_355 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \disp_ctrl/i5_4_lut_adj_305 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \disp_ctrl/i3_4_lut_adj_358 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \disp_ctrl/i1705_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x1044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_510 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \disp_ctrl.i18188_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \disp_ctrl/power_pos_x_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_512 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40269 \disp_ctrl/i17839_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \disp_ctrl/y_padA_9__I_0_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_513 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \disp_ctrl/i18155_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \disp_ctrl/i18154_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40270 \disp_ctrl/i1_4_lut_adj_362 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \disp_ctrl/i2_4_lut_adj_309 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x0108") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40272 \disp_ctrl/i1_4_lut_adj_311 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \disp_ctrl/i3_4_lut_adj_316 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40274 \disp_ctrl/i4_4_lut_adj_352 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \disp_ctrl/i4_4_lut_adj_318 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_518 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40275 \disp_ctrl/i8_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \disp_ctrl/i5_4_lut_adj_313 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_519 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40263 \disp_ctrl/ypix_9__I_0_81_i15_rep_38_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \disp_ctrl/i2_4_lut_adj_315 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_520 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18152_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \disp_ctrl/y_padA_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x08CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40278 \disp_ctrl/i1_4_lut_adj_367 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \disp_ctrl/i18169_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x00D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40128 \disp_ctrl/i18079_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \disp_ctrl/i18167_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_526 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \disp_ctrl/i18076_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \disp_ctrl/ypix_9__I_0_61_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40279 \disp_ctrl/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \disp_ctrl/i4_4_lut_adj_324 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_529 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40281 \disp_ctrl/i6_4_lut_adj_325 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \disp_ctrl/ypix_9__I_0_83_i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \disp_ctrl/i8_3_lut_adj_317 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \disp_ctrl/i5_4_lut_adj_319 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40283 \disp_ctrl/i2_4_lut_adj_307 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \disp_ctrl/i2_4_lut_adj_321 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_532 ( input D1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/x_ball_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \disp_ctrl/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \vga_ctrl/i3_4_lut_adj_280 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \disp_ctrl/i2_4_lut_adj_348 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_534 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18166_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \disp_ctrl/ypix_9__I_0_61_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_536 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \disp_ctrl/i17807_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \disp_ctrl/i17705_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_538 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40008 \disp_ctrl/ypix_9__I_0_74_i6_rep_66_2_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \disp_ctrl/i18202_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \disp_ctrl/i17955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_540 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \disp_ctrl/i17953_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 \disp_ctrl/i17535_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_542 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \disp_ctrl.i18026_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \disp_ctrl/power_pos_x_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_544 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \disp_ctrl.i18096_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \disp_ctrl/y_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_546 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \disp_ctrl.i18098_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \disp_ctrl/x_ball_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_548 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18038_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \disp_ctrl/p_ball_s1_I_52_i6_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_551 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40269 \disp_ctrl/i17967_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \disp_ctrl/p_ball_s1_I_52_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_553 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40291 \disp_ctrl/i2_4_lut_adj_361 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \disp_ctrl/i3_4_lut_adj_363 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40293 \disp_ctrl/i17983_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \disp_ctrl/i17984_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_555 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40242 \disp_ctrl/p_padA_s_I_57_i17_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \disp_ctrl.i18235_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_557 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40205 LessThan_637_i15_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \disp_ctrl/p_padA_s_I_57_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_558 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \disp_ctrl/ypix_9__I_0_66_i15_rep_200_2_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \disp_ctrl/i15790_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_559 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40297 i15851_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \disp_ctrl/ypix_9__I_0_66_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_560 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18232_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \disp_ctrl/p_padA_s_I_57_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_562 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \disp_ctrl/i17975_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \disp_ctrl/p_padA_s_I_57_i9_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_563 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \disp_ctrl/ypix_9__I_0_61_i7_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \disp_ctrl/p_padA_s_I_57_i7_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_564 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40299 \disp_ctrl/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_565 ( input D0, C0, B0, A0, output F0 );

  lut40300 \disp_ctrl/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_566 ( input D0, C0, B0, A0, output F0 );

  lut40301 \disp_ctrl/i1_4_lut_adj_327 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_568 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40211 \disp_ctrl/i2_4_lut_adj_328 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \disp_ctrl/i1_2_lut_3_lut_adj_334 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_570 ( input D0, C0, B0, A0, output F0 );

  lut40303 \disp_ctrl/i3_4_lut_adj_329 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40304 \disp_ctrl/i2_4_lut_adj_330 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 \disp_ctrl/i2_4_lut_adj_337 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_573 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40306 \vga_ctrl/i1970_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \vga_ctrl/i7304_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18061_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \disp_ctrl/i18179_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_576 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \disp_ctrl/i18178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \disp_ctrl/i17779_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_578 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18067_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \disp_ctrl/i18175_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_580 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18022_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \disp_ctrl/ypix_9__I_0_66_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40309 \disp_ctrl/scrA_mod/i1411_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40310 \disp_ctrl/scrB_mod/i1408_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_584 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \disp_ctrl/i18174_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \disp_ctrl/ypix_9__I_0_66_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_586 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \disp_ctrl/i18163_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \disp_ctrl/i18162_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_588 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 \disp_ctrl/i17829_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \disp_ctrl/y_padB_9__I_0_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 \disp_ctrl/i2_4_lut_adj_326 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \disp_ctrl/i17685_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_590 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl.i18170_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \disp_ctrl/y_padB_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \disp_ctrl/i17777_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \disp_ctrl/i17736_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_594 ( input D0, C0, B0, A0, output F0 );

  lut40316 \disp_ctrl/i1_4_lut_adj_335 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_596 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \vga_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \disp_ctrl/i18053_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_598 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl/i18185_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \disp_ctrl/i18184_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_600 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40223 \disp_ctrl/i17769_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \disp_ctrl/p_padB_s_I_67_i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_602 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl.i18208_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \disp_ctrl/p_padB_s_I_67_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_605 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40319 i6437_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 i18199_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_606 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40320 \disp_ctrl/scrA_mod/i1_2_lut_4_lut_adj_291 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40321 \disp_ctrl/i1_2_lut_adj_338 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \disp_ctrl/scrB_mod/i7040_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40323 \vga_ctrl/i6970_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_608 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \disp_ctrl.i18012_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \disp_ctrl/p_padB_s_I_67_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40325 \disp_ctrl/scrB_mod/i7044_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40326 \disp_ctrl/i7000_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_612 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl.i18072_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \disp_ctrl/y_padB_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40328 \disp_ctrl/scrB_mod/i1373_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \disp_ctrl/i1369_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 \disp_ctrl/scrB_mod/i1_4_lut_adj_297 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40330 \disp_ctrl.scrB_mod.i1418_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x5570") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40331 \disp_ctrl/scrB_mod/i1_4_lut_adj_293 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40332 \disp_ctrl/i1239_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_617 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40333 \disp_ctrl/i17661_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40334 i1402_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_618 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18094_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40335 \disp_ctrl/y_padA_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_620 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \disp_ctrl/p_ball_s1_N_675_9__I_0_i7_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \disp_ctrl/i17552_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_621 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40245 \disp_ctrl/i17945_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \disp_ctrl/p_ball_s1_N_675_9__I_0_i13_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_622 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18234_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \disp_ctrl/p_padA_s_I_57_i6_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_625 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40337 \rst_gen_inst/rst_cnt_25__I_1_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \col_ctrl/i2_3_lut_adj_222 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40339 \disp_ctrl/i6_4_lut_adj_341 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40340 \disp_ctrl/i9_4_lut_adj_344 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_627 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \disp_ctrl/xpix_9__I_0_67_i3_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40341 \vga_ctrl/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_628 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40342 \disp_ctrl/i5_4_lut_adj_342 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \vga_ctrl/i26_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40343 \disp_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 \disp_ctrl/i10_4_lut_adj_359 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_632 ( input C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40345 \disp_ctrl/xpix_9__I_0_67_i1_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \disp_ctrl/i1303_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_633 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40347 \vga_ctrl/i18728_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \vga_ctrl/i15804_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_634 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \disp_ctrl.i18016_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \disp_ctrl/p_ball_s1_N_675_9__I_0_i6_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_636 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40350 \disp_ctrl/i15865_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \disp_ctrl/ypix_9__I_0_61_i9_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_637 ( input C0, B0, output F0 );
  wire   GNDI;

  lut4 \disp_ctrl/ypix_9__I_0_61_i5_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_639 ( input C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40135 \disp_ctrl/ypix_9__I_0_66_i3_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \disp_ctrl/ypix_9__I_0_61_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_641 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \disp_ctrl/scrB_mod/i3_4_lut_adj_294 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40353 \vga_ctrl/i19_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x2264") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_642 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18207_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \disp_ctrl/i18206_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_643 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl.i18021_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \disp_ctrl.i18205_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40355 \disp_ctrl/i1_4_lut_adj_350 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40356 \disp_ctrl/i3_4_lut_adj_353 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40357 \disp_ctrl/i4_4_lut_adj_312 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40358 \disp_ctrl/i4_4_lut_adj_356 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_648 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \disp_ctrl.i18204_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 \disp_ctrl/p_ball_s1_N_675_9__I_0_i4_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xBF0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_650 ( input D0, C0, B0, A0, output F0 );

  lut40360 \disp_ctrl/i2_4_lut_adj_357 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_651 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40361 \disp_ctrl/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40362 \disp_ctrl/i1_rep_3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_652 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40350 \disp_ctrl/i15857_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \disp_ctrl/p_ball_s1_N_675_9__I_0_i3_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40363 \col_ctrl/i2_4_lut_adj_231 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \rst_gen_inst/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_656 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40365 \disp_ctrl/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \disp_ctrl/i18035_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_659 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \disp_ctrl/i18197_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \disp_ctrl/i18196_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_661 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl.i18037_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \disp_ctrl.i18195_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_662 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \disp_ctrl.i18194_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40366 \disp_ctrl/p_ball_s1_I_52_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xC4FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_665 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40367 \disp_ctrl/i1_4_lut_adj_364 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \disp_ctrl/i18203_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_668 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \disp_ctrl/i18028_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \disp_ctrl/ypix_9__I_0_73_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \col_ctrl/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \disp_ctrl/i1_4_lut_adj_365 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40370 \disp_ctrl/scrB_mod/i7029_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40371 \disp_ctrl/scrB_mod/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_674 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40350 \disp_ctrl/scrB_mod/i17521_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40372 \disp_ctrl/scrB_mod/i1_4_lut_adj_298 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x5570") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40373 \disp_ctrl/scrB_mod/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40374 \disp_ctrl/scrB_mod/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_677 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40375 \disp_ctrl/scrA_mod/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40376 \vga_ctrl/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_680 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/xpix_9__I_0_69_i11_rep_81_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \disp_ctrl/scrB_mod/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40377 \disp_ctrl/scrA_mod/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 \disp_ctrl/scrA_mod/i1_4_lut_adj_287 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40379 \disp_ctrl/scrB_mod/i15871_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \disp_ctrl/scrB_mod/i17522_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x80D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40381 \disp_ctrl/scrB_mod/i2_4_lut_adj_295 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40382 \disp_ctrl/scrB_mod/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x3373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40383 \vga_ctrl/i7290_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40384 \disp_ctrl.scrA_mod.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_690 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40385 \disp_ctrl/scrA_mod/i2_3_lut_adj_285 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \disp_ctrl/scrA_mod/i7213_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40387 \disp_ctrl/scrA_mod/i7060_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \disp_ctrl/scrA_mod/i1_2_lut_3_lut_adj_292 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_694 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40388 \vga_ctrl/i7253_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40299 \disp_ctrl/scrA_mod/i1313_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_696 ( input D0, C0, B0, A0, output F0 );

  lut40389 \disp_ctrl/scrA_mod/i17568_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_698 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 i18138_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 LessThan_622_i6_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_700 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40192 LessThan_662_i16_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 LessThan_662_i8_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_702 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 i7314_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40391 \col_ctrl/i1_2_lut_adj_272 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_704 ( input D0, C0, B0, A0, output F0 );

  lut40392 i2_4_lut_adj_373( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \col_ctrl/i4_4_lut_adj_256 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \col_ctrl/i1_4_lut_adj_259 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_706 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40395 i6_4_lut_adj_374( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 i5_4_lut_adj_377( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_708 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40272 i1_4_lut_adj_375( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 i1_3_lut_adj_376( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_709 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 \col_ctrl/i3_4_lut_adj_266 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 i1_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 i1_4_lut_adj_378( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_711 ( input D0, C0, B0, A0, output F0 );

  lut40401 \col_ctrl/i1_4_lut_adj_269 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xF5DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_715 ( input D0, output F0 );
  wire   GNDI;

  lut40209 SLICE_715_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_716 ( input D0, C0, B0, A0, output F0 );

  lut40392 i2_4_lut_adj_379( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_717 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40402 \col_ctrl/i6_4_lut_adj_267 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 \col_ctrl/i5_4_lut_adj_268 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_718 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 i6_4_lut_adj_380( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 i5_4_lut_adj_381( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_720 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40406 \disp_ctrl.i2_4_lut_adj_346 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40252 LessThan_613_i3_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_722 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40407 \vga_ctrl/i18762_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40408 \vga_ctrl/i7123_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_724 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40409 \vga_ctrl/i18765_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \vga_ctrl/i15832_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_726 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40410 \vga_ctrl/i7282_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40217 \vga_ctrl/i6503_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_728 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40226 \vga_ctrl/i7286_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40411 \vga_ctrl/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_731 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40412 \vga_ctrl/i18671_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 \vga_ctrl/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \vga_ctrl/vsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_732 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 \vga_ctrl/i18680_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \vga_ctrl/i7205_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x0037") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_734 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40416 \col_ctrl/i17883_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \col_ctrl/y_padB_9__I_0_130_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_736 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 \col_ctrl/i7102_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \col_ctrl/i387_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xF777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_738 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 i6530_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \col_ctrl/i18696_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xC4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_739 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 \col_ctrl/i4391_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40422 \col_ctrl/i1202_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40423 \col_ctrl.i18733_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \col_ctrl/i334_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_742 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40425 \col_ctrl/i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 \col_ctrl/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_743 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \col_ctrl/i18717_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \col_ctrl/i18_3_lut_adj_219 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \col_ctrl/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \col_ctrl/i6_4_lut_adj_203 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40431 \col_ctrl/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \col_ctrl/i3_4_lut_adj_234 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40398 \col_ctrl/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \col_ctrl/i6_4_lut_adj_204 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40433 \col_ctrl/i18752_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40434 \col_ctrl/i427_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xA022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_752 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \col_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40436 \col_ctrl/i46_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x5100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_753 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \col_ctrl/reduce_or_555_i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40438 \col_ctrl/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x008C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_756 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40350 \col_ctrl/i7_4_lut_adj_205 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \col_ctrl/i1_3_lut_adj_206 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_757 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40440 \col_ctrl/i18744_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \col_ctrl/i586_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/y_padA_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x3FBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xCC3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_758 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40442 \col_ctrl/mux_682_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40443 \col_ctrl.i2_3_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40444 \col_ctrl/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 \col_ctrl/i3_4_lut_adj_208 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40446 \col_ctrl/i7183_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \col_ctrl/i7075_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_764 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40448 \col_ctrl.i1_3_lut_adj_276 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \col_ctrl/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_766 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \col_ctrl/y_padA_9__I_0_133_i15_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \col_ctrl/y_padB_9__I_0_130_i15_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_767 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \col_ctrl/i18133_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \col_ctrl/i18132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_768 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 \col_ctrl/i18749_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40450 \col_ctrl/i430_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xD100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_770 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \col_ctrl/i2_4_lut_adj_209 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \col_ctrl/i46_3_lut_adj_210 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x4044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_772 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \col_ctrl/i7_4_lut_adj_211 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40453 \col_ctrl/i1_3_lut_adj_212 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40454 \col_ctrl/reduce_or_551_i1_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40455 \col_ctrl.i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xC044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x0A03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_775 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40456 \col_ctrl/i6611_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40457 \col_ctrl/i2_4_lut_adj_248 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_776 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40458 \col_ctrl/i11313_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40459 \col_ctrl/i11297_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 \col_ctrl/i3_4_lut_adj_215 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 \col_ctrl/i3_4_lut_adj_216 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_781 ( input D0, output F0 );
  wire   GNDI;

  lut40209 SLICE_781_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40461 \col_ctrl/i2_4_lut_adj_265 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 \col_ctrl/i15844_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_784 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40463 \col_ctrl/i1_2_lut_adj_218 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40464 \col_ctrl/i18668_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_785 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 \col_ctrl/i894_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40465 \col_ctrl/i2_3_lut_adj_257 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_787 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40466 \col_ctrl/i7272_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40467 \col_ctrl/i7071_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_788 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \col_ctrl.i18112_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40468 \col_ctrl/y_padB_9__I_0_130_i6_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_790 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \col_ctrl.i18120_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 \col_ctrl/y_padA_9__I_0_133_i6_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_792 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40470 \col_ctrl/i18688_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40471 \col_ctrl/i18709_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x2A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \col_ctrl/i17627_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40472 \col_ctrl/i17616_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_795 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \col_ctrl/i17893_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \col_ctrl/y_padA_9__I_0_133_i13_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_796 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \col_ctrl/i1_2_lut_adj_260 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40474 \col_ctrl/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_799 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40475 \col_ctrl/i18691_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x30F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_800 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \col_ctrl.i18126_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40476 \col_ctrl/y_padB_9__I_0_130_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_802 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40477 \col_ctrl/i2_4_lut_adj_221 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \col_ctrl/i1_2_lut_adj_245 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_804 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40478 \col_ctrl/i3753_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40479 \col_ctrl/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_806 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40480 \col_ctrl/i5_4_lut_adj_224 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40481 \col_ctrl/i1_3_lut_adj_226 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_807 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40482 \col_ctrl/i1_2_lut_adj_225 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \col_ctrl/i2_2_lut_adj_230 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_809 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \col_ctrl/i18125_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \col_ctrl/i18124_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_811 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \col_ctrl/i7_4_lut_adj_247 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40483 \col_ctrl/i1_4_lut_adj_249 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \rst_gen_inst/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 \rst_gen_inst/i12_4_lut_adj_200 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_815 ( input D0, output F0 );
  wire   GNDI;

  lut40209 SLICE_815_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_816 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40484 \col_ctrl/i4_4_lut_adj_238 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 \col_ctrl/i1_2_lut_adj_242 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_818 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40485 i6563_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40486 \col_ctrl/i1_3_lut_4_lut_adj_240 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40487 \col_ctrl/i1_4_lut_adj_264 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40488 \col_ctrl/i1178_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_821 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \col_ctrl/i4392_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 \col_ctrl.i18714_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_822 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \col_ctrl/i4_4_lut_adj_250 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \col_ctrl/i1_2_lut_adj_254 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_824 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40491 \col_ctrl/i2_3_lut_adj_251 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \col_ctrl/i5_4_lut_adj_253 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x1300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40493 \col_ctrl/i3_4_lut_adj_258 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40494 \col_ctrl/i1209_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40495 \col_ctrl/i3120_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 \col_ctrl/i2_3_lut_adj_261 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_831 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40496 \col_ctrl/i1_2_lut_adj_274 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_833 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40497 \col_ctrl/i4_4_lut_adj_273 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 i18237_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_834 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \col_ctrl/i2_4_lut_adj_262 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \col_ctrl/i1_2_lut_adj_263 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_836 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40247 \col_ctrl/i18117_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_840 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \col_ctrl.i18122_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40499 \col_ctrl/y_padA_9__I_0_133_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x50D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_842 ( input D0, C0, B0, A0, output F0 );

  lut40500 \col_ctrl/i2_4_lut_adj_275 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_844 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 i18055_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 i18183_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_846 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 i18190_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 LessThan_657_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_848 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 i18056_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 LessThan_610_i6_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40501 \rst_gen_inst/i4_4_lut_adj_199 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40502 \rst_gen_inst/i15855_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40503 \rst_gen_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 \rst_gen_inst/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_853 ( input D0, C0, B0, A0, output F0 );

  lut40504 \rst_gen_inst/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_854 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40505 \rst_gen_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 \rst_gen_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_856 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40507 \rst_gen_inst/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40508 \rst_gen_inst/i9_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40429 \rst_gen_inst/i15_4_lut_adj_201 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40364 \rst_gen_inst/i11_4_lut_adj_202 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_860 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 i17982_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 i18229_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_862 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40185 i18045_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40509 i18191_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_864 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \disp_ctrl.i18131_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \disp_ctrl.i18215_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_866 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \disp_ctrl.i18129_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \disp_ctrl.i18213_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_868 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40267 \disp_ctrl.i18047_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40509 \disp_ctrl.i18189_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_870 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40267 \disp_ctrl.i18093_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \disp_ctrl.i18153_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_872 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i17978_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \disp_ctrl.i18233_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_874 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40192 \disp_ctrl.i18071_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \disp_ctrl.i18171_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_876 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40267 \disp_ctrl.i18015_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \disp_ctrl.i18209_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_878 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \col_ctrl.i18115_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \col_ctrl.i18127_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_880 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \col_ctrl.i18119_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \col_ctrl.i18123_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40510 \col_ctrl/i1_3_lut_4_lut_adj_241 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40511 \col_ctrl/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x40C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_885 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40512 i3174_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40513 \col_ctrl/i412_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/x_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x7FD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0x0C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40514 \disp_ctrl/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40515 \vga_ctrl/i28_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_899 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40516 \vga_ctrl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40517 \vga_ctrl/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \vga_ctrl/hsync ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xBBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_900 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40518 \col_ctrl/i3_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 i7294_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_901 ( input DI1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40016 SLICE_901_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40519 \col_ctrl/i1287_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_902 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40520 i3161_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \col_ctrl/i1_2_lut_3_lut_adj_223 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/y_ball_dir_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xF6FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x7070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_904 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40449 \col_ctrl/i18698_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 \col_ctrl/i18724_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/power_spawn_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_911 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40073 \disp_ctrl/scrB_mod/i15792_rep_16_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_913 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40523 LessThan_662_i13_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 LessThan_662_i19_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40524 \rst_gen_inst/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \rst_gen_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_916 ( input DI1, C1, A1, D0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40433 \col_ctrl/i18731_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40525 \col_ctrl/i587_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padA_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xAA66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_917 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40526 \col_ctrl/i326_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_918 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40527 \rst_gen_inst/i15826_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_920 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40528 \col_ctrl/i18742_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40529 \col_ctrl/i575_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/y_padB_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0x75FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_921 ( input DI1, D1, B1, D0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40530 \col_ctrl/i18706_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40531 \col_ctrl/i576_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/y_padB_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xDD22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_922 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40532 \col_ctrl/i342_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_923 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \col_ctrl/y_padB_9__I_0_130_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40533 \col_ctrl/i6_4_lut_adj_213 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_930 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40534 \rst_gen_inst/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 \col_ctrl/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_932 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40535 i1917_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_934 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40150 \disp_ctrl/ypix_9__I_0_61_i19_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 LessThan_657_i19_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_935 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 LessThan_657_i7_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40536 LessThan_657_i6_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_938 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40177 i17470_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 LessThan_662_i9_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_940 ( output F0 );
  wire   GNDI;

  lut40537 \j06_pad.vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_941 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \disp_ctrl/p_padB_s_I_67_i15_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 LessThan_646_i15_rep_86_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_942 ( input D1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \disp_ctrl/p_padA_s_I_57_i11_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 LessThan_646_i11_rep_90_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_944 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \disp_ctrl/p_ball_s1_N_675_9__I_0_i15_2_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40351 LessThan_649_i15_rep_141_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_947 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40242 \disp_ctrl/y_padB_9__I_0_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 LessThan_622_i11_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_948 ( input C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40263 \disp_ctrl/xpix_9__I_0_67_i6_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 LessThan_649_i11_rep_145_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_950 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \disp_ctrl/p_ball_s1_I_52_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 LessThan_622_i9_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_951 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40345 \disp_ctrl/p_ball_s1_I_52_i15_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 LessThan_622_i15_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_952 ( input DI1, C1, A1, D0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40135 \enable_gen/pause_I_133_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \enable_gen/i2924_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \enable_gen/pause_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_953 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40538 \enable_gen/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_954 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40506 \enable_gen/i3_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_955 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40121 LessThan_657_i5_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 LessThan_662_i5_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_956 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40224 LessThan_657_i9_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_959 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40244 LessThan_613_i13_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 LessThan_657_i13_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_960 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 LessThan_613_i9_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 LessThan_637_i9_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_961 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40345 \disp_ctrl/y_ball_9__I_0_i11_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 LessThan_637_i11_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_971 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40224 \disp_ctrl/xpix_9__I_0_69_i15_rep_77_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40539 \disp_ctrl/i1_4_lut_adj_320 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \disp_ctrl/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_978 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \disp_ctrl/ypix_9__I_0_74_i8_rep_59_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40540 \disp_ctrl/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40541 \disp_ctrl/i5_4_lut_adj_323 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \disp_ctrl/i5_4_lut_adj_302 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40542 \disp_ctrl/i17675_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \disp_ctrl/i2_4_lut_adj_304 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 \disp_ctrl/i1_4_lut_adj_314 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \disp_ctrl/i1_4_lut_adj_306 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40544 \disp_ctrl/i3_4_lut_adj_349 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40264 \disp_ctrl/i3_4_lut_adj_310 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_995 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40263 \disp_ctrl/ypix_9__I_0_66_i9_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \disp_ctrl/y_padA_9__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_997 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \disp_ctrl/y_padB_9__I_0_i15_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 \disp_ctrl/y_padA_9__I_0_i15_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1001 ( input DI1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40545 SLICE_1001_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40546 \disp_ctrl/i17464_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1006 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40121 \disp_ctrl/ypix_9__I_0_61_i13_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \disp_ctrl/p_padA_s_I_57_i13_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1011 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40263 \col_ctrl/y_padB_9__I_0_130_i9_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \disp_ctrl/y_padB_9__I_0_i9_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1015 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40127 \disp_ctrl/p_padB_s_I_67_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1031 ( input C0, B0, output F0 );
  wire   GNDI;

  lut40008 \disp_ctrl/p_ball_s1_N_675_9__I_0_i17_2_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1060 ( input D1, C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40547 \col_ctrl/mux_769_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \col_ctrl/i18677_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1061 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40549 \col_ctrl/i18685_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x50F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1063 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \col_ctrl/y_padA_9__I_0_133_i11_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40550 \col_ctrl/i6_4_lut_adj_207 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1064 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40551 \col_ctrl/i18746_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40552 \col_ctrl/mux_682_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \col_ctrl/x_r_ball_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xBF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xF704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1072 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40553 \col_ctrl/i1_3_lut_adj_232 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40554 \col_ctrl/i4401_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/wall_col_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xFD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1073 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40555 \col_ctrl/mux_737_i5_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \col_ctrl/mux_737_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1074 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40557 i3159_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40558 \col_ctrl/mux_737_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padB_h_i0_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1076 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40559 \col_ctrl/i18740_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40560 \col_ctrl/mux_737_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \col_ctrl/x_l_ball_vel_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xD5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1077 ( input DI1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \col_ctrl/i6746_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40561 \col_ctrl/mux_737_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/x_l_ball_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1083 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40562 \col_ctrl/i15_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40563 \col_ctrl/i1_4_lut_adj_227 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_ball_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xBFB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x8C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1084 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40549 \col_ctrl/i18694_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1085 ( input DI1, D1, B1, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40150 \col_ctrl/i1531_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 \col_ctrl/i822_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \col_ctrl/power_dir_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1086 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40565 SLICE_1086_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \col_ctrl/i1_2_lut_4_lut_adj_236 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \enable_gen/game_en_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x040C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1087 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40321 \col_ctrl/i1_2_lut_adj_239 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1089 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40567 i3153_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40568 \col_ctrl/mux_769_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \col_ctrl/padA_h_i0_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x4540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1090 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40569 \col_ctrl/mux_769_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40561 \col_ctrl/mux_769_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1092 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40570 \col_ctrl.i18703_2_lut$r1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 \col_ctrl/i18719_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_en_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x333B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1094 ( input DI1, D1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40518 \col_ctrl/i6768_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40572 \col_ctrl/mux_769_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \col_ctrl/x_r_ball_vel_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1095 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40573 \col_ctrl/mux_92_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \col_ctrl/i6_4_lut_adj_252 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \col_ctrl/y_ball_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1096 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40575 \col_ctrl/mux_552_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40576 \col_ctrl/i3_4_lut_adj_255 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_padB_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1097 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40577 \vga_ctrl/i3_4_lut_adj_281 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \col_ctrl/equal_809_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_ctrl/rgb__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xFF8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1100 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40578 \col_ctrl/mux_556_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40508 \col_ctrl/i3_4_lut_adj_270 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/y_padA_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1101 ( input DI1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40579 SLICE_1101_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40580 \col_ctrl/i3_4_lut_adj_271 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \col_ctrl/power_pos_x_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1107 ( input B0, output F0 );
  wire   GNDI;

  lut40581 SLICE_1107_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module mypll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL, LOCK );
  wire   GNDI;

  PLL_B_B \mypll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK(LOCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module j01 ( input PADDO, output j01 );
  wire   VCCI;

  BB_B_B \j01_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j01));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j01) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module j02 ( input PADDO, output j02 );
  wire   VCCI;

  BB_B_B \j02_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j02));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j02) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j03 ( input PADDO, output j03 );
  wire   VCCI;

  BB_B_B \j03_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j03));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j03) = (0:0:0,0:0:0);
  endspecify

endmodule

module j04 ( input PADDO, output j04 );
  wire   VCCI;

  BB_B_B \j04_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j04));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j04) = (0:0:0,0:0:0);
  endspecify

endmodule

module j05 ( input PADDO, output j05 );
  wire   VCCI;

  BB_B_B \j05_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j05));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j05) = (0:0:0,0:0:0);
  endspecify

endmodule

module j06 ( input PADDO, output j06 );
  wire   VCCI;

  BB_B_B \j06_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(j06));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => j06) = (0:0:0,0:0:0);
  endspecify

endmodule

module j13 ( output PADDI, input j13 );
  wire   GNDI;

  BB_B_B \pause_pulse_N_1211_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(j13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j13 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j14 ( output PADDI, input j14 );
  wire   GNDI;

  BB_B_B \j14_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j14 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j15 ( output PADDI, input j15 );
  wire   GNDI;

  BB_B_B \j15_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j15 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j16 ( output PADDI, input j16 );
  wire   GNDI;

  BB_B_B \j16_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j16 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j17 ( output PADDI, input j17 );
  wire   GNDI;

  BB_B_B \j17_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j17 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module j18 ( output PADDI, input j18 );
  wire   GNDI;

  BB_B_B \reset_n_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(j18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (j18 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
