// ==============================================================
// File generated on Thu Apr 20 21:03:11 +0800 2023
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================

extern void AESL_WRAP_Conv (
ap_uint<16> CHin,
ap_uint<16> Hin,
ap_uint<16> Win,
ap_uint<16> CHout,
ap_uint<8> Kx,
ap_uint<8> Ky,
ap_uint<8> Sx,
ap_uint<8> Sy,
ap_uint<1> mode,
ap_uint<1> relu_en,
float* feature_in,
float* W,
float* bias,
float* feature_out);
