
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v
# synth_design -part xc7z020clg484-3 -top aes_core -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top aes_core -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13529 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.000 ; gain = 68.895 ; free physical = 248685 ; free virtual = 316419
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_core' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:2]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:652]
	Parameter COL_0 bound to: 3'b000 
	Parameter COL_1 bound to: 3'b001 
	Parameter COL_2 bound to: 3'b010 
	Parameter COL_3 bound to: 3'b011 
	Parameter G_FUNCTION bound to: 3'b100 
	Parameter COL bound to: 2'b00 
	Parameter MIXCOL_IN bound to: 2'b01 
	Parameter MIXCOL_OUT bound to: 2'b10 
	Parameter KEY_0 bound to: 2'b00 
	Parameter KEY_1 bound to: 2'b01 
	Parameter KEY_2 bound to: 2'b10 
	Parameter KEY_3 bound to: 2'b11 
	Parameter SHIFT_ROWS bound to: 2'b00 
	Parameter ADD_RK_OUT bound to: 2'b01 
	Parameter INPUT bound to: 2'b10 
	Parameter KEY_HOST bound to: 1'b0 
	Parameter KEY_OUT bound to: 1'b1 
	Parameter KEY_DIS bound to: 4'b0000 
	Parameter EN_KEY_0 bound to: 4'b0001 
	Parameter EN_KEY_1 bound to: 4'b0010 
	Parameter EN_KEY_2 bound to: 4'b0100 
	Parameter EN_KEY_3 bound to: 4'b1000 
	Parameter KEY_ALL bound to: 4'b1111 
	Parameter COL_DIS bound to: 4'b0000 
	Parameter EN_COL_0 bound to: 4'b0001 
	Parameter EN_COL_1 bound to: 4'b0010 
	Parameter EN_COL_2 bound to: 4'b0100 
	Parameter EN_COL_3 bound to: 4'b1000 
	Parameter COL_ALL bound to: 4'b1111 
	Parameter IV_CNT bound to: 1'b1 
	Parameter IV_BUS bound to: 1'b0 
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'data_swap' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1676]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NO_SWAP bound to: 2'b00 
	Parameter HALF_WORD_SWAP bound to: 2'b01 
	Parameter BYTE_SWAP bound to: 2'b10 
	Parameter BIT_SWAP bound to: 2'b11 
	Parameter TYPES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_swap' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1676]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:933]
INFO: [Synth 8-6157] synthesizing module 'shift_rows' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1614]
	Parameter BUS_WIDTH bound to: 128 - type: integer 
	Parameter ST_WORD bound to: 8 - type: integer 
	Parameter ST_LINE bound to: 4 - type: integer 
	Parameter ST_COL bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_rows' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1614]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:978]
INFO: [Synth 8-6157] synthesizing module 'sBox' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1341]
	Parameter SBOX_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sBox_8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1363]
	Parameter ENC bound to: 1 - type: integer 
	Parameter DEC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sBox_8' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1363]
INFO: [Synth 8-6155] done synthesizing module 'sBox' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1341]
INFO: [Synth 8-6157] synthesizing module 'key_expander' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1237]
	Parameter KEY_WIDTH bound to: 32 - type: integer 
	Parameter KEY_NUM bound to: 4 - type: integer 
	Parameter WORD bound to: 8 - type: integer 
	Parameter ROUNDS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_expander' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1237]
INFO: [Synth 8-6157] synthesizing module 'mix_columns' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1168]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter NUM_WORDS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mix_columns' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1168]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:652]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:125]
	Parameter AES_CR bound to: 4'b0000 
	Parameter AES_SR bound to: 4'b0001 
	Parameter AES_DINR bound to: 4'b0010 
	Parameter AES_DOUTR bound to: 4'b0011 
	Parameter AES_KEYR0 bound to: 4'b0100 
	Parameter AES_KEYR1 bound to: 4'b0101 
	Parameter AES_KEYR2 bound to: 4'b0110 
	Parameter AES_KEYR3 bound to: 4'b0111 
	Parameter AES_IVR0 bound to: 4'b1000 
	Parameter AES_IVR1 bound to: 4'b1001 
	Parameter AES_IVR2 bound to: 4'b1010 
	Parameter AES_IVR3 bound to: 4'b1011 
	Parameter ENCRYPTION bound to: 2'b00 
	Parameter KEY_DERIVATION bound to: 2'b01 
	Parameter DECRYPTION bound to: 2'b10 
	Parameter DECRYP_W_DERIV bound to: 2'b11 
	Parameter ECB bound to: 2'b00 
	Parameter CBC bound to: 2'b01 
	Parameter CTR bound to: 2'b10 
	Parameter COL_0 bound to: 3'b000 
	Parameter COL_1 bound to: 3'b001 
	Parameter COL_2 bound to: 3'b010 
	Parameter COL_3 bound to: 3'b011 
	Parameter G_FUNCTION bound to: 3'b100 
	Parameter COL bound to: 2'b00 
	Parameter MIXCOL_IN bound to: 2'b01 
	Parameter MIXCOL_OUT bound to: 2'b10 
	Parameter KEY_0 bound to: 2'b00 
	Parameter KEY_1 bound to: 2'b01 
	Parameter KEY_2 bound to: 2'b10 
	Parameter KEY_3 bound to: 2'b11 
	Parameter SHIFT_ROWS bound to: 2'b00 
	Parameter ADD_RK_OUT bound to: 2'b01 
	Parameter INPUT bound to: 2'b10 
	Parameter KEY_HOST bound to: 1'b0 
	Parameter KEY_OUT bound to: 1'b1 
	Parameter KEY_DIS bound to: 4'b0000 
	Parameter EN_KEY_0 bound to: 4'b0001 
	Parameter EN_KEY_1 bound to: 4'b0010 
	Parameter EN_KEY_2 bound to: 4'b0100 
	Parameter EN_KEY_3 bound to: 4'b1000 
	Parameter KEY_ALL bound to: 4'b1111 
	Parameter COL_DIS bound to: 4'b0000 
	Parameter EN_COL_0 bound to: 4'b0001 
	Parameter EN_COL_1 bound to: 4'b0010 
	Parameter EN_COL_2 bound to: 4'b0100 
	Parameter EN_COL_3 bound to: 4'b1000 
	Parameter COL_ALL bound to: 4'b1111 
	Parameter IV_CNT bound to: 1'b1 
	Parameter IV_BUS bound to: 1'b0 
	Parameter ENABLE bound to: 1'b1 
	Parameter DISABLE bound to: 1'b0 
	Parameter NUMBER_ROUND bound to: 4'b1010 
	Parameter NUMBER_ROUND_INC bound to: 4'b1011 
	Parameter INITIAL_ROUND bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0000 
	Parameter ROUND0_COL0 bound to: 4'b0001 
	Parameter ROUND0_COL1 bound to: 4'b0010 
	Parameter ROUND0_COL2 bound to: 4'b0011 
	Parameter ROUND0_COL3 bound to: 4'b0100 
	Parameter ROUND_KEY0 bound to: 4'b0101 
	Parameter ROUND_COL0 bound to: 4'b0110 
	Parameter ROUND_COL1 bound to: 4'b0111 
	Parameter ROUND_COL2 bound to: 4'b1000 
	Parameter ROUND_COL3 bound to: 4'b1001 
	Parameter READY bound to: 4'b1010 
	Parameter GEN_KEY0 bound to: 4'b1011 
	Parameter GEN_KEY1 bound to: 4'b1100 
	Parameter GEN_KEY2 bound to: 4'b1101 
	Parameter GEN_KEY3 bound to: 4'b1110 
	Parameter NOP bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:328]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:457]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:125]
INFO: [Synth 8-6155] done synthesizing module 'aes_core' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.766 ; gain = 115.660 ; free physical = 248664 ; free virtual = 316403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.766 ; gain = 115.660 ; free physical = 248604 ; free virtual = 316343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.762 ; gain = 123.656 ; free physical = 248598 ; free virtual = 316337
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "key_derivation_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_count_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bypass_key_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bypass_rk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sbox_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_comp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_en" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0101 |                             0000
                GEN_KEY0 |                             0110 |                             1011
                GEN_KEY1 |                             0111 |                             1100
                GEN_KEY2 |                             1111 |                             1101
                GEN_KEY3 |                             1110 |                             1110
             ROUND0_COL3 |                             0001 |                             0100
             ROUND0_COL2 |                             0000 |                             0011
             ROUND0_COL1 |                             0010 |                             0010
             ROUND0_COL0 |                             0011 |                             0001
              ROUND_KEY0 |                             0100 |                             0101
                     NOP |                             1101 |                             1111
              ROUND_COL3 |                             1100 |                             1001
                   READY |                             1000 |                             1010
              ROUND_COL2 |                             1010 |                             1000
              ROUND_COL1 |                             1001 |                             0111
              ROUND_COL0 |                             1011 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.785 ; gain = 155.680 ; free physical = 248347 ; free virtual = 316089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 9     
	   2 Input      8 Bit         XORs := 15    
	   4 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 20    
	   3 Input      2 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 216   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 16    
+---XORs : 
	                4 Bit    Wide XORs := 8     
	                2 Bit    Wide XORs := 32    
+---Registers : 
	               32 Bit    Registers := 25    
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 35    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	  15 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_swap 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module sBox_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 5     
	   3 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 54    
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module key_expander 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
Module mix_columns 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 25    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module control_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  15 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.340 ; gain = 363.234 ; free physical = 246812 ; free virtual = 314559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.344 ; gain = 363.238 ; free physical = 246831 ; free virtual = 314579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1803.348 ; gain = 371.242 ; free physical = 246797 ; free virtual = 314545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246730 ; free virtual = 314477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246728 ; free virtual = 314476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246723 ; free virtual = 314471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246722 ; free virtual = 314469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246727 ; free virtual = 314474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246726 ; free virtual = 314473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     8|
|3     |LUT2   |   233|
|4     |LUT3   |   202|
|5     |LUT4   |   135|
|6     |LUT5   |   390|
|7     |LUT6   |  1119|
|8     |FDCE   |   802|
|9     |FDPE   |     9|
|10    |FDRE   |    80|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-------------+------+
|      |Instance                |Module       |Cells |
+------+------------------------+-------------+------+
|1     |top                     |             |  2986|
|2     |  AES_CORE_CONTROL_UNIT |control_unit |  1148|
|3     |  AES_CORE_DATAPATH     |datapath     |  1838|
|4     |    SBOX                |sBox         |   269|
|5     |      \SBOX[0]          |sBox_8       |    67|
|6     |      \SBOX[1]          |sBox_8_1     |    66|
|7     |      \SBOX[2]          |sBox_8_2     |    66|
|8     |      \SBOX[3]          |sBox_8_3     |    70|
|9     |    SWAP_IN             |data_swap    |   176|
|10    |    SWAP_OUT            |data_swap_0  |    32|
+------+------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246726 ; free virtual = 314473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.352 ; gain = 371.246 ; free physical = 246725 ; free virtual = 314472
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.355 ; gain = 371.246 ; free physical = 246733 ; free virtual = 314480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.523 ; gain = 0.000 ; free physical = 246561 ; free virtual = 314308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1865.523 ; gain = 433.516 ; free physical = 246651 ; free virtual = 314398
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.176 ; gain = 558.652 ; free physical = 245560 ; free virtual = 313307
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.176 ; gain = 0.000 ; free physical = 245559 ; free virtual = 313306
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.188 ; gain = 0.000 ; free physical = 245480 ; free virtual = 313230
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.465 ; gain = 0.004 ; free physical = 245110 ; free virtual = 312858

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: eb06679a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245110 ; free virtual = 312857

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eb06679a

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245076 ; free virtual = 312823
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eb06679a

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245076 ; free virtual = 312824
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dbeee1cd

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245075 ; free virtual = 312823
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dbeee1cd

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245074 ; free virtual = 312821
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7b900603

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245059 ; free virtual = 312807
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7b900603

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245056 ; free virtual = 312803
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245054 ; free virtual = 312801
Ending Logic Optimization Task | Checksum: 7b900603

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312800

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7b900603

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245044 ; free virtual = 312791

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7b900603

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312790

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245042 ; free virtual = 312790
Ending Netlist Obfuscation Task | Checksum: 7b900603

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.465 ; gain = 0.000 ; free physical = 245041 ; free virtual = 312789
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2561.465 ; gain = 0.004 ; free physical = 245040 ; free virtual = 312788
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 7b900603
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module aes_core ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 244982 ; free virtual = 312729
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.401 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2593.461 ; gain = 0.000 ; free physical = 245016 ; free virtual = 312764
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.621 ; gain = 183.160 ; free physical = 244839 ; free virtual = 312586
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.648 ; gain = 38.027 ; free physical = 244892 ; free virtual = 312639
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.648 ; gain = 221.188 ; free physical = 244891 ; free virtual = 312639

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244947 ; free virtual = 312695


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design aes_core ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 4 newly gated: 0 Total: 891
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/4 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 147a1f689

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244878 ; free virtual = 312626
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 147a1f689
Power optimization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2814.648 ; gain = 253.184 ; free physical = 244950 ; free virtual = 312698
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28823640 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b1b149a5

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244984 ; free virtual = 312732
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1b1b149a5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244984 ; free virtual = 312731
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 13ac8c10d

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244979 ; free virtual = 312727
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 135be58b7

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244979 ; free virtual = 312727
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1657fc1fa

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244979 ; free virtual = 312727

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244979 ; free virtual = 312727
Ending Netlist Obfuscation Task | Checksum: 1657fc1fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244979 ; free virtual = 312727
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312759
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aada584e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245008 ; free virtual = 312759
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245010 ; free virtual = 312761

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 63656caa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245014 ; free virtual = 312761

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 660a00f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245002 ; free virtual = 312750

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 660a00f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245001 ; free virtual = 312748
Phase 1 Placer Initialization | Checksum: 660a00f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245000 ; free virtual = 312747

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14d32560b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244991 ; free virtual = 312738

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244901 ; free virtual = 312649

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 96acf68e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244892 ; free virtual = 312640
Phase 2 Global Placement | Checksum: 1381d89a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244901 ; free virtual = 312649

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1381d89a9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244900 ; free virtual = 312648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19234eff2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244920 ; free virtual = 312669

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16cc49f84

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244940 ; free virtual = 312689

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19127bd4e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244936 ; free virtual = 312685

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 148180672

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244900 ; free virtual = 312648

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bf7b07a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312657

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ca27aa9a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244907 ; free virtual = 312655
Phase 3 Detail Placement | Checksum: ca27aa9a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244903 ; free virtual = 312651

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d7b8a313

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d7b8a313

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312656
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.202. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 160f6617b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244908 ; free virtual = 312656
Phase 4.1 Post Commit Optimization | Checksum: 160f6617b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244908 ; free virtual = 312656

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 160f6617b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312657

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 160f6617b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312657

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312657
Phase 4.4 Final Placement Cleanup | Checksum: 1355186ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244910 ; free virtual = 312658
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1355186ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244909 ; free virtual = 312657
Ending Placer Task | Checksum: 7460f71c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244923 ; free virtual = 312671
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244923 ; free virtual = 312671
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244884 ; free virtual = 312632
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244877 ; free virtual = 312625
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 244825 ; free virtual = 312577
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 537af3 ConstDB: 0 ShapeSum: 740d7c29 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "bus_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_en[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_en[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "key_en[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_en[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "op_mode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "op_mode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_en[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_en[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_en[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_en[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "disable_core" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "disable_core". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_mode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_mode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "aes_mode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aes_mode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "op_mode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "op_mode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_sel_rd[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_sel_rd[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_sel_rd[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_sel_rd[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_en[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_en[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "write_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "write_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_sel_rd[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_sel_rd[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_sel_rd[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_sel_rd[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_type[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_type[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_type[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_type[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_sel_rd[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_sel_rd[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_sel_rd[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_sel_rd[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "first_block" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "first_block". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_en[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_en[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_en[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_en[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iv_en[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iv_en[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 8686543d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245962 ; free virtual = 313709
Post Restoration Checksum: NetGraph: 515dfe69 NumContArr: 352855d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8686543d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245957 ; free virtual = 313704

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8686543d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245922 ; free virtual = 313670

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8686543d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245922 ; free virtual = 313669
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1139f498a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245891 ; free virtual = 313638
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.485  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15ed3e83e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245876 ; free virtual = 313623

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f82e8364

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245861 ; free virtual = 313609

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 577
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.825  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20fe4ec06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313455
Phase 4 Rip-up And Reroute | Checksum: 20fe4ec06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313455

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20fe4ec06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313455

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20fe4ec06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313455
Phase 5 Delay and Skew Optimization | Checksum: 20fe4ec06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245706 ; free virtual = 313454

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 159bf78d6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245704 ; free virtual = 313452
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.825  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 159bf78d6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245704 ; free virtual = 313451
Phase 6 Post Hold Fix | Checksum: 159bf78d6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313451

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.526923 %
  Global Horizontal Routing Utilization  = 0.676302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d320912e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245702 ; free virtual = 313450

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d320912e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245702 ; free virtual = 313449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13e89cdd9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245677 ; free virtual = 313425

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.825  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13e89cdd9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245678 ; free virtual = 313425
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313451

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313451
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313451
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245683 ; free virtual = 313432
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2814.648 ; gain = 0.000 ; free physical = 245678 ; free virtual = 313430
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.688 ; gain = 0.000 ; free physical = 245731 ; free virtual = 313476
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:48:18 2022...
