TOPLEVEL_LANG = verilog

VERILOG_SOURCES = ../hdl/common/sr_latch.v

TOPLEVEL = sr_latch

MODULE = test_sr_latch


include $(shell cocotb-config --makefiles)/Makefile.sim 
