

================================================================
== Synthesis Summary Report of 'lenet_predict'
================================================================
+ General Information: 
    * Date:           Tue Nov 26 16:16:07 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        lenet_proj
    * Solution:       lenet_predict (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |            |            |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ lenet_predict                                      |     -|  0.00|   472233|  4.722e+06|         -|   472234|     -|        no|  67 (10%)|  17 (~0%)|  19415 (4%)|  20575 (8%)|    -|
    | + conv2d                                            |     -|  0.00|   240016|  2.400e+06|         -|   240016|     -|        no|         -|   1 (~0%)|   6527 (1%)|   5460 (2%)|    -|
    |  o VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |    II|  7.30|   240014|  2.400e+06|       115|       51|  4704|       yes|         -|         -|           -|           -|    -|
    | + relu                                              |     -|  3.21|     4707|  4.707e+04|         -|     4707|     -|        no|         -|         -|    76 (~0%)|   159 (~0%)|    -|
    |  o VITIS_LOOP_87_1                                  |     -|  7.30|     4705|  4.705e+04|         3|        1|  4704|       yes|         -|         -|           -|           -|    -|
    | + maxpool2d                                         |     -|  1.48|     1185|  1.185e+04|         -|     1185|     -|        no|         -|   2 (~0%)|   637 (~0%)|  1047 (~0%)|    -|
    |  o VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |     -|  7.30|     1183|  1.183e+04|         9|        1|  1176|       yes|         -|         -|           -|           -|    -|
    | + conv2d_5                                          |     -|  0.00|    41690|  4.169e+05|         -|    41690|     -|        no|         -|         -|   5342 (1%)|   4180 (1%)|    -|
    |  o VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |    II|  7.30|    41688|  4.169e+05|       115|       26|  1600|       yes|         -|         -|           -|           -|    -|
    | + relu_1                                            |     -|  3.21|     1603|  1.603e+04|         -|     1603|     -|        no|         -|         -|    70 (~0%)|   155 (~0%)|    -|
    |  o VITIS_LOOP_87_1                                  |     -|  7.30|     1601|  1.601e+04|         3|        1|  1600|       yes|         -|         -|           -|           -|    -|
    | + maxpool2d_2                                       |     -|  1.48|      159|  1.590e+03|         -|      159|     -|        no|         -|   2 (~0%)|   627 (~0%)|   984 (~0%)|    -|
    |  o VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |     -|  7.30|      157|  1.570e+03|         9|        1|   150|       yes|         -|         -|           -|           -|    -|
    | + fully_connected                                   |     -|  0.00|   147241|  1.472e+06|         -|   147241|     -|        no|         -|         -|   770 (~0%)|   833 (~0%)|    -|
    |  o VITIS_LOOP_56_1                                  |     -|  7.30|   147240|  1.472e+06|      1227|        -|   120|        no|         -|         -|           -|           -|    -|
    |   + fully_connected_Pipeline_VITIS_LOOP_58_2        |     -|  0.00|     1215|  1.215e+04|         -|     1215|     -|        no|         -|         -|   457 (~0%)|   456 (~0%)|    -|
    |    o VITIS_LOOP_58_2                                |    II|  7.30|     1213|  1.213e+04|        17|        3|   400|       yes|         -|         -|           -|           -|    -|
    | + relu_3                                            |     -|  3.21|      123|  1.230e+03|         -|      123|     -|        no|         -|         -|    58 (~0%)|   147 (~0%)|    -|
    |  o VITIS_LOOP_87_1                                  |     -|  7.30|      121|  1.210e+03|         3|        1|   120|       yes|         -|         -|           -|           -|    -|
    | + fully_connected_6                                 |     -|  0.00|    32509|  3.251e+05|         -|    32509|     -|        no|         -|         -|   746 (~0%)|   817 (~0%)|    -|
    |  o VITIS_LOOP_56_1                                  |     -|  7.30|    32508|  3.251e+05|       387|        -|    84|        no|         -|         -|           -|           -|    -|
    |   + fully_connected_6_Pipeline_VITIS_LOOP_58_2      |     -|  0.00|      375|  3.750e+03|         -|      375|     -|        no|         -|         -|   453 (~0%)|   450 (~0%)|    -|
    |    o VITIS_LOOP_58_2                                |    II|  7.30|      373|  3.730e+03|        17|        3|   120|       yes|         -|         -|           -|           -|    -|
    | + relu_4                                            |     -|  3.21|       87|    870.000|         -|       87|     -|        no|         -|         -|    58 (~0%)|   147 (~0%)|    -|
    |  o VITIS_LOOP_87_1                                  |     -|  7.30|       85|    850.000|         3|        1|    84|       yes|         -|         -|           -|           -|    -|
    | + fully_connected_7                                 |     -|  0.00|     2791|  2.791e+04|         -|     2791|     -|        no|         -|         -|   745 (~0%)|   817 (~0%)|    -|
    |  o VITIS_LOOP_56_1                                  |     -|  7.30|     2790|  2.790e+04|       279|        -|    10|        no|         -|         -|           -|           -|    -|
    |   + fully_connected_7_Pipeline_VITIS_LOOP_58_2      |     -|  0.00|      267|  2.670e+03|         -|      267|     -|        no|         -|         -|   450 (~0%)|   450 (~0%)|    -|
    |    o VITIS_LOOP_58_2                                |    II|  7.30|      265|  2.650e+03|        17|        3|    84|       yes|         -|         -|           -|           -|    -|
    | + softmax                                           |     -|  0.05|       82|    820.000|         -|       82|     -|        no|         -|   7 (~0%)|   712 (~0%)|  1548 (~0%)|    -|
    |  + softmax_Pipeline_VITIS_LOOP_68_1                 |     -|  3.66|       13|    130.000|         -|       13|     -|        no|         -|         -|   106 (~0%)|   210 (~0%)|    -|
    |   o VITIS_LOOP_68_1                                 |     -|  7.30|       11|    110.000|         3|        1|    10|       yes|         -|         -|           -|           -|    -|
    |  + softmax_Pipeline_VITIS_LOOP_75_2                 |     -|  0.12|       43|    430.000|         -|       43|     -|        no|         -|   7 (~0%)|   440 (~0%)|  1112 (~0%)|    -|
    |   o VITIS_LOOP_75_2                                 |    II|  7.30|       41|    410.000|        15|        3|    10|       yes|         -|         -|           -|           -|    -|
    |  + softmax_Pipeline_VITIS_LOOP_80_3                 |     -|  0.05|       21|    210.000|         -|       21|     -|        no|         -|         -|   157 (~0%)|    94 (~0%)|    -|
    |   o VITIS_LOOP_80_3                                 |     -|  7.30|       19|    190.000|        11|        1|    10|       yes|         -|         -|           -|           -|    -|
    | + lenet_predict_Pipeline_VITIS_LOOP_67_1            |     -|  3.66|       12|    120.000|         -|       12|     -|        no|         -|         -|   146 (~0%)|   251 (~0%)|    -|
    |  o VITIS_LOOP_67_1                                  |     -|  7.30|       10|    100.000|         3|        1|     9|       yes|         -|         -|           -|           -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 5             | 16     | 0        |
| s_axi_control_r | 32         | 8             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface       | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+-----------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control   | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | predicted_class      | 0x10   | 32    | R      | Data signal of predicted_class    |                                                                      |
| s_axi_control   | predicted_class_ctrl | 0x14   | 32    | R      | Control signal of predicted_class | 0=predicted_class_ap_vld                                             |
| s_axi_control_r | input_r_1            | 0x10   | 32    | W      | Data signal of input_r            |                                                                      |
| s_axi_control_r | input_r_2            | 0x14   | 32    | W      | Data signal of input_r            |                                                                      |
| s_axi_control_r | conv1_filters_1      | 0x1c   | 32    | W      | Data signal of conv1_filters      |                                                                      |
| s_axi_control_r | conv1_filters_2      | 0x20   | 32    | W      | Data signal of conv1_filters      |                                                                      |
| s_axi_control_r | conv1_bias_1         | 0x28   | 32    | W      | Data signal of conv1_bias         |                                                                      |
| s_axi_control_r | conv1_bias_2         | 0x2c   | 32    | W      | Data signal of conv1_bias         |                                                                      |
| s_axi_control_r | conv2_filters_1      | 0x34   | 32    | W      | Data signal of conv2_filters      |                                                                      |
| s_axi_control_r | conv2_filters_2      | 0x38   | 32    | W      | Data signal of conv2_filters      |                                                                      |
| s_axi_control_r | conv2_bias_1         | 0x40   | 32    | W      | Data signal of conv2_bias         |                                                                      |
| s_axi_control_r | conv2_bias_2         | 0x44   | 32    | W      | Data signal of conv2_bias         |                                                                      |
| s_axi_control_r | fc1_weights_1        | 0x4c   | 32    | W      | Data signal of fc1_weights        |                                                                      |
| s_axi_control_r | fc1_weights_2        | 0x50   | 32    | W      | Data signal of fc1_weights        |                                                                      |
| s_axi_control_r | fc1_bias_1           | 0x58   | 32    | W      | Data signal of fc1_bias           |                                                                      |
| s_axi_control_r | fc1_bias_2           | 0x5c   | 32    | W      | Data signal of fc1_bias           |                                                                      |
| s_axi_control_r | fc2_weights_1        | 0x64   | 32    | W      | Data signal of fc2_weights        |                                                                      |
| s_axi_control_r | fc2_weights_2        | 0x68   | 32    | W      | Data signal of fc2_weights        |                                                                      |
| s_axi_control_r | fc2_bias_1           | 0x70   | 32    | W      | Data signal of fc2_bias           |                                                                      |
| s_axi_control_r | fc2_bias_2           | 0x74   | 32    | W      | Data signal of fc2_bias           |                                                                      |
| s_axi_control_r | fc3_weights_1        | 0x7c   | 32    | W      | Data signal of fc3_weights        |                                                                      |
| s_axi_control_r | fc3_weights_2        | 0x80   | 32    | W      | Data signal of fc3_weights        |                                                                      |
| s_axi_control_r | fc3_bias_1           | 0x88   | 32    | W      | Data signal of fc3_bias           |                                                                      |
| s_axi_control_r | fc3_bias_2           | 0x8c   | 32    | W      | Data signal of fc3_bias           |                                                                      |
+-----------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+----------+
| Argument        | Direction | Datatype |
+-----------------+-----------+----------+
| input           | in        | float*   |
| predicted_class | out       | int*     |
| conv1_filters   | in        | float*   |
| conv1_bias      | in        | float*   |
| conv2_filters   | in        | float*   |
| conv2_bias      | in        | float*   |
| fc1_weights     | in        | float*   |
| fc1_bias        | in        | float*   |
| fc2_weights     | in        | float*   |
| fc2_bias        | in        | float*   |
| fc3_weights     | in        | float*   |
| fc3_bias        | in        | float*   |
+-----------------+-----------+----------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+----------+------------------------------------------------+
| Argument        | HW Interface    | HW Type   | HW Usage | HW Info                                        |
+-----------------+-----------------+-----------+----------+------------------------------------------------+
| input           | m_axi_gmem      | interface |          |                                                |
| input           | s_axi_control_r | interface | offset   |                                                |
| predicted_class | s_axi_control   | register  |          | name=predicted_class offset=0x10 range=32      |
| predicted_class | s_axi_control   | register  |          | name=predicted_class_ctrl offset=0x14 range=32 |
| conv1_filters   | m_axi_gmem      | interface |          |                                                |
| conv1_filters   | s_axi_control_r | register  | offset   | name=conv1_filters_1 offset=0x1c range=32      |
| conv1_filters   | s_axi_control_r | register  | offset   | name=conv1_filters_2 offset=0x20 range=32      |
| conv1_bias      | m_axi_gmem      | interface |          |                                                |
| conv1_bias      | s_axi_control_r | register  | offset   | name=conv1_bias_1 offset=0x28 range=32         |
| conv1_bias      | s_axi_control_r | register  | offset   | name=conv1_bias_2 offset=0x2c range=32         |
| conv2_filters   | m_axi_gmem      | interface |          |                                                |
| conv2_filters   | s_axi_control_r | register  | offset   | name=conv2_filters_1 offset=0x34 range=32      |
| conv2_filters   | s_axi_control_r | register  | offset   | name=conv2_filters_2 offset=0x38 range=32      |
| conv2_bias      | m_axi_gmem      | interface |          |                                                |
| conv2_bias      | s_axi_control_r | register  | offset   | name=conv2_bias_1 offset=0x40 range=32         |
| conv2_bias      | s_axi_control_r | register  | offset   | name=conv2_bias_2 offset=0x44 range=32         |
| fc1_weights     | m_axi_gmem      | interface |          |                                                |
| fc1_weights     | s_axi_control_r | register  | offset   | name=fc1_weights_1 offset=0x4c range=32        |
| fc1_weights     | s_axi_control_r | register  | offset   | name=fc1_weights_2 offset=0x50 range=32        |
| fc1_bias        | m_axi_gmem      | interface |          |                                                |
| fc1_bias        | s_axi_control_r | register  | offset   | name=fc1_bias_1 offset=0x58 range=32           |
| fc1_bias        | s_axi_control_r | register  | offset   | name=fc1_bias_2 offset=0x5c range=32           |
| fc2_weights     | m_axi_gmem      | interface |          |                                                |
| fc2_weights     | s_axi_control_r | register  | offset   | name=fc2_weights_1 offset=0x64 range=32        |
| fc2_weights     | s_axi_control_r | register  | offset   | name=fc2_weights_2 offset=0x68 range=32        |
| fc2_bias        | m_axi_gmem      | interface |          |                                                |
| fc2_bias        | s_axi_control_r | register  | offset   | name=fc2_bias_1 offset=0x70 range=32           |
| fc2_bias        | s_axi_control_r | register  | offset   | name=fc2_bias_2 offset=0x74 range=32           |
| fc3_weights     | m_axi_gmem      | interface |          |                                                |
| fc3_weights     | s_axi_control_r | register  | offset   | name=fc3_weights_1 offset=0x7c range=32        |
| fc3_weights     | s_axi_control_r | register  | offset   | name=fc3_weights_2 offset=0x80 range=32        |
| fc3_bias        | m_axi_gmem      | interface |          |                                                |
| fc3_bias        | s_axi_control_r | register  | offset   | name=fc3_bias_1 offset=0x88 range=32           |
| fc3_bias        | s_axi_control_r | register  | offset   | name=fc3_bias_2 offset=0x8c range=32           |
+-----------------+-----------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+--------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                      | Direction | Burst Status | Length | Loop            | Loop Location                        | Resolution | Problem                                                                                                 |
+--------------+----------+--------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |          | lenet_proj/lenet_support_1.cpp:12:19 | read      | Fail         |        |                 |                                      | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                  |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:12:19 | read      | Widen Fail   |        | VITIS_LOOP_12_1 | lenet_proj/lenet_support_1.cpp:12:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:12:19 | read      | Inferred     | 16     | VITIS_LOOP_12_1 | lenet_proj/lenet_support_1.cpp:12:19 |            |                                                                                                         |
| m_axi_gmem   |          | lenet_proj/lenet_support_1.cpp:16:34 | read      | Fail         |        |                 |                                      | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                  |
| m_axi_gmem   | filters  | lenet_proj/lenet_support_1.cpp:18:32 | read      | Widen Fail   |        | VITIS_LOOP_17_5 | lenet_proj/lenet_support_1.cpp:17:38 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | filters  | lenet_proj/lenet_support_1.cpp:18:70 | read      | Widen Fail   |        | VITIS_LOOP_17_5 | lenet_proj/lenet_support_1.cpp:17:38 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | lenet_proj/lenet_support_1.cpp:18:32 | read      | Widen Fail   |        | VITIS_LOOP_17_5 | lenet_proj/lenet_support_1.cpp:17:38 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | filters  | lenet_proj/lenet_support_1.cpp:18:32 | read      | Fail         |        | VITIS_LOOP_14_3 | lenet_proj/lenet_support_1.cpp:14:30 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem   | filters  | lenet_proj/lenet_support_1.cpp:18:70 | read      | Inferred     | 25     | VITIS_LOOP_16_4 | lenet_proj/lenet_support_1.cpp:16:34 |            |                                                                                                         |
| m_axi_gmem   | filters  | lenet_proj/lenet_support_1.cpp:18:70 | read      | Fail         |        | VITIS_LOOP_14_3 | lenet_proj/lenet_support_1.cpp:14:30 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem   | input    | lenet_proj/lenet_support_1.cpp:18:32 | read      | Fail         |        | VITIS_LOOP_16_4 | lenet_proj/lenet_support_1.cpp:16:34 | 214-230    | Stride is incompatible                                                                                  |
| m_axi_gmem   | input    | lenet_proj/lenet_support_1.cpp:18:32 | read      | Inferred     | 5      | VITIS_LOOP_17_5 | lenet_proj/lenet_support_1.cpp:17:38 |            |                                                                                                         |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:57:21 | read      | Widen Fail   |        | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:57:21 | read      | Widen Fail   |        | VITIS_LOOP_12_1 | lenet_proj/lenet_support_1.cpp:12:19 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:57:21 | read      | Inferred     | 10     | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 |            |                                                                                                         |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:57:21 | read      | Inferred     | 84     | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 |            |                                                                                                         |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:57:21 | read      | Inferred     | 120    | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 |            |                                                                                                         |
| m_axi_gmem   | bias     | lenet_proj/lenet_support_1.cpp:57:21 | read      | Inferred     | 6      | VITIS_LOOP_12_1 | lenet_proj/lenet_support_1.cpp:12:19 |            |                                                                                                         |
| m_axi_gmem   | weights  | lenet_proj/lenet_support_1.cpp:59:31 | read      | Widen Fail   |        | VITIS_LOOP_58_2 | lenet_proj/lenet_support_1.cpp:58:26 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | weights  | lenet_proj/lenet_support_1.cpp:59:31 | read      | Inferred     | 840    | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 |            |                                                                                                         |
| m_axi_gmem   | weights  | lenet_proj/lenet_support_1.cpp:59:31 | read      | Inferred     | 10080  | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 |            |                                                                                                         |
| m_axi_gmem   | weights  | lenet_proj/lenet_support_1.cpp:59:31 | read      | Inferred     | 48000  | VITIS_LOOP_56_1 | lenet_proj/lenet_support_1.cpp:56:19 |            |                                                                                                         |
+--------------+----------+--------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                           | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + lenet_predict                                | 17  |        |             |      |         |         |
|  + conv2d                                      | 1   |        |             |      |         |         |
|    mul_3ns_8ns_10_1_1_U3                       | -   |        | empty       | mul  | auto    | 0       |
|    empty_51_fu_994_p2                          | -   |        | empty_51    | add  | fabric  | 0       |
|    empty_52_fu_2254_p2                         | -   |        | empty_52    | sub  | fabric  | 0       |
|    add_ln12_fu_913_p2                          | -   |        | add_ln12    | add  | fabric  | 0       |
|    add_ln12201_fu_928_p2                       | -   |        | add_ln12201 | add  | fabric  | 0       |
|    mul_3ns_8ns_10_1_1_U4                       | -   |        | p_mid114    | mul  | auto    | 0       |
|    p_mid116_fu_1022_p2                         | -   |        | p_mid116    | add  | fabric  | 0       |
|    mac_muladd_3ns_10ns_5ns_12_4_1_U5           | 1   |        | mul_ln12    | mul  | dsp48   | 3       |
|    add_ln12_3_fu_946_p2                        | -   |        | add_ln12_3  | add  | fabric  | 0       |
|    add_ln13_fu_1084_p2                         | -   |        | add_ln13    | add  | fabric  | 0       |
|    p_mid1_fu_2289_p2                           | -   |        | p_mid1      | sub  | fabric  | 0       |
|    empty_53_fu_1125_p2                         | -   |        | empty_53    | add  | fabric  | 0       |
|    add_ln18_fu_1169_p2                         | -   |        | add_ln18    | add  | fabric  | 0       |
|    add_ln18_49_fu_1188_p2                      | -   |        | add_ln18_49 | add  | fabric  | 0       |
|    add_ln18_50_fu_1204_p2                      | -   |        | add_ln18_50 | add  | fabric  | 0       |
|    add_ln18_51_fu_1219_p2                      | -   |        | add_ln18_51 | add  | fabric  | 0       |
|    add_ln18_52_fu_1234_p2                      | -   |        | add_ln18_52 | add  | fabric  | 0       |
|    add_ln18_53_fu_1264_p2                      | -   |        | add_ln18_53 | add  | fabric  | 0       |
|    add_ln18_54_fu_1249_p2                      | -   |        | add_ln18_54 | add  | fabric  | 0       |
|    add_ln18_55_fu_1279_p2                      | -   |        | add_ln18_55 | add  | fabric  | 0       |
|    tmp2_114_fu_1294_p2                         | -   |        | tmp2_114    | add  | fabric  | 0       |
|    empty_54_fu_1312_p2                         | -   |        | empty_54    | add  | fabric  | 0       |
|    add_ln18_56_fu_1345_p2                      | -   |        | add_ln18_56 | add  | fabric  | 0       |
|    add_ln18_57_fu_1363_p2                      | -   |        | add_ln18_57 | add  | fabric  | 0       |
|    add_ln18_58_fu_1387_p2                      | -   |        | add_ln18_58 | add  | fabric  | 0       |
|    add_ln18_59_fu_1406_p2                      | -   |        | add_ln18_59 | add  | fabric  | 0       |
|    add_ln18_60_fu_1429_p2                      | -   |        | add_ln18_60 | add  | fabric  | 0       |
|    add_ln18_61_fu_1444_p2                      | -   |        | add_ln18_61 | add  | fabric  | 0       |
|    add_ln18_62_fu_1482_p2                      | -   |        | add_ln18_62 | add  | fabric  | 0       |
|    add_ln18_63_fu_1459_p2                      | -   |        | add_ln18_63 | add  | fabric  | 0       |
|    add_ln18_64_fu_1505_p2                      | -   |        | add_ln18_64 | add  | fabric  | 0       |
|    tmp2_212_fu_1520_p2                         | -   |        | tmp2_212    | add  | fabric  | 0       |
|    empty_55_fu_1538_p2                         | -   |        | empty_55    | add  | fabric  | 0       |
|    add_ln18_65_fu_1571_p2                      | -   |        | add_ln18_65 | add  | fabric  | 0       |
|    add_ln18_66_fu_1589_p2                      | -   |        | add_ln18_66 | add  | fabric  | 0       |
|    add_ln18_67_fu_1613_p2                      | -   |        | add_ln18_67 | add  | fabric  | 0       |
|    add_ln18_68_fu_1628_p2                      | -   |        | add_ln18_68 | add  | fabric  | 0       |
|    add_ln18_69_fu_1651_p2                      | -   |        | add_ln18_69 | add  | fabric  | 0       |
|    add_ln18_70_fu_1666_p2                      | -   |        | add_ln18_70 | add  | fabric  | 0       |
|    add_ln18_71_fu_1704_p2                      | -   |        | add_ln18_71 | add  | fabric  | 0       |
|    add_ln18_72_fu_1681_p2                      | -   |        | add_ln18_72 | add  | fabric  | 0       |
|    add_ln18_73_fu_1727_p2                      | -   |        | add_ln18_73 | add  | fabric  | 0       |
|    tmp2_310_fu_1742_p2                         | -   |        | tmp2_310    | add  | fabric  | 0       |
|    empty_56_fu_1760_p2                         | -   |        | empty_56    | add  | fabric  | 0       |
|    add_ln18_74_fu_1793_p2                      | -   |        | add_ln18_74 | add  | fabric  | 0       |
|    add_ln18_75_fu_1811_p2                      | -   |        | add_ln18_75 | add  | fabric  | 0       |
|    add_ln18_76_fu_1835_p2                      | -   |        | add_ln18_76 | add  | fabric  | 0       |
|    add_ln18_77_fu_1850_p2                      | -   |        | add_ln18_77 | add  | fabric  | 0       |
|    add_ln18_78_fu_1873_p2                      | -   |        | add_ln18_78 | add  | fabric  | 0       |
|    add_ln18_79_fu_1888_p2                      | -   |        | add_ln18_79 | add  | fabric  | 0       |
|    add_ln18_80_fu_1926_p2                      | -   |        | add_ln18_80 | add  | fabric  | 0       |
|    add_ln18_81_fu_1903_p2                      | -   |        | add_ln18_81 | add  | fabric  | 0       |
|    add_ln18_82_fu_1949_p2                      | -   |        | add_ln18_82 | add  | fabric  | 0       |
|    tmp2_48_fu_1964_p2                          | -   |        | tmp2_48     | add  | fabric  | 0       |
|    empty_57_fu_1982_p2                         | -   |        | empty_57    | add  | fabric  | 0       |
|    add_ln18_83_fu_2015_p2                      | -   |        | add_ln18_83 | add  | fabric  | 0       |
|    add_ln18_84_fu_2033_p2                      | -   |        | add_ln18_84 | add  | fabric  | 0       |
|    add_ln18_85_fu_2057_p2                      | -   |        | add_ln18_85 | add  | fabric  | 0       |
|    add_ln18_86_fu_2072_p2                      | -   |        | add_ln18_86 | add  | fabric  | 0       |
|    add_ln18_87_fu_2095_p2                      | -   |        | add_ln18_87 | add  | fabric  | 0       |
|    add_ln18_88_fu_2110_p2                      | -   |        | add_ln18_88 | add  | fabric  | 0       |
|    add_ln18_89_fu_2148_p2                      | -   |        | add_ln18_89 | add  | fabric  | 0       |
|    add_ln18_90_fu_2125_p2                      | -   |        | add_ln18_90 | add  | fabric  | 0       |
|    add_ln18_91_fu_2163_p2                      | -   |        | add_ln18_91 | add  | fabric  | 0       |
|    mac_muladd_3ns_10ns_5ns_12_4_1_U5           | 1   |        | add_ln21_3  | add  | dsp48   | 3       |
|    add_ln21_fu_2309_p2                         | -   |        | add_ln21    | add  | fabric  | 0       |
|    add_ln14_fu_1140_p2                         | -   |        | add_ln14    | add  | fabric  | 0       |
|    add_ln13_2_fu_962_p2                        | -   |        | add_ln13_2  | add  | fabric  | 0       |
|  + relu                                        | 0   |        |             |      |         |         |
|    add_ln87_fu_81_p2                           | -   |        | add_ln87    | add  | fabric  | 0       |
|  + maxpool2d                                   | 2   |        |             |      |         |         |
|    empty_fu_384_p2                             | -   |        | empty       | sub  | fabric  | 0       |
|    add_ln32_fu_228_p2                          | -   |        | add_ln32    | add  | fabric  | 0       |
|    add_ln32_2_fu_246_p2                        | -   |        | add_ln32_2  | add  | fabric  | 0       |
|    mac_muladd_3ns_10ns_5ns_12_4_1_U19          | 1   |        | mul_ln33    | mul  | dsp48   | 3       |
|    mac_muladd_3ns_8ns_4ns_10_4_1_U20           | 1   |        | mul_ln33_1  | mul  | dsp48   | 3       |
|    add_ln33_fu_411_p2                          | -   |        | add_ln33    | add  | fabric  | 0       |
|    p_mid13_fu_448_p2                           | -   |        | p_mid13     | sub  | fabric  | 0       |
|    empty_37_fu_496_p2                          | -   |        | empty_37    | sub  | fabric  | 0       |
|    mac_muladd_3ns_10ns_5ns_12_4_1_U19          | 1   |        | empty_38    | add  | dsp48   | 3       |
|    add_ln38_fu_509_p2                          | -   |        | add_ln38    | add  | fabric  | 0       |
|    empty_40_fu_561_p2                          | -   |        | empty_40    | sub  | fabric  | 0       |
|    add_ln38_2_fu_571_p2                        | -   |        | add_ln38_2  | add  | fabric  | 0       |
|    mac_muladd_3ns_8ns_4ns_10_4_1_U20           | 1   |        | add_ln44_3  | add  | dsp48   | 3       |
|    add_ln44_fu_596_p2                          | -   |        | add_ln44    | add  | fabric  | 0       |
|    add_ln34_fu_346_p2                          | -   |        | add_ln34    | add  | fabric  | 0       |
|    add_ln33_2_fu_268_p2                        | -   |        | add_ln33_2  | add  | fabric  | 0       |
|  + conv2d_5                                    | 0   |        |             |      |         |         |
|    mul_5ns_8ns_12_1_1_U26                      | -   |        | empty       | mul  | auto    | 0       |
|    empty_41_fu_1104_p2                         | -   |        | empty_41    | add  | fabric  | 0       |
|    add_ln12_fu_836_p2                          | -   |        | add_ln12    | add  | fabric  | 0       |
|    add_ln12_2_fu_862_p2                        | -   |        | add_ln12_2  | add  | fabric  | 0       |
|    mul_5ns_8ns_12_1_1_U27                      | -   |        | p_mid1      | mul  | auto    | 0       |
|    p_mid112_fu_1146_p2                         | -   |        | p_mid112    | add  | fabric  | 0       |
|    add_ln12_1_fu_880_p2                        | -   |        | add_ln12_1  | add  | fabric  | 0       |
|    add_ln13_fu_938_p2                          | -   |        | add_ln13    | add  | fabric  | 0       |
|    add_ln18_1_fu_1039_p2                       | -   |        | add_ln18_1  | add  | fabric  | 0       |
|    add_ln18_2_fu_1219_p2                       | -   |        | add_ln18_2  | add  | fabric  | 0       |
|    add_ln18_3_fu_1171_p2                       | -   |        | add_ln18_3  | add  | fabric  | 0       |
|    add_ln18_4_fu_1290_p2                       | -   |        | add_ln18_4  | add  | fabric  | 0       |
|    add_ln18_5_fu_1181_p2                       | -   |        | add_ln18_5  | add  | fabric  | 0       |
|    add_ln18_6_fu_1325_p2                       | -   |        | add_ln18_6  | add  | fabric  | 0       |
|    add_ln18_7_fu_1235_p2                       | -   |        | add_ln18_7  | add  | fabric  | 0       |
|    add_ln18_8_fu_1363_p2                       | -   |        | add_ln18_8  | add  | fabric  | 0       |
|    empty_43_fu_1245_p2                         | -   |        | empty_43    | add  | fabric  | 0       |
|    add_ln18_10_fu_1431_p2                      | -   |        | add_ln18_10 | add  | fabric  | 0       |
|    add_ln18_11_fu_1305_p2                      | -   |        | add_ln18_11 | add  | fabric  | 0       |
|    add_ln18_12_fu_1466_p2                      | -   |        | add_ln18_12 | add  | fabric  | 0       |
|    add_ln18_13_fu_1315_p2                      | -   |        | add_ln18_13 | add  | fabric  | 0       |
|    add_ln18_14_fu_1568_p2                      | -   |        | add_ln18_14 | add  | fabric  | 0       |
|    add_ln18_15_fu_1340_p2                      | -   |        | add_ln18_15 | add  | fabric  | 0       |
|    add_ln18_16_fu_1603_p2                      | -   |        | add_ln18_16 | add  | fabric  | 0       |
|    add_ln18_17_fu_1350_p2                      | -   |        | add_ln18_17 | add  | fabric  | 0       |
|    add_ln18_18_fu_1638_p2                      | -   |        | add_ln18_18 | add  | fabric  | 0       |
|    empty_45_fu_1378_p2                         | -   |        | empty_45    | add  | fabric  | 0       |
|    add_ln18_20_fu_1671_p2                      | -   |        | add_ln18_20 | add  | fabric  | 0       |
|    add_ln18_21_fu_1420_p2                      | -   |        | add_ln18_21 | add  | fabric  | 0       |
|    add_ln18_22_fu_1710_p2                      | -   |        | add_ln18_22 | add  | fabric  | 0       |
|    add_ln18_23_fu_1446_p2                      | -   |        | add_ln18_23 | add  | fabric  | 0       |
|    add_ln18_24_fu_1739_p2                      | -   |        | add_ln18_24 | add  | fabric  | 0       |
|    add_ln18_25_fu_1456_p2                      | -   |        | add_ln18_25 | add  | fabric  | 0       |
|    add_ln18_26_fu_1762_p2                      | -   |        | add_ln18_26 | add  | fabric  | 0       |
|    add_ln18_27_fu_1481_p2                      | -   |        | add_ln18_27 | add  | fabric  | 0       |
|    add_ln18_28_fu_1781_p2                      | -   |        | add_ln18_28 | add  | fabric  | 0       |
|    empty_47_fu_1491_p2                         | -   |        | empty_47    | add  | fabric  | 0       |
|    add_ln18_30_fu_1800_p2                      | -   |        | add_ln18_30 | add  | fabric  | 0       |
|    add_ln18_31_fu_1583_p2                      | -   |        | add_ln18_31 | add  | fabric  | 0       |
|    add_ln18_32_fu_1819_p2                      | -   |        | add_ln18_32 | add  | fabric  | 0       |
|    add_ln18_33_fu_1593_p2                      | -   |        | add_ln18_33 | add  | fabric  | 0       |
|    add_ln18_34_fu_1838_p2                      | -   |        | add_ln18_34 | add  | fabric  | 0       |
|    add_ln18_35_fu_1618_p2                      | -   |        | add_ln18_35 | add  | fabric  | 0       |
|    add_ln18_36_fu_1857_p2                      | -   |        | add_ln18_36 | add  | fabric  | 0       |
|    add_ln18_37_fu_1628_p2                      | -   |        | add_ln18_37 | add  | fabric  | 0       |
|    add_ln18_38_fu_1876_p2                      | -   |        | add_ln18_38 | add  | fabric  | 0       |
|    empty_49_fu_1532_p2                         | -   |        | empty_49    | add  | fabric  | 0       |
|    add_ln18_40_fu_1895_p2                      | -   |        | add_ln18_40 | add  | fabric  | 0       |
|    add_ln18_41_fu_1657_p2                      | -   |        | add_ln18_41 | add  | fabric  | 0       |
|    add_ln18_42_fu_1914_p2                      | -   |        | add_ln18_42 | add  | fabric  | 0       |
|    add_ln18_43_fu_1686_p2                      | -   |        | add_ln18_43 | add  | fabric  | 0       |
|    add_ln18_44_fu_1933_p2                      | -   |        | add_ln18_44 | add  | fabric  | 0       |
|    add_ln18_45_fu_1696_p2                      | -   |        | add_ln18_45 | add  | fabric  | 0       |
|    add_ln18_46_fu_1952_p2                      | -   |        | add_ln18_46 | add  | fabric  | 0       |
|    add_ln18_47_fu_1725_p2                      | -   |        | add_ln18_47 | add  | fabric  | 0       |
|    add_ln18_48_fu_1967_p2                      | -   |        | add_ln18_48 | add  | fabric  | 0       |
|    add_ln21_1_fu_1050_p2                       | -   |        | add_ln21_1  | add  | fabric  | 0       |
|    add_ln14_fu_1056_p2                         | -   |        | add_ln14    | add  | fabric  | 0       |
|    add_ln13_1_fu_1062_p2                       | -   |        | add_ln13_1  | add  | fabric  | 0       |
|  + relu_1                                      | 0   |        |             |      |         |         |
|    add_ln87_fu_81_p2                           | -   |        | add_ln87    | add  | fabric  | 0       |
|  + maxpool2d_2                                 | 2   |        |             |      |         |         |
|    add_ln32_fu_220_p2                          | -   |        | add_ln32    | add  | fabric  | 0       |
|    add_ln32_1_fu_238_p2                        | -   |        | add_ln32_1  | add  | fabric  | 0       |
|    mac_muladd_3ns_7ns_4ns_9_4_1_U40            | 1   |        | mul_ln32    | mul  | dsp48   | 3       |
|    mac_muladd_3ns_5ns_3ns_8_4_1_U41            | 1   |        | mul_ln32_1  | mul  | dsp48   | 3       |
|    add_ln33_fu_389_p2                          | -   |        | add_ln33    | add  | fabric  | 0       |
|    mac_muladd_3ns_7ns_4ns_9_4_1_U40            | 1   |        | empty       | add  | dsp48   | 3       |
|    add_ln44_1_fu_541_p2                        | -   |        | add_ln44_1  | add  | fabric  | 0       |
|    mac_muladd_3ns_5ns_3ns_8_4_1_U41            | 1   |        | add_ln44_2  | add  | dsp48   | 3       |
|    add_ln44_fu_551_p2                          | -   |        | add_ln44    | add  | fabric  | 0       |
|    add_ln34_fu_338_p2                          | -   |        | add_ln34    | add  | fabric  | 0       |
|    add_ln33_1_fu_260_p2                        | -   |        | add_ln33_1  | add  | fabric  | 0       |
|  + fully_connected                             | 0   |        |             |      |         |         |
|    add_ln56_2_fu_146_p2                        | -   |        | add_ln56_2  | add  | fabric  | 0       |
|    add_ln56_fu_158_p2                          | -   |        | add_ln56    | add  | fabric  | 0       |
|    add_ln57_fu_168_p2                          | -   |        | add_ln57    | add  | fabric  | 0       |
|   + fully_connected_Pipeline_VITIS_LOOP_58_2   | 0   |        |             |      |         |         |
|     add_ln58_fu_175_p2                         | -   |        | add_ln58    | add  | fabric  | 0       |
|  + relu_3                                      | 0   |        |             |      |         |         |
|    add_ln87_fu_81_p2                           | -   |        | add_ln87    | add  | fabric  | 0       |
|  + fully_connected_6                           | 0   |        |             |      |         |         |
|    add_ln56_fu_142_p2                          | -   |        | add_ln56    | add  | fabric  | 0       |
|    sub_ln57_fu_194_p2                          | -   |        | sub_ln57    | sub  | fabric  | 0       |
|    add_ln57_fu_152_p2                          | -   |        | add_ln57    | add  | fabric  | 0       |
|   + fully_connected_6_Pipeline_VITIS_LOOP_58_2 | 0   |        |             |      |         |         |
|     add_ln58_fu_175_p2                         | -   |        | add_ln58    | add  | fabric  | 0       |
|  + relu_4                                      | 0   |        |             |      |         |         |
|    add_ln87_fu_81_p2                           | -   |        | add_ln87    | add  | fabric  | 0       |
|  + fully_connected_7                           | 0   |        |             |      |         |         |
|    add_ln56_1_fu_146_p2                        | -   |        | add_ln56_1  | add  | fabric  | 0       |
|    add_ln56_fu_158_p2                          | -   |        | add_ln56    | add  | fabric  | 0       |
|    add_ln57_fu_168_p2                          | -   |        | add_ln57    | add  | fabric  | 0       |
|   + fully_connected_7_Pipeline_VITIS_LOOP_58_2 | 0   |        |             |      |         |         |
|     add_ln58_fu_175_p2                         | -   |        | add_ln58    | add  | fabric  | 0       |
|  + softmax                                     | 7   |        |             |      |         |         |
|   + softmax_Pipeline_VITIS_LOOP_68_1           | 0   |        |             |      |         |         |
|     add_ln68_fu_96_p2                          | -   |        | add_ln68    | add  | fabric  | 0       |
|   + softmax_Pipeline_VITIS_LOOP_75_2           | 7   |        |             |      |         |         |
|     add_ln75_fu_103_p2                         | -   |        | add_ln75    | add  | fabric  | 0       |
|     fexp_32ns_32ns_32_6_full_dsp_1_U102        | 7   |        | tmp         | fexp | fulldsp | 5       |
|   + softmax_Pipeline_VITIS_LOOP_80_3           | 0   |        |             |      |         |         |
|     add_ln80_fu_77_p2                          | -   |        | add_ln80    | add  | fabric  | 0       |
|     fdiv_32ns_32ns_32_8_no_dsp_1_U107          | -   |        | div         | fdiv | fabric  | 7       |
|  + lenet_predict_Pipeline_VITIS_LOOP_67_1      | 0   |        |             |      |         |         |
|    add_ln67_fu_116_p2                          | -   |        | add_ln67    | add  | fabric  | 0       |
+------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+--------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+------------------+------+------+--------+--------------+---------+------+---------+
| + lenet_predict  | 67   | 0    |        |              |         |      |         |
|   conv1_output_U | 14   | -    |        | conv1_output | rom_np  | auto | 1       |
|   pool1_output_U | 4    | -    |        | pool1_output | rom_np  | auto | 1       |
|   conv2_output_U | 4    | -    |        | conv2_output | rom_np  | auto | 1       |
|   pool2_output_U | 2    | -    |        | pool2_output | ram_1p  | auto | 1       |
|   fc1_output_U   | 2    | -    |        | fc1_output   | ram_s2p | auto | 1       |
|   fc2_output_U   | 2    | -    |        | fc2_output   | ram_s2p | auto | 1       |
|   fc3_output_U   | -    | -    |        | fc3_output   | ram_s2p | auto | 1       |
+------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------+------------------------------------------------------------------+
| Type      | Options                                           | Location                                                         |
+-----------+---------------------------------------------------+------------------------------------------------------------------+
| interface | m_axi port=input offset=slave bundle=gmem         | lenet_proj/lenet_main_1.cpp:21 in lenet_predict, input           |
| interface | m_axi port=conv1_filters offset=slave bundle=gmem | lenet_proj/lenet_main_1.cpp:22 in lenet_predict, conv1_filters   |
| interface | m_axi port=conv1_bias offset=slave bundle=gmem    | lenet_proj/lenet_main_1.cpp:23 in lenet_predict, conv1_bias      |
| interface | m_axi port=conv2_filters offset=slave bundle=gmem | lenet_proj/lenet_main_1.cpp:24 in lenet_predict, conv2_filters   |
| interface | m_axi port=conv2_bias offset=slave bundle=gmem    | lenet_proj/lenet_main_1.cpp:25 in lenet_predict, conv2_bias      |
| interface | m_axi port=fc1_weights offset=slave bundle=gmem   | lenet_proj/lenet_main_1.cpp:26 in lenet_predict, fc1_weights     |
| interface | m_axi port=fc1_bias offset=slave bundle=gmem      | lenet_proj/lenet_main_1.cpp:27 in lenet_predict, fc1_bias        |
| interface | m_axi port=fc2_weights offset=slave bundle=gmem   | lenet_proj/lenet_main_1.cpp:28 in lenet_predict, fc2_weights     |
| interface | m_axi port=fc2_bias offset=slave bundle=gmem      | lenet_proj/lenet_main_1.cpp:29 in lenet_predict, fc2_bias        |
| interface | m_axi port=fc3_weights offset=slave bundle=gmem   | lenet_proj/lenet_main_1.cpp:30 in lenet_predict, fc3_weights     |
| interface | m_axi port=fc3_bias offset=slave bundle=gmem      | lenet_proj/lenet_main_1.cpp:31 in lenet_predict, fc3_bias        |
| interface | s_axilite port=predicted_class bundle=control     | lenet_proj/lenet_main_1.cpp:32 in lenet_predict, predicted_class |
| interface | s_axilite port=return bundle=control              | lenet_proj/lenet_main_1.cpp:33 in lenet_predict, return          |
| inline    | off                                               | lenet_proj/lenet_support_1.cpp:11 in conv2d                      |
| inline    | off                                               | lenet_proj/lenet_support_1.cpp:30 in maxpool2d                   |
| inline    | off                                               | lenet_proj/lenet_support_1.cpp:55 in fully_connected             |
| inline    | off                                               | lenet_proj/lenet_support_1.cpp:66 in softmax                     |
| inline    | off                                               | lenet_proj/lenet_support_1.cpp:86 in relu                        |
| pipeline  |                                                   | lenet_proj/lenet_support_1.cpp:88 in relu                        |
+-----------+---------------------------------------------------+------------------------------------------------------------------+


