---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-amdgputargetmachine-cpp-/gcnpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `GCNPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{AMDGPUTargetMachine.cpp}::GCNPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgpupassconfig">AMDGPUPassConfig</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a61e14f7e670cd323bc7683448c522dc7">GCNPassConfig</a> (TargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a48b7b0423393d29b768dbbac91591004">addFastRegAlloc</a> () override</>}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation. <a href="#a48b7b0423393d29b768dbbac91591004">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a52d8c81496f515a0baa31ca868ba92bf">addGlobalInstructionSelect</a> () override</>}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes. <a href="#a52d8c81496f515a0baa31ca868ba92bf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a57d63513d35cc11cffba6cc0e1aedd6c">addILPOpts</a> () override</>}>
Add passes that optimize instruction level parallelism for out-of-order targets. <a href="#a57d63513d35cc11cffba6cc0e1aedd6c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6f9db49e1cea1b37060681a0eedaf90c">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a6f9db49e1cea1b37060681a0eedaf90c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a803bdcce5d97942f25d205c0cd6ae8c4">addIRTranslator</a> () override</>}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes. <a href="#a803bdcce5d97942f25d205c0cd6ae8c4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7caa390ceeba55f7ab65e753c4c50e36">addLegalizeMachineIR</a> () override</>}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target. <a href="#a7caa390ceeba55f7ab65e753c4c50e36">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac27c6922c2bb7ff1be0935f45a9e51aa">addMachineSSAOptimization</a> () override</>}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. <a href="#ac27c6922c2bb7ff1be0935f45a9e51aa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9b46039eaf0e1d0d70654fb984590de2">addOptimizedRegAlloc</a> () override</>}>
addOptimizedRegAlloc - Add passes related to register allocation. <a href="#a9b46039eaf0e1d0d70654fb984590de2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab19eac7701308b52068b7ec681c790fa">addPostRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. <a href="#ab19eac7701308b52068b7ec681c790fa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aeb47f242712c201352b881147ea41e90">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#aeb47f242712c201352b881147ea41e90">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a979e73953046b0147c98748acca751bd">addPreGlobalInstructionSelect</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before the (global) instruction selection. <a href="#a979e73953046b0147c98748acca751bd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f5e5cbdd263a4e0801b6dbf7c4e8ecd">addPreISel</a> () override</>}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes. <a href="#a5f5e5cbdd263a4e0801b6dbf7c4e8ecd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2667c7295afc96b23b54411646ba4171">addPreLegalizeMachineIR</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before legalization. <a href="#a2667c7295afc96b23b54411646ba4171">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a708125794ff496369f448c57990dc8ca">addPreRegBankSelect</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before the register bank selection. <a href="#a708125794ff496369f448c57990dc8ca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a27b4ef77d4c6d7c070e0e92f1ed03b04">addPreRewrite</a> () override</>}>
addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers. <a href="#a27b4ef77d4c6d7c070e0e92f1ed03b04">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae1487ad90c2cd99ed9a54aa02cd5fd43">addPreSched2</a> () override</>}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. <a href="#ae1487ad90c2cd99ed9a54aa02cd5fd43">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab8c5c73df865e6fa5a9fd1eb2b026168">addRegAssignAndRewriteFast</a> () override</>}>
Add core register allocator passes which do the actual register assignment and rewriting. <a href="#ab8c5c73df865e6fa5a9fd1eb2b026168">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a598bda274297556dcbff4950a9d76444">addRegAssignAndRewriteOptimized</a> () override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1ce176d2bddc4a3f88632b6848ad925e">addRegBankSelect</a> () override</>}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks. <a href="#a1ce176d2bddc4a3f88632b6848ad925e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#abee7911947922a80fe782ead0742972e">createMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level. <a href="#abee7911947922a80fe782ead0742972e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#abc91f335d0788469b44e409f15109585">createPostMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled. <a href="#abc91f335d0788469b44e409f15109585">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a4d247e02f920febb3186ff26c27d88ed">createRegAllocPass</a> (bool Optimized) override</>}>
addMachinePasses helper to create the target-selected or overriden regalloc pass. <a href="#a4d247e02f920febb3186ff26c27d88ed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a22399dbddf111b9bda1744d4c273a593">createSGPRAllocPass</a> (bool Optimized)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a378df4e13ead88fb4268b93ec354f169">createVGPRAllocPass</a> (bool Optimized)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a20d9cc889332d421bfb591e473db3601">createWWMRegAllocPass</a> (bool Optimized)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gcntargetmachine">GCNTargetMachine</a> &amp;</>}
  name={<><a href="#ac2231566b709be60b56bf00c6b29a4b8">getGCNTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 1051 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### GCNPassConfig() {#a61e14f7e670cd323bc7683448c522dc7}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;AMDGPUTargetMachine.cpp&#125;::GCNPassConfig::GCNPassConfig (<a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01053">1053</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addFastRegAlloc() {#a48b7b0423393d29b768dbbac91591004}

<MemberDefinition
  prototype="void GCNPassConfig::addFastRegAlloc ()"
  labels = {["virtual"]}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.

Add the minimum set of target-independent passes that are required for register allocation.

No coalescing or scheduling.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01096">1096</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addGlobalInstructionSelect() {#a52d8c81496f515a0baa31ca868ba92bf}

<MemberDefinition
  prototype="bool GCNPassConfig::addGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01095">1095</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addILPOpts() {#a57d63513d35cc11cffba6cc0e1aedd6c}

<MemberDefinition
  prototype="bool GCNPassConfig::addILPOpts ()"
  labels = {["virtual"]}>
Add passes that optimize instruction level parallelism for out-of-order targets.

These passes are run while the machine code is still in SSA form, so they can use MachineTraceMetrics to control their heuristics.

All passes added here should preserve the MachineDominatorTree, MachineLoopInfo, and MachineTraceMetrics analyses.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01087">1087</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a6f9db49e1cea1b37060681a0eedaf90c}

<MemberDefinition
  prototype="bool GCNPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01088">1088</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addIRTranslator() {#a803bdcce5d97942f25d205c0cd6ae8c4}

<MemberDefinition
  prototype="bool GCNPassConfig::addIRTranslator ()"
  labels = {["virtual"]}>
This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01089">1089</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addLegalizeMachineIR() {#a7caa390ceeba55f7ab65e753c4c50e36}

<MemberDefinition
  prototype="bool GCNPassConfig::addLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01091">1091</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addMachineSSAOptimization() {#ac27c6922c2bb7ff1be0935f45a9e51aa}

<MemberDefinition
  prototype="void GCNPassConfig::addMachineSSAOptimization ()"
  labels = {["virtual"]}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.

Add passes that optimize machine instructions in SSA form.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01086">1086</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addOptimizedRegAlloc() {#a9b46039eaf0e1d0d70654fb984590de2}

<MemberDefinition
  prototype="void GCNPassConfig::addOptimizedRegAlloc ()"
  labels = {["virtual"]}>
addOptimizedRegAlloc - Add passes related to register allocation.

Add standard target-independent passes that are tightly coupled with optimized register allocation, including coalescing, machine instruction scheduling, and register allocation itself.

<a href="/docs/api/classes/llvm/codegentargetmachineimpl">CodeGenTargetMachineImpl</a> provides standard regalloc passes for most targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01097">1097</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRegAlloc() {#ab19eac7701308b52068b7ec681c790fa}

<MemberDefinition
  prototype="void GCNPassConfig::addPostRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01108">1108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#aeb47f242712c201352b881147ea41e90}

<MemberDefinition
  prototype="void GCNPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01110">1110</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreGlobalInstructionSelect() {#a979e73953046b0147c98748acca751bd}

<MemberDefinition
  prototype="void GCNPassConfig::addPreGlobalInstructionSelect ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before the (global) instruction selection.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01094">1094</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreISel() {#a5f5e5cbdd263a4e0801b6dbf7c4e8ecd}

<MemberDefinition
  prototype="bool GCNPassConfig::addPreISel ()"
  labels = {["virtual"]}>
Methods with trivial inline returns are convenient points in the common codegen pass pipeline where targets may insert passes.

Methods with out-of-line standard implementations are major CodeGen stages called by addMachinePasses. Some targets may override major stages when inserting passes is insufficient, but maintaining overriden stages is more work. addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01085">1085</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreLegalizeMachineIR() {#a2667c7295afc96b23b54411646ba4171}

<MemberDefinition
  prototype="void GCNPassConfig::addPreLegalizeMachineIR ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before legalization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01090">1090</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegBankSelect() {#a708125794ff496369f448c57990dc8ca}

<MemberDefinition
  prototype="void GCNPassConfig::addPreRegBankSelect ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before the register bank selection.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01092">1092</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRewrite() {#a27b4ef77d4c6d7c070e0e92f1ed03b04}

<MemberDefinition
  prototype="bool GCNPassConfig::addPreRewrite ()"
  labels = {["virtual"]}>
addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers.

These passes must preserve VirtRegMap and LiveIntervals, and when running after RABasic or RAGreedy, they should take advantage of LiveRegMatrix. When these passes run, VirtRegMap contains legal physreg assignments for all virtual registers.

Note if the target overloads addRegAssignAndRewriteOptimized, this may not be honored. This is also not generally used for the fast variant, where the allocation and rewriting are done in one pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01107">1107</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addPreSched2() {#ae1487ad90c2cd99ed9a54aa02cd5fd43}

<MemberDefinition
  prototype="void GCNPassConfig::addPreSched2 ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01109">1109</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteFast() {#ab8c5c73df865e6fa5a9fd1eb2b026168}

<MemberDefinition
  prototype="bool GCNPassConfig::addRegAssignAndRewriteFast ()"
  labels = {["virtual"]}>
Add core register allocator passes which do the actual register assignment and rewriting.

<SectionUser title="Returns">
true if any passes were added.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01104">1104</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteOptimized() {#a598bda274297556dcbff4950a9d76444}

<MemberDefinition
  prototype="bool GCNPassConfig::addRegAssignAndRewriteOptimized ()"
  labels = {["virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01105">1105</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### addRegBankSelect() {#a1ce176d2bddc4a3f88632b6848ad925e}

<MemberDefinition
  prototype="bool GCNPassConfig::addRegBankSelect ()"
  labels = {["virtual"]}>
This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01093">1093</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### createMachineScheduler() {#abee7911947922a80fe782ead0742972e}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; GCNPassConfig::createMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["virtual"]}>
Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level.

This can also be used to plug a new MachineSchedStrategy into an instance of the standard ScheduleDAGMI: return new ScheduleDAGMI(C, std::make&#95;unique&lt;MyStrategy&gt;(C), /&#42;RemoveKillFlags=&#42;‚Äç/false)

Return NULL to select the default (generic) machine scheduler.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01067">1067</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### createPostMachineScheduler() {#abc91f335d0788469b44e409f15109585}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;AMDGPUTargetMachine.cpp&#125;::GCNPassConfig::createPostMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01070">1070</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### createRegAllocPass() {#a4d247e02f920febb3186ff26c27d88ed}

<MemberDefinition
  prototype={<>FunctionPass &#42; GCNPassConfig::createRegAllocPass (bool Optimized)</>}
  labels = {["virtual"]}>
addMachinePasses helper to create the target-selected or overriden regalloc pass.

Find and instantiate the register allocation pass requested by this target at the current optimization level.

Different register allocators are defined as separate passes because they may require different analysis.

This helper ensures that the regalloc= option is always available, even for targets that override the default allocator.

FIXME: When <a href="/docs/api/classes/llvm/machinepassregistry">MachinePassRegistry</a> register pass IDs instead of function ptrs, this can be folded into addPass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01102">1102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### createSGPRAllocPass() {#a22399dbddf111b9bda1744d4c273a593}

<MemberDefinition
  prototype={<>FunctionPass &#42; GCNPassConfig::createSGPRAllocPass (bool Optimized)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01099">1099</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### createVGPRAllocPass() {#a378df4e13ead88fb4268b93ec354f169}

<MemberDefinition
  prototype={<>FunctionPass &#42; GCNPassConfig::createVGPRAllocPass (bool Optimized)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01100">1100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### createWWMRegAllocPass() {#a20d9cc889332d421bfb591e473db3601}

<MemberDefinition
  prototype={<>FunctionPass &#42; GCNPassConfig::createWWMRegAllocPass (bool Optimized)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01101">1101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

### getGCNTargetMachine() {#ac2231566b709be60b56bf00c6b29a4b8}

<MemberDefinition
  prototype={<>GCNTargetMachine &amp; anonymous&#95;namespace&#123;AMDGPUTargetMachine.cpp&#125;::GCNPassConfig::getGCNTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp/#l01062">1062</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgputargetmachine-cpp">AMDGPUTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
