
*** Running vivado
    with args -log Main_Crypt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_Crypt.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Main_Crypt.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.652 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/utils_1/imports/synth_1/Main_Crypt.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/utils_1/imports/synth_1/Main_Crypt.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Main_Crypt -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16608
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_Crypt' [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Main_Crypt.v:21]
INFO: [Synth 8-6157] synthesizing module 'Pipelined_Processor_Dec' [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:22]
INFO: [Synth 8-6157] synthesizing module 'Stage3pipe' [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Stage3pipe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Stage3pipe' (0#1) [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Stage3pipe.v:23]
INFO: [Synth 8-6157] synthesizing module 'Stage2pipe' [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Stage2pipe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Stage2pipe' (0#1) [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Stage2pipe.v:23]
INFO: [Synth 8-6157] synthesizing module 'Stage1pipe' [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Stage1pipe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Stage1pipe' (0#1) [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Stage1pipe.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Pipelined_Processor_Dec' (0#1) [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:22]
INFO: [Synth 8-6157] synthesizing module 'Pipelined_Processor_Enc' [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Pipelined_Processor_Enc' (0#1) [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Main_Crypt' (0#1) [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Main_Crypt.v:21]
WARNING: [Synth 8-7137] Register q0_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:39]
WARNING: [Synth 8-7137] Register q1_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:39]
WARNING: [Synth 8-7137] Register q2_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:39]
WARNING: [Synth 8-7137] Register q3_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:39]
WARNING: [Synth 8-7137] Register buff0_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:77]
WARNING: [Synth 8-7137] Register buff1_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:77]
WARNING: [Synth 8-7137] Register buff2_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:77]
WARNING: [Synth 8-7137] Register buff3_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:77]
WARNING: [Synth 8-7137] Register q4_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:45]
WARNING: [Synth 8-7137] Register q5_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:45]
WARNING: [Synth 8-7137] Register q6_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:45]
WARNING: [Synth 8-7137] Register q7_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:45]
WARNING: [Synth 8-7137] Register buff4_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:87]
WARNING: [Synth 8-7137] Register buff5_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:87]
WARNING: [Synth 8-7137] Register buff6_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:87]
WARNING: [Synth 8-7137] Register buff7_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:87]
WARNING: [Synth 8-7137] Register q8_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:51]
WARNING: [Synth 8-7137] Register q9_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:51]
WARNING: [Synth 8-7137] Register q10_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:51]
WARNING: [Synth 8-7137] Register q11_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:51]
WARNING: [Synth 8-7137] Register out0_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:99]
WARNING: [Synth 8-7137] Register out1_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:99]
WARNING: [Synth 8-7137] Register out2_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:99]
WARNING: [Synth 8-7137] Register out3_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:99]
WARNING: [Synth 8-7137] Register out4_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:111]
WARNING: [Synth 8-7137] Register out5_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:111]
WARNING: [Synth 8-7137] Register out6_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:111]
WARNING: [Synth 8-7137] Register out7_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:111]
WARNING: [Synth 8-7137] Register out8_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:121]
WARNING: [Synth 8-7137] Register out9_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:121]
WARNING: [Synth 8-7137] Register out10_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:121]
WARNING: [Synth 8-7137] Register out11_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:121]
WARNING: [Synth 8-7137] Register out12_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:129]
WARNING: [Synth 8-7137] Register out13_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:129]
WARNING: [Synth 8-7137] Register out14_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:129]
WARNING: [Synth 8-7137] Register out15_reg in module Pipelined_Processor_Dec has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipeline_Processor_Dec.v:129]
WARNING: [Synth 8-7137] Register finished_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:62]
WARNING: [Synth 8-7137] Register q0_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:43]
WARNING: [Synth 8-7137] Register q1_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:43]
WARNING: [Synth 8-7137] Register q2_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:43]
WARNING: [Synth 8-7137] Register q3_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:43]
WARNING: [Synth 8-7137] Register buff0_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:75]
WARNING: [Synth 8-7137] Register buff1_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:75]
WARNING: [Synth 8-7137] Register buff2_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:75]
WARNING: [Synth 8-7137] Register buff3_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:75]
WARNING: [Synth 8-7137] Register q4_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:49]
WARNING: [Synth 8-7137] Register q5_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:49]
WARNING: [Synth 8-7137] Register q6_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:49]
WARNING: [Synth 8-7137] Register q7_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:49]
WARNING: [Synth 8-7137] Register buff4_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:85]
WARNING: [Synth 8-7137] Register buff5_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:85]
WARNING: [Synth 8-7137] Register buff6_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:85]
WARNING: [Synth 8-7137] Register buff7_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:85]
WARNING: [Synth 8-7137] Register q8_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:55]
WARNING: [Synth 8-7137] Register q9_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:55]
WARNING: [Synth 8-7137] Register q10_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:55]
WARNING: [Synth 8-7137] Register q11_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:55]
WARNING: [Synth 8-7137] Register out0_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:97]
WARNING: [Synth 8-7137] Register out1_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:97]
WARNING: [Synth 8-7137] Register out2_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:97]
WARNING: [Synth 8-7137] Register out3_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:97]
WARNING: [Synth 8-7137] Register out4_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:109]
WARNING: [Synth 8-7137] Register out5_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:109]
WARNING: [Synth 8-7137] Register out6_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:109]
WARNING: [Synth 8-7137] Register out7_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:109]
WARNING: [Synth 8-7137] Register out8_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:119]
WARNING: [Synth 8-7137] Register out9_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:119]
WARNING: [Synth 8-7137] Register out10_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:119]
WARNING: [Synth 8-7137] Register out11_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:119]
WARNING: [Synth 8-7137] Register out12_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:127]
WARNING: [Synth 8-7137] Register out13_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:127]
WARNING: [Synth 8-7137] Register out14_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:127]
WARNING: [Synth 8-7137] Register out15_reg in module Pipelined_Processor_Enc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/sources_1/new/Pipelined_Processor.v:127]
WARNING: [Synth 8-7129] Port key[3] in module Main_Crypt is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[2] in module Main_Crypt is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[1] in module Main_Crypt is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[0] in module Main_Crypt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1385.180 ; gain = 25.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1385.180 ; gain = 25.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1385.180 ; gain = 25.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1385.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/constrs_1/new/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.srcs/constrs_1/new/PYNQ-Z2 v1.0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1474.234 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pipelined_Processor_Dec'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Pipelined_Processor_Enc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                            01110
                 iSTATE9 |                             0001 |                            01101
                  iSTATE |                             0010 |                            00000
                iSTATE13 |                             0011 |                            00001
                 iSTATE8 |                             0100 |                            00010
                 iSTATE7 |                             0101 |                            00011
                 iSTATE6 |                             0110 |                            00100
                 iSTATE5 |                             0111 |                            00101
                 iSTATE2 |                             1000 |                            00110
                 iSTATE0 |                             1001 |                            00111
                 iSTATE3 |                             1010 |                            01000
                 iSTATE1 |                             1011 |                            01001
                iSTATE12 |                             1100 |                            01010
                iSTATE10 |                             1101 |                            01011
                iSTATE11 |                             1110 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pipelined_Processor_Dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0000 |                           000000
                 iSTATE0 |                             0001 |                           000001
                iSTATE10 |                             0010 |                           000010
                 iSTATE7 |                             0011 |                           000011
                 iSTATE8 |                             0100 |                           000100
                 iSTATE6 |                             0101 |                           000101
                 iSTATE5 |                             0110 |                           000110
                 iSTATE3 |                             0111 |                           000111
                 iSTATE4 |                             1000 |                           001000
                 iSTATE2 |                             1001 |                           001001
                  iSTATE |                             1010 |                           001010
                iSTATE11 |                             1011 |                           001011
                iSTATE12 |                             1100 |                           001100
                 iSTATE9 |                             1101 |                           001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Pipelined_Processor_Enc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 112   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 82    
	  15 Input    8 Bit        Muxes := 4     
	  14 Input    8 Bit        Muxes := 4     
	  15 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 11    
	  14 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port key[3] in module Main_Crypt is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[2] in module Main_Crypt is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[1] in module Main_Crypt is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[0] in module Main_Crypt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |   130|
|3     |LUT3 |     2|
|4     |LUT4 |     7|
|5     |LUT5 |   105|
|6     |LUT6 |   173|
|7     |FDCE |   456|
|8     |FDPE |     2|
|9     |FDRE |   576|
|10    |IBUF |   138|
|11    |OBUF |   256|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1474.234 ; gain = 114.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1474.234 ; gain = 25.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1474.234 ; gain = 114.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1474.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e8c4b91b
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1474.234 ; gain = 114.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/arun/Pipelined_Crypt/Pipelined_Crypt.runs/synth_1/Main_Crypt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_Crypt_utilization_synth.rpt -pb Main_Crypt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 11:41:33 2024...
