# FPGABuilder - FPGAè‡ªåŠ¨æ„å»ºå·¥å…·é“¾

FPGABuilderæ˜¯ä¸€ä¸ªè·¨å¹³å°çš„FPGAè‡ªåŠ¨æ„å»ºå·¥å…·é“¾ï¼Œæ”¯æŒWindowsç¯å¢ƒï¼Œèƒ½å¤Ÿé›†æˆXilinxã€Alteraç­‰ä¸»æµFPGAå‚å•†çš„å¼€å‘å·¥å…·ï¼Œæä¾›å·¥ç¨‹åˆ›å»ºã€æ„å»ºã€ç»¼åˆã€çƒ§å½•ç­‰å…¨æµç¨‹è‡ªåŠ¨åŒ–ã€‚

## ç‰¹æ€§

- **å¤šå‚å•†æ”¯æŒ**: æ”¯æŒXilinx Vivadoã€Intel Quartusç­‰ä¸»æµFPGAå¼€å‘å·¥å…·
- **è‡ªåŠ¨åŒ–æ„å»º**: ä¸€é”®å®Œæˆä»æºä»£ç åˆ°æ¯”ç‰¹æµçš„å…¨æµç¨‹æ„å»º
- **æ’ä»¶åŒ–æ¶æ„**: æ¨¡å—åŒ–è®¾è®¡ï¼Œæ˜“äºæ‰©å±•æ–°åŠŸèƒ½å’Œæ–°å‚å•†æ”¯æŒ
- **é…ç½®é©±åŠ¨**: ä½¿ç”¨YAMLé…ç½®æ–‡ä»¶å®šä¹‰å·¥ç¨‹ï¼Œæ”¯æŒç‰ˆæœ¬æ§åˆ¶
- **æ–‡æ¡£é›†æˆ**: è‡ªåŠ¨ç”Ÿæˆé¡¹ç›®æ–‡æ¡£ï¼Œæ”¯æŒMkDocså’ŒDoxygen
- **äº¤äº’å¼é…ç½®**: æä¾›ç±»ä¼¼Linuxå†…æ ¸çš„menuconfigé…ç½®ç•Œé¢
- **é¡¹ç›®ç®¡ç†**: æ”¯æŒgitå­æ¨¡å—ï¼Œè‡ªåŠ¨ç®¡ç†ç¬¬ä¸‰æ–¹IPæ ¸å’Œåº“
- **è·¨å¹³å°**: ä¼˜å…ˆæ”¯æŒWindowsï¼Œè®¾è®¡è€ƒè™‘Linux/macOSå…¼å®¹æ€§

## å®‰è£…

### å¿«é€Ÿå®‰è£…ï¼ˆWindowsï¼‰

1. ä¸‹è½½æœ€æ–°ç‰ˆæœ¬çš„FPGABuilderå®‰è£…åŒ…
2. è¿è¡Œå®‰è£…ç¨‹åºï¼ŒæŒ‰ç…§æç¤ºå®Œæˆå®‰è£…
3. å®‰è£…å®Œæˆåï¼Œé‡å¯å‘½ä»¤è¡Œç»ˆç«¯
4. éªŒè¯å®‰è£…ï¼š`FPGABuilder --version`

### ä»æºä»£ç å®‰è£…

```bash
# å…‹éš†ä»“åº“
git clone https://github.com/yhn20112011/FPGABuilder.git
cd FPGABuilder

# å®‰è£…ä¾èµ–
pip install -r requirements.txt

# å®‰è£…FPGABuilder
python setup.py install
```

## æ„å»ºä¸æ‰“åŒ…

FPGABuilderæä¾›äº†å®Œæ•´çš„æ„å»ºå’Œæ‰“åŒ…å·¥å…·ï¼Œæ”¯æŒç”ŸæˆWheelåŒ…ã€æºä»£ç åˆ†å‘åŒ…ã€ç‹¬ç«‹å¯æ‰§è¡Œæ–‡ä»¶å’ŒWindowså®‰è£…ç¨‹åºã€‚

### å¿«é€Ÿæ„å»ºWheelåŒ…

WheelåŒ…æ˜¯Pythonçš„æ ‡å‡†åˆ†å‘æ ¼å¼ï¼Œå¯ä»¥åœ¨ä¸ç¼–è¯‘çš„æƒ…å†µä¸‹å¿«é€Ÿå®‰è£…ã€‚

```bash
# æ–¹æ³•1ï¼šä½¿ç”¨setup.pyç›´æ¥æ„å»º
python setup.py bdist_wheel

# æ–¹æ³•2ï¼šä½¿ç”¨æ‰“åŒ…è„šæœ¬ï¼ˆæ¨èï¼‰
python scripts/package.py --wheel

# ç”Ÿæˆçš„Wheelæ–‡ä»¶ä½äº dist/ ç›®å½•
# ä¾‹å¦‚ï¼šdist/FPGABuilder-0.1.0-py3-none-any.whl
```

### å®Œæ•´æ‰“åŒ…æµç¨‹

ä½¿ç”¨æ‰“åŒ…è„šæœ¬å¯ä»¥ä¸€æ¬¡æ€§ç”Ÿæˆæ‰€æœ‰åˆ†å‘æ ¼å¼ï¼š

```bash
# æ¸…ç†æ‰€æœ‰æ„å»ºæ–‡ä»¶
python scripts/package.py --clean

# æ„å»ºæ‰€æœ‰åˆ†å‘æ ¼å¼ï¼ˆsdist + wheel + exe + installerï¼‰
python scripts/package.py --all

# æˆ–è€…åˆ†åˆ«æ„å»º
python scripts/package.py --sdist    # æºä»£ç åˆ†å‘åŒ…
python scripts/package.py --wheel    # WheelåŒ…
python scripts/package.py --exe      # ç‹¬ç«‹å¯æ‰§è¡Œæ–‡ä»¶
python scripts/package.py --installer  # Windowså®‰è£…ç¨‹åºï¼ˆä»…Windowsï¼‰
python scripts/package.py --offline-installer  # Windowsç¦»çº¿å®‰è£…ç¨‹åºï¼ˆåŒ…å«Pythonå’Œæ‰€æœ‰ä¾èµ–ï¼‰
```

### Windowsç¦»çº¿å®‰è£…ç¨‹åº

FPGABuilder 0.2.0åŠä»¥ä¸Šç‰ˆæœ¬æä¾›äº†å¢å¼ºçš„Windowsç¦»çº¿å®‰è£…ç¨‹åºï¼Œä¸“ä¸ºç¦»çº¿ç¯å¢ƒè®¾è®¡ï¼š

**ä¸»è¦ç‰¹æ€§ï¼š**
- ğŸš€ **å®Œå…¨ç¦»çº¿**ï¼šæ— éœ€ç½‘ç»œè¿æ¥ï¼ŒåŒ…å«æ‰€æœ‰Pythonä¾èµ–
- ğŸ **è‡ªåŒ…å«Python**ï¼šé€šè¿‡PyInstalleræ‰“åŒ…ï¼Œæ— éœ€å•ç‹¬å®‰è£…Python
- ğŸ”§ **è‡ªåŠ¨ç¯å¢ƒé…ç½®**ï¼šå®‰è£…æ—¶å¯é€‰"å°†FPGABuilderæ·»åŠ åˆ°ç³»ç»ŸPATH"
- ğŸ›¡ï¸ **ç®¡ç†å‘˜æƒé™**ï¼šè‡ªåŠ¨è¯·æ±‚ç®¡ç†å‘˜æƒé™ä»¥ä¿®æ”¹ç³»ç»Ÿç¯å¢ƒå˜é‡
- ğŸ“¦ **ä¾èµ–æ£€æŸ¥**ï¼šå®‰è£…å‰æ£€æŸ¥ç³»ç»ŸPythonçŠ¶æ€å’Œä¾èµ–
- ğŸ”„ **æ™ºèƒ½å¸è½½**ï¼šå¸è½½æ—¶è‡ªåŠ¨ä»PATHä¸­ç§»é™¤å®‰è£…ç›®å½•

**ä½¿ç”¨åœºæ™¯ï¼š**
- ä¼ä¸šå†…ç½‘ç¯å¢ƒ
- æ— Pythonç¯å¢ƒçš„Windowsç³»ç»Ÿ
- éœ€è¦ä¸€é”®éƒ¨ç½²FPGABuilderçš„ç”Ÿäº§ç¯å¢ƒ
- éœ€è¦è‡ªåŠ¨é…ç½®PATHçš„æ‰¹é‡éƒ¨ç½²

**æ„å»ºå‘½ä»¤ï¼š**
```bash
# æ„å»ºç¦»çº¿å®‰è£…ç¨‹åºï¼ˆéœ€è¦Inno Setup 6+ï¼‰
python scripts/package.py --offline-installer

# æˆ–æ„å»ºæ‰€æœ‰æ ¼å¼ï¼ˆåŒ…æ‹¬ç¦»çº¿å®‰è£…ç¨‹åºï¼‰
python scripts/package.py --all
```

**å®‰è£…ç¨‹åºåŠŸèƒ½ï¼š**
1. å¤šè¯­è¨€ç•Œé¢ï¼ˆè‹±æ–‡/ç®€ä½“ä¸­æ–‡ï¼‰
2. æ¡Œé¢å¿«æ·æ–¹å¼ï¼ˆå¯é€‰ï¼‰
3. è‡ªåŠ¨PATHç¯å¢ƒå˜é‡ç®¡ç†
4. å®‰è£…åå¯åŠ¨FPGABuilderï¼ˆå¯é€‰ï¼‰
5. å®Œå–„çš„ä¾èµ–å’ŒPythonç¯å¢ƒæ£€æŸ¥

**æ³¨æ„äº‹é¡¹ï¼š**
- éœ€è¦Windows 7åŠä»¥ä¸Šç‰ˆæœ¬ï¼ˆ64ä½æ¨èï¼‰
- éœ€è¦ç®¡ç†å‘˜æƒé™ä»¥ä¿®æ”¹ç³»ç»ŸPATH
- å®‰è£…ç¨‹åºä½¿ç”¨Inno Setup 6+æ„å»ºï¼Œç¡®ä¿å·²å®‰è£…Inno Setup

### æ¸…ç†æ„å»ºæ–‡ä»¶

æ„å»ºè¿‡ç¨‹ä¸­ä¼šäº§ç”Ÿä¸´æ—¶æ–‡ä»¶ï¼Œå»ºè®®åœ¨æäº¤ä»£ç å‰æˆ–é‡æ–°æ„å»ºå‰è¿›è¡Œæ¸…ç†ï¼š

```bash
# ä½¿ç”¨æ‰“åŒ…è„šæœ¬æ¸…ç†
python scripts/package.py --clean

# æˆ–è€…æ‰‹åŠ¨æ¸…ç†
rm -rf build/ dist/ *.egg-info/ __pycache__/
```

æ‰“åŒ…è„šæœ¬çš„`clean()`æ–¹æ³•ä¼šæ¸…ç†ä»¥ä¸‹ç›®å½•å’Œæ–‡ä»¶ï¼š
- `build/` - æ„å»ºä¸´æ—¶ç›®å½•
- `dist/` - åˆ†å‘æ–‡ä»¶ç›®å½•
- `*.egg-info/` - Eggä¿¡æ¯ç›®å½•
- `__pycache__/` - Pythonç¼“å­˜æ–‡ä»¶
- `.pytest_cache/` - æµ‹è¯•ç¼“å­˜
- `.mypy_cache/` - ç±»å‹æ£€æŸ¥ç¼“å­˜

### æ‰“åŒ…è„šæœ¬é€‰é¡¹

```bash
python scripts/package.py --help

ç”¨æ³•: package.py [-h] [--clean] [--sdist] [--wheel] [--exe] [--installer] [--all] [--output OUTPUT] [--version]

é€‰é¡¹:
  -h, --help            æ˜¾ç¤ºå¸®åŠ©ä¿¡æ¯
  --clean               æ¸…ç†æ„å»ºæ–‡ä»¶
  --sdist               æ„å»ºæºä»£ç åˆ†å‘åŒ…
  --wheel               æ„å»ºwheelåŒ…
  --exe                 æ„å»ºç‹¬ç«‹å¯æ‰§è¡Œæ–‡ä»¶
  --installer           æ„å»ºWindowså®‰è£…ç¨‹åº
  --all                 æ‰“åŒ…æ‰€æœ‰æ ¼å¼
  --output OUTPUT, -o OUTPUT
                        è¾“å‡ºç›®å½• (é»˜è®¤: "dist")
  --version, -V         æ˜¾ç¤ºç‰ˆæœ¬
```

### æ„å»ºç¯å¢ƒè¦æ±‚

- **Python**: 3.8æˆ–æ›´é«˜ç‰ˆæœ¬
- **æ„å»ºå·¥å…·**: `pip install build` (ç”¨äº`sdist`å’Œ`wheel`)
- **å¯é€‰ä¾èµ–**:
  - `pip install pyinstaller` (ç”¨äºå¯æ‰§è¡Œæ–‡ä»¶)
  - Inno Setup (ç”¨äºWindowså®‰è£…ç¨‹åº)

### å¼€å‘æ„å»ºå·¥ä½œæµ

1. **å¼€å‘é˜¶æ®µ**ï¼š
   ```bash
   # å®‰è£…å¼€å‘ä¾èµ–
   pip install -e .

   # æµ‹è¯•åŠŸèƒ½
   FPGABuilder --version
   ```

2. **æ„å»ºæµ‹è¯•**ï¼š
   ```bash
   # æ¸…ç†å¹¶æ„å»ºWheelåŒ…
   python scripts/package.py --clean --wheel

   # æµ‹è¯•å®‰è£…
   pip install dist/FPGABuilder-*.whl
   ```

3. **å‘å¸ƒå‡†å¤‡**ï¼š
   ```bash
   # å®Œæ•´æ„å»ºæ‰€æœ‰åˆ†å‘æ ¼å¼
   python scripts/package.py --clean --all

   # éªŒè¯åŒ…æ–‡ä»¶
   ls -la dist/
   ```

## å¿«é€Ÿå¼€å§‹

### åˆ›å»ºæ–°å·¥ç¨‹

```bash
# åˆå§‹åŒ–ä¸€ä¸ªæ–°çš„FPGAå·¥ç¨‹
FPGABuilder init my_project --vendor xilinx --part xc7z045ffg676-2
```

### é…ç½®å·¥ç¨‹

```bash
# è¿›å…¥å·¥ç¨‹ç›®å½•
cd my_project

# äº¤äº’å¼é…ç½®
FPGABuilder config
```

### æ„å»ºå·¥ç¨‹

```bash
# å®Œæ•´æ„å»ºï¼ˆç»¼åˆ+å®ç°+ç”Ÿæˆæ¯”ç‰¹æµï¼‰
FPGABuilder build

# ä»…ç»¼åˆ
FPGABuilder synth

# ç”Ÿæˆæ¯”ç‰¹æµ
FPGABuilder bitstream
```

### çƒ§å½•è®¾å¤‡

```bash
# é€šè¿‡JTAGçƒ§å½•
FPGABuilder program --cable xilinx_tcf --target hw_server:3121
```

## å·¥ç¨‹ç»“æ„

ä¸€ä¸ªæ ‡å‡†çš„FPGABuilderå·¥ç¨‹åŒ…å«ä»¥ä¸‹ç»“æ„ï¼š

```
my_project/
â”œâ”€â”€ fpga_project.yaml      # å·¥ç¨‹é…ç½®æ–‡ä»¶
â”œâ”€â”€ src/                   # æºä»£ç ç›®å½•
â”‚   â”œâ”€â”€ hdl/              # HDLæºä»£ç 
â”‚   â”œâ”€â”€ constraints/      # çº¦æŸæ–‡ä»¶
â”‚   â””â”€â”€ ip/               # IPæ ¸æ–‡ä»¶
â”œâ”€â”€ ip_repo/              # ç¬¬ä¸‰æ–¹IPæ ¸ä»“åº“ï¼ˆgitå­æ¨¡å—ï¼‰
â”œâ”€â”€ lib/                  # ç¬¬ä¸‰æ–¹åº“ï¼ˆgitå­æ¨¡å—ï¼‰
â”œâ”€â”€ docs/                 # é¡¹ç›®æ–‡æ¡£
â”œâ”€â”€ build/                # æ„å»ºè¾“å‡º
â”‚   â”œâ”€â”€ reports/          # æ„å»ºæŠ¥å‘Š
â”‚   â”œâ”€â”€ bitstreams/       # æ¯”ç‰¹æµæ–‡ä»¶
â”‚   â””â”€â”€ logs/             # æ„å»ºæ—¥å¿—
â””â”€â”€ tests/                # æµ‹è¯•æ–‡ä»¶
```

## é…ç½®æ–‡ä»¶ç¤ºä¾‹

### fpga_project.yaml

```yaml
project:
  name: "my_fpga_project"
  version: "1.0.0"
  description: "ç¤ºä¾‹FPGAå·¥ç¨‹"

fpga:
  vendor: "xilinx"
  family: "zynq-7000"
  part: "xc7z045ffg676-2"
  top_module: "system_wrapper"

source:
  hdl:
    - path: "src/hdl/**/*.v"
      language: "verilog"
    - path: "src/hdl/**/*.vhd"
      language: "vhdl"
  constraints:
    - path: "src/constraints/*.xdc"

dependencies:
  git_submodules:
    - path: "lib/common"
      url: "git@example.com:fpga/common.git"

build:
  synthesis:
    strategy: "out_of_context"
  implementation:
    opt_design: true
    place_design: true
    route_design: true
  hooks:
    pre_build: |
      echo "æ„å»ºå¼€å§‹å‰æ‰§è¡Œçš„å‘½ä»¤"
      echo "å¯ä»¥æ‰§è¡Œç¯å¢ƒæ£€æŸ¥ã€ä¾èµ–ä¸‹è½½ç­‰"
    pre_synth: "scripts/pre_synth.tcl"
    post_synth: "echo 'ç»¼åˆå®Œæˆ'"
    pre_impl: |
      echo "å®ç°å‰å‘½ä»¤1"
      echo "å®ç°å‰å‘½ä»¤2"
    post_impl: "scripts/post_impl.py"
    post_bitstream: |
      echo "æ¯”ç‰¹æµç”Ÿæˆåæ‰§è¡Œçš„å‘½ä»¤"
      echo "å¯ä»¥å¤åˆ¶æ¯”ç‰¹æµæ–‡ä»¶ã€å‘é€é€šçŸ¥ç­‰"
    bin_merge_script: "scripts/merge_bin.py"
    custom_scripts:
      custom1: "scripts/custom1.tcl"
      custom2: "scripts/custom2.py"
```

## å‘½ä»¤è¡Œå‚è€ƒ

### å…¨å±€é€‰é¡¹

```
FPGABuilder [å…¨å±€é€‰é¡¹] <å‘½ä»¤> [å‘½ä»¤é€‰é¡¹]

å…¨å±€é€‰é¡¹:
  -c, --config FILE    æŒ‡å®šé…ç½®æ–‡ä»¶
  -v, --verbose        è¯¦ç»†è¾“å‡º
  --version            æ˜¾ç¤ºç‰ˆæœ¬ä¿¡æ¯
  -h, --help           æ˜¾ç¤ºå¸®åŠ©ä¿¡æ¯
```

### å¸¸ç”¨å‘½ä»¤

| å‘½ä»¤ | æè¿° |
|------|------|
| `init` | åˆå§‹åŒ–æ–°å·¥ç¨‹ |
| `create` | åˆ›å»ºå·¥ç¨‹ç»“æ„ |
| `config` | é…ç½®å·¥ç¨‹ï¼ˆmenuconfigç•Œé¢ï¼‰ |
| `build` | æ„å»ºå·¥ç¨‹ |
| `synth` | ä»…ç»¼åˆ |
| `impl` | ä»…å®ç°ï¼ˆå¸ƒå±€å¸ƒçº¿ï¼‰ |
| `bitstream` | ç”Ÿæˆæ¯”ç‰¹æµ |
| `program` | çƒ§å½•è®¾å¤‡ |
| `ip` | ç®¡ç†IPæ ¸ |
| `hls` | ç®¡ç†HLSå·¥ç¨‹ |
| `docs` | ç”Ÿæˆæ–‡æ¡£ |
| `clean` | æ¸…ç†æ„å»ºæ–‡ä»¶ |
| `pack` | æ‰“åŒ…å‘å¸ƒ |

### ç¤ºä¾‹

```bash
# æŸ¥çœ‹æ‰€æœ‰å¯ç”¨å‘½ä»¤
FPGABuilder --help

# æŸ¥çœ‹å…·ä½“å‘½ä»¤å¸®åŠ©
FPGABuilder init --help

# åˆ›å»ºIPæ ¸
FPGABuilder ip create axi_uart --type axi4lite

# ç”Ÿæˆæ–‡æ¡£
FPGABuilder docs --format mkdocs --output docs/

# æ¸…ç†æ„å»ºæ–‡ä»¶
FPGABuilder clean --all
```

## æ’ä»¶ç³»ç»Ÿ

FPGABuilderæ”¯æŒæ’ä»¶æ‰©å±•ï¼Œå¯ä»¥æ·»åŠ ï¼š

1. **æ–°FPGAå‚å•†æ”¯æŒ** - æ·»åŠ æ–°çš„FPGAå·¥å…·é“¾æ’ä»¶
2. **æ„å»ºæµç¨‹æ‰©å±•** - è‡ªå®šä¹‰æ„å»ºæ­¥éª¤
3. **æŠ¥å‘Šç”Ÿæˆå™¨** - æ·»åŠ æ–°çš„æŠ¥å‘Šæ ¼å¼
4. **éƒ¨ç½²æ–¹å¼** - æ”¯æŒæ–°çš„çƒ§å½•æ–¹å¼

### å¼€å‘æ’ä»¶

å‚è€ƒ`src/plugins/vivado/`ç¤ºä¾‹å¼€å‘æ–°æ’ä»¶ã€‚

## æ–‡æ¡£

- [ç”¨æˆ·æŒ‡å—](docs/user_guide/) - è¯¦ç»†ä½¿ç”¨è¯´æ˜
- [å¼€å‘è€…æŒ‡å—](docs/developer_guide/) - æ’ä»¶å¼€å‘å’Œè´¡çŒ®æŒ‡å—
- [APIå‚è€ƒ](docs/api/) - ä»£ç APIæ–‡æ¡£

## æ”¯æŒ

- é—®é¢˜åé¦ˆï¼š[GitHub Issues](https://github.com/yhn20112011/FPGABuilder/issues)
- åŠŸèƒ½è¯·æ±‚ï¼š[GitHub Discussions](https://github.com/yhn20112011/FPGABuilder/discussions)
- æ–‡æ¡£ï¼š[åœ¨çº¿æ–‡æ¡£](https://yhn20112011.github.io/FPGABuilder/)

## è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License (CC BY-NC-SA 4.0)ã€‚è¯¦è§[LICENSE](LICENSE)æ–‡ä»¶ã€‚

æœªç»æœ¬äººä¹¦é¢æˆæƒä»»ä½•äººä¸å¾—å•†ç”¨ï¼Œæœ¬äººä¿ç•™ä¸€åˆ‡æƒåŠ›ã€‚

## å¼€å‘æŒ‡å—

å¦‚æœæ‚¨æƒ³è¦ç†è§£FPGABuilderçš„æ¶æ„è®¾è®¡ï¼Œæ‰‹åŠ¨ä»‹å…¥å¼€å‘å·¥ä½œï¼Œæˆ–äº†è§£å·¥å…·é“¾ä¸å¼€å‘é¡¹ç›®çš„è§£è€¦æœºåˆ¶ï¼Œè¯·å‚é˜…ï¼š

- [å¼€å‘æŒ‡å—æ€»è§ˆ](docs/developer_guide/index.md) - å®Œæ•´çš„å¼€å‘æŒ‡å—
- [å¿«é€Ÿå…¥é—¨](docs/developer_guide/quickstart.md) - å¿«é€Ÿä¸Šæ‰‹æ‰‹åŠ¨å¼€å‘
- [æ¶æ„è®¾è®¡è¯¦è§£](docs/developer_guide/architecture.md) - æ·±å…¥ç†è§£ç³»ç»Ÿæ¶æ„

## è´¡çŒ®

æ¬¢è¿è´¡çŒ®ä»£ç ã€æŠ¥å‘Šé—®é¢˜æˆ–æå‡ºæ”¹è¿›å»ºè®®ã€‚è¯·å‚é˜…[è´¡çŒ®æŒ‡å—](CONTRIBUTING.md)ã€‚