<DOC>
<DOCNO>
EP-0012802
</DOCNO>
<TEXT>
<DATE>
19800709
</DATE>
<IPC-CLASSIFICATIONS>
G11C-11/24 G11C-11/4096 G11C-11/403 G11C-11/404 <main>G11C-7/00</main> G11C-11/409 
</IPC-CLASSIFICATIONS>
<TITLE>
dynamic semiconductor memory.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
clemen rainer<sep>gschwendtner jorg<sep>haug werner<sep>clemen, rainer<sep>gschwendtner, jorg<sep>haug, werner<sep>clemen, rainermaurener weg 133d-7030 böblingende<sep>gschwendtner, jörgseitenstrasse 38d-7300 esslingende<sep>haug, wernerpontoiser strasse 43d-7030 böblingende<sep>clemen, rainer<sep>gschwendtner, jorg <sep>haug, werner  <sep>clemen, rainermaurener weg 133d-7030 böblingende<sep>gschwendtner, jörgseitenstrasse 38d-7300 esslingende<sep>haug, wernerpontoiser strasse 43d-7030 böblingende<sep>
</INVENTOR>
<ABSTRACT>
The already in a bit line pair (BL0, BL1) against the and known sensing lock circuit (6) and the two bit-headers (11) in each bit line, a white-tere sensing lock circuit (14) is switched on or present, which also with the common dataand output (D) is coupled via a write driver (15) on one side and a reading driver (16) on the other side.Both locking circuits (6, 14) are identical and are controlled both in the read phase and in the writing phase with equal control in pulses.the data path via the write driver (15) and the reading driver (16) to the or from the additional locking circuit (14) is designed as a unidirectional double line and selectively connectively connectable via the bit switches (11) with the bidirectional double line with the corresponding bit line pair.
</ABSTRACT>
</TEXT>
</DOC>
