{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 10:31:49 2018 " "Info: Processing started: Thu Oct 25 10:31:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off registrador -c registrador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registrador -c registrador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iKEY\[0\] register register flipflopD:bit0\|QB flipflopD:bit0\|QB 450.05 MHz Internal " "Info: Clock \"iKEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"flipflopD:bit0\|QB\" and destination register \"flipflopD:bit0\|QB\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopD:bit0\|QB 1 REG LCFF_X71_Y4_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X71_Y4_N17; Fanout = 8; REG Node = 'flipflopD:bit0\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopD:bit0|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns flipflopD:bit0\|QB~0 2 COMB LCCOMB_X71_Y4_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X71_Y4_N16; Fanout = 1; COMB Node = 'flipflopD:bit0\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { flipflopD:bit0|QB flipflopD:bit0|QB~0 } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns flipflopD:bit0\|QB 3 REG LCFF_X71_Y4_N17 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X71_Y4_N17; Fanout = 8; REG Node = 'flipflopD:bit0\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopD:bit0|QB~0 flipflopD:bit0|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { flipflopD:bit0|QB flipflopD:bit0|QB~0 flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { flipflopD:bit0|QB {} flipflopD:bit0|QB~0 {} flipflopD:bit0|QB {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.554 ns + Shortest register " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.537 ns) 3.554 ns flipflopD:bit0\|QB 2 REG LCFF_X71_Y4_N17 8 " "Info: 2: + IC(2.175 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X71_Y4_N17; Fanout = 8; REG Node = 'flipflopD:bit0\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { iKEY[0] flipflopD:bit0|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 38.80 % ) " "Info: Total cell delay = 1.379 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 61.20 % ) " "Info: Total interconnect delay = 2.175 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit0|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.554 ns - Longest register " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.537 ns) 3.554 ns flipflopD:bit0\|QB 2 REG LCFF_X71_Y4_N17 8 " "Info: 2: + IC(2.175 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X71_Y4_N17; Fanout = 8; REG Node = 'flipflopD:bit0\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { iKEY[0] flipflopD:bit0|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 38.80 % ) " "Info: Total cell delay = 1.379 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 61.20 % ) " "Info: Total interconnect delay = 2.175 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit0|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit0|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { flipflopD:bit0|QB flipflopD:bit0|QB~0 flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { flipflopD:bit0|QB {} flipflopD:bit0|QB~0 {} flipflopD:bit0|QB {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit0|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopD:bit0|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { flipflopD:bit0|QB {} } {  } {  } "" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flipflopD:bit3\|QB iSW\[3\] iKEY\[0\] 3.299 ns register " "Info: tsu for register \"flipflopD:bit3\|QB\" (data pin = \"iSW\[3\]\", clock pin = \"iKEY\[0\]\") is 3.299 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.889 ns + Longest pin register " "Info: + Longest pin to register delay is 6.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns iSW\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.533 ns) + CELL(0.420 ns) 6.805 ns flipflopD:bit3\|QB~0 2 COMB LCCOMB_X71_Y4_N2 1 " "Info: 2: + IC(5.533 ns) + CELL(0.420 ns) = 6.805 ns; Loc. = LCCOMB_X71_Y4_N2; Fanout = 1; COMB Node = 'flipflopD:bit3\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { iSW[3] flipflopD:bit3|QB~0 } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.889 ns flipflopD:bit3\|QB 3 REG LCFF_X71_Y4_N3 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.889 ns; Loc. = LCFF_X71_Y4_N3; Fanout = 8; REG Node = 'flipflopD:bit3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopD:bit3|QB~0 flipflopD:bit3|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 19.68 % ) " "Info: Total cell delay = 1.356 ns ( 19.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.533 ns ( 80.32 % ) " "Info: Total interconnect delay = 5.533 ns ( 80.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.889 ns" { iSW[3] flipflopD:bit3|QB~0 flipflopD:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.889 ns" { iSW[3] {} iSW[3]~combout {} flipflopD:bit3|QB~0 {} flipflopD:bit3|QB {} } { 0.000ns 0.000ns 5.533ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.554 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.537 ns) 3.554 ns flipflopD:bit3\|QB 2 REG LCFF_X71_Y4_N3 8 " "Info: 2: + IC(2.175 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X71_Y4_N3; Fanout = 8; REG Node = 'flipflopD:bit3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { iKEY[0] flipflopD:bit3|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 38.80 % ) " "Info: Total cell delay = 1.379 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 61.20 % ) " "Info: Total interconnect delay = 2.175 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit3|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.889 ns" { iSW[3] flipflopD:bit3|QB~0 flipflopD:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.889 ns" { iSW[3] {} iSW[3]~combout {} flipflopD:bit3|QB~0 {} flipflopD:bit3|QB {} } { 0.000ns 0.000ns 5.533ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit3|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX0_D\[3\] flipflopD:bit2\|QB 11.455 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX0_D\[3\]\" through register \"flipflopD:bit2\|QB\" is 11.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.554 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.537 ns) 3.554 ns flipflopD:bit2\|QB 2 REG LCFF_X71_Y4_N13 8 " "Info: 2: + IC(2.175 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X71_Y4_N13; Fanout = 8; REG Node = 'flipflopD:bit2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { iKEY[0] flipflopD:bit2|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 38.80 % ) " "Info: Total cell delay = 1.379 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 61.20 % ) " "Info: Total interconnect delay = 2.175 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit2|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit2|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.651 ns + Longest register pin " "Info: + Longest register to pin delay is 7.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopD:bit2\|QB 1 REG LCFF_X71_Y4_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X71_Y4_N13; Fanout = 8; REG Node = 'flipflopD:bit2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopD:bit2|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.438 ns) 0.803 ns BinToHex8:display\|BinToHex4:display1\|oHEX0_D\[3\]~3 2 COMB LCCOMB_X71_Y4_N6 1 " "Info: 2: + IC(0.365 ns) + CELL(0.438 ns) = 0.803 ns; Loc. = LCCOMB_X71_Y4_N6; Fanout = 1; COMB Node = 'BinToHex8:display\|BinToHex4:display1\|oHEX0_D\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { flipflopD:bit2|QB BinToHex8:display|BinToHex4:display1|oHEX0_D[3]~3 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(2.768 ns) 7.651 ns oHEX0_D\[3\] 3 PIN PIN_AD10 0 " "Info: 3: + IC(4.080 ns) + CELL(2.768 ns) = 7.651 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'oHEX0_D\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.848 ns" { BinToHex8:display|BinToHex4:display1|oHEX0_D[3]~3 oHEX0_D[3] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 41.90 % ) " "Info: Total cell delay = 3.206 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 58.10 % ) " "Info: Total interconnect delay = 4.445 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { flipflopD:bit2|QB BinToHex8:display|BinToHex4:display1|oHEX0_D[3]~3 oHEX0_D[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.651 ns" { flipflopD:bit2|QB {} BinToHex8:display|BinToHex4:display1|oHEX0_D[3]~3 {} oHEX0_D[3] {} } { 0.000ns 0.365ns 4.080ns } { 0.000ns 0.438ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit2|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit2|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.651 ns" { flipflopD:bit2|QB BinToHex8:display|BinToHex4:display1|oHEX0_D[3]~3 oHEX0_D[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.651 ns" { flipflopD:bit2|QB {} BinToHex8:display|BinToHex4:display1|oHEX0_D[3]~3 {} oHEX0_D[3] {} } { 0.000ns 0.365ns 4.080ns } { 0.000ns 0.438ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flipflopD:bit5\|QB iSW\[5\] iKEY\[0\] -2.644 ns register " "Info: th for register \"flipflopD:bit5\|QB\" (data pin = \"iSW\[5\]\", clock pin = \"iKEY\[0\]\") is -2.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.554 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 3.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 8; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.537 ns) 3.554 ns flipflopD:bit5\|QB 2 REG LCFF_X71_Y4_N29 8 " "Info: 2: + IC(2.175 ns) + CELL(0.537 ns) = 3.554 ns; Loc. = LCFF_X71_Y4_N29; Fanout = 8; REG Node = 'flipflopD:bit5\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { iKEY[0] flipflopD:bit5|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 38.80 % ) " "Info: Total cell delay = 1.379 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 61.20 % ) " "Info: Total interconnect delay = 2.175 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit5|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit5|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.464 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[5\] 1 PIN PIN_AC24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 1; PIN Node = 'iSW\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[5] } "NODE_NAME" } } { "registrador.vhd" "" { Text "C:/altera/luizagianshiro/registrador/registrador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.408 ns) + CELL(0.150 ns) 6.380 ns flipflopD:bit5\|QB~0 2 COMB LCCOMB_X71_Y4_N28 1 " "Info: 2: + IC(5.408 ns) + CELL(0.150 ns) = 6.380 ns; Loc. = LCCOMB_X71_Y4_N28; Fanout = 1; COMB Node = 'flipflopD:bit5\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { iSW[5] flipflopD:bit5|QB~0 } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.464 ns flipflopD:bit5\|QB 3 REG LCFF_X71_Y4_N29 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.464 ns; Loc. = LCFF_X71_Y4_N29; Fanout = 8; REG Node = 'flipflopD:bit5\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopD:bit5|QB~0 flipflopD:bit5|QB } "NODE_NAME" } } { "../Flip-Flop/FlipflopD/flipflopD.vhd" "" { Text "C:/altera/luizagianshiro/Flip-Flop/FlipflopD/flipflopD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.056 ns ( 16.34 % ) " "Info: Total cell delay = 1.056 ns ( 16.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.408 ns ( 83.66 % ) " "Info: Total interconnect delay = 5.408 ns ( 83.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { iSW[5] flipflopD:bit5|QB~0 flipflopD:bit5|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { iSW[5] {} iSW[5]~combout {} flipflopD:bit5|QB~0 {} flipflopD:bit5|QB {} } { 0.000ns 0.000ns 5.408ns 0.000ns } { 0.000ns 0.822ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.554 ns" { iKEY[0] flipflopD:bit5|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.554 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopD:bit5|QB {} } { 0.000ns 0.000ns 2.175ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { iSW[5] flipflopD:bit5|QB~0 flipflopD:bit5|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { iSW[5] {} iSW[5]~combout {} flipflopD:bit5|QB~0 {} flipflopD:bit5|QB {} } { 0.000ns 0.000ns 5.408ns 0.000ns } { 0.000ns 0.822ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 10:31:49 2018 " "Info: Processing ended: Thu Oct 25 10:31:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
