// Seed: 2847887432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_4), .id_1(1), .id_2(1), .id_3(1'b0), .id_4(1), .id_5(1)
  );
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_2), .id_2(1'b0 - 1), .id_3(1), .id_4(id_5)
  );
  assign id_5 = 1;
  wire id_9, id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    output wor id_6,
    output wor id_7,
    input wor id_8,
    input wor id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12,
    input wor id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
