<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/modparam.v.html" target="file-frame">third_party/tests/ivtest/ivltests/modparam.v</a>
defines: 
time_elapsed: 0.070s
ram usage: 10868 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/modparam.v.html" target="file-frame">third_party/tests/ivtest/ivltests/modparam.v</a>
module reg32 (
	clk,
	we,
	din,
	dout
);
	parameter WIDTH = 32;
	input we;
	input clk;
	input [WIDTH - 1:0] din;
	output [WIDTH - 1:0] dout;
	reg [WIDTH - 1:0] store;
	always @(posedge clk)
		if (we)
			store &lt;= din;
	assign dout = store;
endmodule
module memory (
	clk,
	we,
	addr,
	din,
	dout
);
	parameter WIDTH = 8;
	input clk;
	input we;
	input [1:0] addr;
	input [WIDTH - 1:0] din;
	output [WIDTH - 1:0] dout;
	wire [WIDTH - 1:0] dout0;
	wire [WIDTH - 1:0] dout1;
	wire [WIDTH - 1:0] dout2;
	wire [WIDTH - 1:0] dout3;
	reg we0;
	reg we1;
	reg we2;
	reg we3;
	reg32 #(WIDTH) reg0(
		.clk(clk),
		.we(we0),
		.din(din[WIDTH - 1:0]),
		.dout(dout0[WIDTH - 1:0])
	);
	reg32 #(WIDTH) reg1(
		.clk(clk),
		.we(we1),
		.din(din[WIDTH - 1:0]),
		.dout(dout1[WIDTH - 1:0])
	);
	reg32 #(WIDTH) reg2(
		.clk(clk),
		.we(we2),
		.din(din[WIDTH - 1:0]),
		.dout(dout2[WIDTH - 1:0])
	);
	reg32 #(WIDTH) reg3(
		.clk(clk),
		.we(we3),
		.din(din[WIDTH - 1:0]),
		.dout(dout3[WIDTH - 1:0])
	);
	always @(addr or we)
		case (addr)
			2&#39;b00: begin
				we0 = we;
				we1 = 0;
				we2 = 0;
				we3 = 0;
			end
			2&#39;b01: begin
				we0 = 0;
				we1 = we;
				we2 = 0;
				we3 = 0;
			end
			2&#39;b10: begin
				we0 = 0;
				we1 = 0;
				we2 = we;
				we3 = 0;
			end
			2&#39;b11: begin
				we0 = 0;
				we1 = 0;
				we2 = 0;
				we3 = we;
			end
		endcase
	always @(addr or dout0 or dout1 or dout2 or dout3)
		case (addr)
			2&#39;b00: dout = dout0;
			2&#39;b01: dout = dout1;
			2&#39;b10: dout = dout2;
			2&#39;b11: dout = dout3;
		endcase
endmodule
module top;
	parameter WIDTH = 8;
	reg clk;
	reg we;
	reg [1:0] addr;
	reg [WIDTH - 1:0] din;
	reg error;
	wire [WIDTH - 1:0] dout;
	memory mem(
		clk,
		we,
		addr,
		din,
		dout
	);
	initial begin
		clk = 0;
		error = 0;
		#(3)
			;
		we = 1;
		addr = 0;
		din = 32&#39;b00000000000000000000000000000000;
		#(10)
			;
		addr = 1;
		din = 32&#39;h00000001;
		#(10)
			;
		addr = 2;
		din = 32&#39;h00000002;
		#(10)
			;
		addr = 3;
		din = 32&#39;h00000003;
		#(10)
			;
		we = 0;
		addr = 0;
		#(1)
			;
		if (dout[7:0] !== 8&#39;h00) begin
			$display(&#34;FAILED - Ram[0] not 0, is %h&#34;, dout[7:0]);
			error = 1;
		end
		if (error == 0)
			$display(&#34;PASSED&#34;);
		$finish;
	end
	always #(5) clk = ~clk;
endmodule

</pre>
</body>