Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 29 12:03:07 2021
| Host         : DESKTOP-NJBJAPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m3_for_arty_a7_wrapper_timing_summary_routed.rpt -pb m3_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m3_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m3_for_arty_a7_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: m3_for_arty_a7_i/Exin_HeartFre2_0/inst/Exin_HeartFre2_v1_0_S0_AXI_inst/U0/interrupt_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/printclk_reg/Q (HIGH)

 There are 210 register/latch pins with no clock driven by root clock pin: m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/rx1__0/dout_vld_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: m3_for_arty_a7_i/Exin_clk_wizard_0/inst/q_reg/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: m3_for_arty_a7_i/Exin_clk_wizard_1/inst/q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1482 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.710      -18.487                     41                34217        0.053        0.000                      0                33912        3.000        0.000                       0                 14871  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
SWCLK                                  {0.000 25.000}       50.000          20.000          
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 5.000}        10.000          100.000         
  clk_out3_m3_for_arty_a7_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out4_m3_for_arty_a7_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clk_out5_m3_for_arty_a7_clk_wiz_0_0  {0.000 91.429}       182.857         5.469           
  clkfbout_m3_for_arty_a7_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  cpu_clk                              {0.000 10.000}       20.000          50.000          
  qspi_clk                             {0.000 10.000}       20.000          50.000          
    base_qspi_clk                      {0.000 10.000}       20.000          50.000          
    dap_qspi_clk                       {0.000 10.000}       20.000          50.000          
    dap_spi_clk                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLK                                        0.412        0.000                      0                  676        0.064        0.000                      0                  676       24.500        0.000                       0                   390  
slow_out_clk                                88.309        0.000                      0                    2        3.859        0.000                      0                    2                                                                          
sys_clock                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out3_m3_for_arty_a7_clk_wiz_0_0        4.948        0.000                      0                  122        0.099        0.000                      0                  122        4.500        0.000                       0                    88  
  clk_out4_m3_for_arty_a7_clk_wiz_0_0        8.053        0.000                      0                 3042        0.053        0.000                      0                 3042        9.020        0.000                       0                  2990  
  clk_out5_m3_for_arty_a7_clk_wiz_0_0      177.918        0.000                      0                   58        0.122        0.000                      0                   58       30.503        0.000                       0                    61  
  clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk                                    0.400        0.000                      0                21898        0.058        0.000                      0                21898        9.020        0.000                       0                 10182  
  qspi_clk                                  10.912        0.000                      0                 2317        0.055        0.000                      0                 2317        9.500        0.000                       0                  1156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk                              SWCLK                                      8.677        0.000                      0                  176                                                                        
cpu_clk                              slow_out_clk                              11.643        0.000                      0                   18        1.771        0.000                      0                   18  
cpu_clk                              clk_out3_m3_for_arty_a7_clk_wiz_0_0        5.942        0.000                      0                   77        0.069        0.000                      0                   77  
cpu_clk                              clk_out4_m3_for_arty_a7_clk_wiz_0_0        8.947        0.000                      0                  234        0.071        0.000                      0                  234  
SWCLK                                cpu_clk                                    6.103        0.000                      0                  245                                                                        
slow_out_clk                         cpu_clk                                    6.887        0.000                      0                  237        3.664        0.000                      0                  237  
clk_out3_m3_for_arty_a7_clk_wiz_0_0  cpu_clk                                    5.688        0.000                      0                   10        0.146        0.000                      0                   10  
clk_out4_m3_for_arty_a7_clk_wiz_0_0  cpu_clk                                   12.380        0.000                      0                   73        0.089        0.000                      0                   73  
qspi_clk                             cpu_clk                                   11.806        0.000                      0                  131                                                                        
cpu_clk                              qspi_clk                                  11.933        0.000                      0                  135                                                                        
base_qspi_clk                        qspi_clk                                   6.394        0.000                      0                    4        2.364        0.000                      0                    4  
dap_qspi_clk                         qspi_clk                                  -1.710      -10.490                      8                    8        5.244        0.000                      0                    8  
dap_spi_clk                          qspi_clk                                   5.891        0.000                      0                    1        2.794        0.000                      0                    1  
qspi_clk                             base_qspi_clk                              2.387        0.000                      0                    5        0.292        0.000                      0                    5  
qspi_clk                             dap_qspi_clk                               4.903        0.000                      0                    5        0.242        0.000                      0                    5  
qspi_clk                             dap_spi_clk                                7.099        0.000                      0                    2        0.362        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                    SWCLK                                SWCLK                                     22.082        0.000                      0                  355        0.794        0.000                      0                  355  
**async_default**                    cpu_clk                              clk_out3_m3_for_arty_a7_clk_wiz_0_0        5.656        0.000                      0                   77        0.247        0.000                      0                   77  
**async_default**                    cpu_clk                              clk_out4_m3_for_arty_a7_clk_wiz_0_0        6.023        0.000                      0                 2858        0.160        0.000                      0                 2858  
**async_default**                    cpu_clk                              clk_out5_m3_for_arty_a7_clk_wiz_0_0       -0.333       -7.998                     33                   33        0.109        0.000                      0                   33  
**async_default**                    cpu_clk                              cpu_clk                                    8.960        0.000                      0                 2303        0.501        0.000                      0                 2303  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 1.728ns (13.814%)  route 10.781ns (86.186%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 55.161 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.427    51.907    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.124    52.031 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=3, routed)           0.848    52.878    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I0_O)        0.124    53.002 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           1.507    54.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X82Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.598    55.161    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X82Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]/C
                         clock pessimism              0.000    55.161    
                         clock uncertainty           -0.035    55.126    
    SLICE_X82Y147        FDCE (Setup_fdce_C_CE)      -0.205    54.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.921    
                         arrival time                         -54.509    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 1.728ns (13.814%)  route 10.781ns (86.186%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 55.161 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.427    51.907    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.124    52.031 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=3, routed)           0.848    52.878    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I0_O)        0.124    53.002 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           1.507    54.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X82Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.598    55.161    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X82Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]/C
                         clock pessimism              0.000    55.161    
                         clock uncertainty           -0.035    55.126    
    SLICE_X82Y147        FDCE (Setup_fdce_C_CE)      -0.205    54.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.921    
                         arrival time                         -54.509    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 1.728ns (13.814%)  route 10.781ns (86.186%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 55.161 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.427    51.907    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.124    52.031 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=3, routed)           0.848    52.878    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I0_O)        0.124    53.002 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           1.507    54.509    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X82Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.598    55.161    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X82Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                         clock pessimism              0.000    55.161    
                         clock uncertainty           -0.035    55.126    
    SLICE_X82Y147        FDCE (Setup_fdce_C_CE)      -0.205    54.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.921    
                         arrival time                         -54.509    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.499ns  (logic 1.728ns (13.825%)  route 10.771ns (86.175%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 55.160 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.427    51.907    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.124    52.031 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=3, routed)           0.848    52.878    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I0_O)        0.124    53.002 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           1.496    54.499    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X82Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.597    55.160    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X82Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]/C
                         clock pessimism              0.000    55.160    
                         clock uncertainty           -0.035    55.125    
    SLICE_X82Y145        FDCE (Setup_fdce_C_CE)      -0.205    54.920    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.920    
                         arrival time                         -54.499    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.499ns  (logic 1.728ns (13.825%)  route 10.771ns (86.175%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 55.160 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.427    51.907    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.124    52.031 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=3, routed)           0.848    52.878    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I0_O)        0.124    53.002 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           1.496    54.499    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X82Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.597    55.160    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X82Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]/C
                         clock pessimism              0.000    55.160    
                         clock uncertainty           -0.035    55.125    
    SLICE_X82Y145        FDCE (Setup_fdce_C_CE)      -0.205    54.920    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.920    
                         arrival time                         -54.499    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.497ns  (logic 1.728ns (13.828%)  route 10.769ns (86.172%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 55.161 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          8.427    51.907    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X82Y145        LUT3 (Prop_lut3_I1_O)        0.124    52.031 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3/O
                         net (fo=3, routed)           0.848    52.878    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_3_n_0
    SLICE_X82Y149        LUT6 (Prop_lut6_I0_O)        0.124    53.002 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[5]_i_1/O
                         net (fo=6, routed)           1.494    54.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn
    SLICE_X82Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.598    55.161    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X82Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]/C
                         clock pessimism              0.000    55.161    
                         clock uncertainty           -0.035    55.126    
    SLICE_X82Y149        FDCE (Setup_fdce_C_CE)      -0.205    54.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]
  -------------------------------------------------------------------
                         required time                         54.921    
                         arrival time                         -54.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.445ns  (logic 1.852ns (14.881%)  route 10.593ns (85.119%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 55.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          7.233    50.713    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X84Y148        LUT3 (Prop_lut3_I1_O)        0.124    50.837 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.315    52.152    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I3_O)        0.124    52.276 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732    53.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124    53.133 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313    54.445    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.722    55.285    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism              0.000    55.285    
                         clock uncertainty           -0.035    55.250    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    55.045    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -54.445    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.445ns  (logic 1.852ns (14.881%)  route 10.593ns (85.119%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 55.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          7.233    50.713    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X84Y148        LUT3 (Prop_lut3_I1_O)        0.124    50.837 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.315    52.152    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I3_O)        0.124    52.276 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732    53.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124    53.133 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313    54.445    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.722    55.285    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/C
                         clock pessimism              0.000    55.285    
                         clock uncertainty           -0.035    55.250    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    55.045    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -54.445    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.445ns  (logic 1.852ns (14.881%)  route 10.593ns (85.119%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 55.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          7.233    50.713    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X84Y148        LUT3 (Prop_lut3_I1_O)        0.124    50.837 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.315    52.152    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I3_O)        0.124    52.276 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732    53.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124    53.133 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313    54.445    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.722    55.285    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.000    55.285    
                         clock uncertainty           -0.035    55.250    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    55.045    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -54.445    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.445ns  (logic 1.852ns (14.881%)  route 10.593ns (85.119%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            42.000ns
  Clock Path Skew:        5.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 55.285 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 42.000    42.000    
    P18                                               0.000    42.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    42.000    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         1.480    43.480 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=68, routed)          7.233    50.713    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWDITMS
    SLICE_X84Y148        LUT3 (Prop_lut3_I1_O)        0.124    50.837 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.315    52.152    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I3_O)        0.124    52.276 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732    53.009    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124    53.133 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313    54.445    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.722    55.285    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/C
                         clock pessimism              0.000    55.285    
                         clock uncertainty           -0.035    55.250    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    55.045    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -54.445    
  -------------------------------------------------------------------
                         slack                                  0.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.254%)  route 0.164ns (53.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.668     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y150        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[25]/Q
                         net (fo=3, routed)           0.164     2.229    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[25]
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.867     2.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]/C
                         clock pessimism             -0.351     2.117    
    SLICE_X77Y149        FDCE (Hold_fdce_C_D)         0.047     2.164    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.889%)  route 0.196ns (58.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.668     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y150        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[27]/Q
                         net (fo=3, routed)           0.196     2.260    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[27]
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.867     2.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/C
                         clock pessimism             -0.351     2.117    
    SLICE_X77Y149        FDCE (Hold_fdce_C_D)         0.072     2.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.413%)  route 0.233ns (55.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.668     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDCE (Prop_fdce_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/Q
                         net (fo=3, routed)           0.233     2.298    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[9]
    SLICE_X74Y148        LUT5 (Prop_lut5_I3_O)        0.045     2.343 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.343    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[8]
    SLICE_X74Y148        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.867     2.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X74Y148        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]/C
                         clock pessimism             -0.351     2.117    
    SLICE_X74Y148        FDCE (Hold_fdce_C_D)         0.121     2.238    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.466%)  route 0.216ns (60.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.668     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y150        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[24]/Q
                         net (fo=3, routed)           0.216     2.281    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[24]
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.867     2.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                         clock pessimism             -0.351     2.117    
    SLICE_X77Y149        FDCE (Hold_fdce_C_D)         0.057     2.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.405%)  route 0.208ns (59.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.668     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y150        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     2.065 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/Q
                         net (fo=4, routed)           0.208     2.273    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg_n_0_[26]
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.867     2.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X77Y149        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                         clock pessimism             -0.351     2.117    
    SLICE_X77Y149        FDCE (Hold_fdce_C_D)         0.047     2.164    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.594     1.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X85Y130        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.141     1.990 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[7]/Q
                         net (fo=2, routed)           0.068     2.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[7]
    SLICE_X84Y130        LUT2 (Prop_lut2_I1_O)        0.045     2.104 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[8]_i_1/O
                         net (fo=1, routed)           0.000     2.104    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[8]_i_1_n_0
    SLICE_X84Y130        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.863     2.465    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X84Y130        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]/C
                         clock pessimism             -0.603     1.862    
    SLICE_X84Y130        FDCE (Hold_fdce_C_D)         0.120     1.982    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.594     1.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X75Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDCE (Prop_fdce_C_Q)         0.141     1.990 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.068     2.059    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/CDBGPWRUPACK
    SLICE_X75Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.867     2.468    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X75Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.619     1.849    
    SLICE_X75Y147        FDCE (Hold_fdce_C_D)         0.075     1.924    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.565     1.820    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X71Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y147        FDCE (Prop_fdce_C_Q)         0.141     1.961 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/Q
                         net (fo=2, routed)           0.068     2.030    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/CSYSPWRUPACK
    SLICE_X71Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.837     2.438    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/SWCLKTCK
    SLICE_X71Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg/C
                         clock pessimism             -0.618     1.820    
    SLICE_X71Y147        FDCE (Hold_fdce_C_D)         0.075     1.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdmux_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.416%)  route 0.355ns (60.584%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.594     1.849    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y147        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdmux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y147        FDPE (Prop_fdpe_C_Q)         0.141     1.990 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdmux_reg[0]/Q
                         net (fo=33, routed)          0.157     2.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Rdmux[0]
    SLICE_X75Y148        LUT5 (Prop_lut5_I1_O)        0.045     2.193 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[9]_i_2/O
                         net (fo=1, routed)           0.198     2.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[9]_i_2_n_0
    SLICE_X75Y150        LUT5 (Prop_lut5_I0_O)        0.045     2.436 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[9]_i_1/O
                         net (fo=1, routed)           0.000     2.436    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrD[9]
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y150        FDCE (Hold_fdce_C_D)         0.092     2.286    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.595     1.850    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X85Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDCE (Prop_fdce_C_Q)         0.141     1.991 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[1]/Q
                         net (fo=2, routed)           0.103     2.095    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[1]
    SLICE_X84Y131        LUT2 (Prop_lut2_I1_O)        0.045     2.140 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[2]_i_1/O
                         net (fo=1, routed)           0.000     2.140    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[2]_i_1_n_0
    SLICE_X84Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.864     2.466    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X84Y131        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]/C
                         clock pessimism             -0.603     1.863    
    SLICE_X84Y131        FDCE (Hold_fdce_C_D)         0.121     1.984    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DAPLink_tri_o[15] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  DAPLink_tri_o_IBUF_BUFG[15]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X73Y133  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X73Y133  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X80Y146  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X76Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X75Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X71Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X76Y146  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X79Y156  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X78Y156  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X78Y156  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X78Y156  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X78Y156  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X79Y154  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X79Y155  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X79Y155  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X79Y155  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X79Y155  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X76Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X75Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X71Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y148  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y149  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X72Y147  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       88.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.859ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.309ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 5.129ns (48.082%)  route 5.538ns (51.918%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.980     4.962    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.124     5.086 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           2.558     7.644    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.166 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.166    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                 88.309    

Slack (MET) :             89.751ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 5.161ns (55.952%)  route 4.063ns (44.048%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           1.695     3.677    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     3.801 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           2.368     6.169    DAPLink_tri_o_IBUF__0[11]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.724 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.724    DAPLink_tri_o[11]
    U17                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                 89.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.859ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.551ns (53.771%)  route 1.333ns (46.229%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           0.695     1.445    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.490 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           0.638     2.128    DAPLink_tri_o_IBUF__0[11]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.384 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.384    DAPLink_tri_o[11]
    U17                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             4.443ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.518ns (43.781%)  route 1.950ns (56.219%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           1.263     2.013    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           0.687     2.745    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.968 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.968    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  4.443    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clk_out3_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.828ns (17.419%)  route 3.925ns (82.581%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.036     2.827    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.951 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.896     3.847    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/C
                         clock pessimism              0.559     9.135    
                         clock uncertainty           -0.135     9.000    
    SLICE_X72Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.795    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.828ns (17.419%)  route 3.925ns (82.581%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.036     2.827    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.951 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.896     3.847    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]/C
                         clock pessimism              0.559     9.135    
                         clock uncertainty           -0.135     9.000    
    SLICE_X72Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.795    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.828ns (17.419%)  route 3.925ns (82.581%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.036     2.827    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.951 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.896     3.847    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/C
                         clock pessimism              0.559     9.135    
                         clock uncertainty           -0.135     9.000    
    SLICE_X72Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.795    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.828ns (17.900%)  route 3.798ns (82.100%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.011     2.801    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.925 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     3.719    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]/C
                         clock pessimism              0.576     9.068    
                         clock uncertainty           -0.135     8.933    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.728    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.828ns (17.900%)  route 3.798ns (82.100%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.011     2.801    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.925 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     3.719    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/C
                         clock pessimism              0.576     9.068    
                         clock uncertainty           -0.135     8.933    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.728    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.828ns (17.900%)  route 3.798ns (82.100%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.011     2.801    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.925 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     3.719    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]/C
                         clock pessimism              0.576     9.068    
                         clock uncertainty           -0.135     8.933    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.728    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.828ns (17.900%)  route 3.798ns (82.100%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.011     2.801    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.925 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     3.719    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/C
                         clock pessimism              0.576     9.068    
                         clock uncertainty           -0.135     8.933    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.728    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.828ns (18.115%)  route 3.743ns (81.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.036     2.827    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.951 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.714     3.664    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]/C
                         clock pessimism              0.559     9.135    
                         clock uncertainty           -0.135     9.000    
    SLICE_X73Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.795    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.828ns (18.115%)  route 3.743ns (81.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633    -0.907    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.560     1.109    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.233 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3/O
                         net (fo=1, routed)           0.433     1.667    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_3_n_0
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.791 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2/O
                         net (fo=13, routed)          1.036     2.827    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_2_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.951 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.714     3.664    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/C
                         clock pessimism              0.559     9.135    
                         clock uncertainty           -0.135     9.000    
    SLICE_X73Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.795    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.890ns (20.579%)  route 3.435ns (79.421%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.724    -0.816    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X80Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.298 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]/Q
                         net (fo=3, routed)           0.881     0.583    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg_n_0_[4]
    SLICE_X80Y95         LUT4 (Prop_lut4_I2_O)        0.124     0.707 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal_i_5/O
                         net (fo=1, routed)           0.282     0.989    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal_i_5_n_0
    SLICE_X80Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.113 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal_i_3/O
                         net (fo=12, routed)          1.280     2.393    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal_i_3_n_0
    SLICE_X71Y96         LUT3 (Prop_lut3_I0_O)        0.124     2.517 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal_i_1/O
                         net (fo=10, routed)          0.992     3.509    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/mssignal3_out
    SLICE_X68Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.513     8.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]/C
                         clock pessimism              0.559     9.052    
                         clock uncertainty           -0.135     8.917    
    SLICE_X68Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.712    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.066 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.066    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1_n_7
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.165    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.053 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1_n_5
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[10]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.165    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.030 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.030    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1_n_6
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[9]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.165    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.028 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.028    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1_n_4
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y100        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[11]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y100        FDCE (Hold_fdce_C_D)         0.134    -0.165    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.079 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1_n_0
    SLICE_X74Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.026 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.026    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]_i_1_n_7
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y101        FDCE (Hold_fdce_C_D)         0.134    -0.165    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.119    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.079 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.079    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[8]_i_1_n_0
    SLICE_X74Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.013 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.013    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]_i_1_n_5
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X74Y101        FDCE (Hold_fdce_C_D)         0.134    -0.165    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.602    -0.562    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X81Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[2]/Q
                         net (fo=5, routed)           0.101    -0.321    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg_n_0_[2]
    SLICE_X80Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.276 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg[4]_i_1_n_0
    SLICE_X80Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.874    -0.799    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X80Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X80Y95         FDCE (Hold_fdce_C_D)         0.120    -0.429    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.379    -1.310    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X50Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.852 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.796    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3[0]
    SLICE_X50Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.421    -1.824    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X50Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.060    -0.956    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.568    -0.596    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]/Q
                         net (fo=7, routed)           0.087    -0.368    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]
    SLICE_X69Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/p_0_in__0__0[4]
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.840    -0.833    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X69Y96         FDCE (Hold_fdce_C_D)         0.092    -0.491    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.794%)  route 0.088ns (32.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.568    -0.596    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]/Q
                         net (fo=7, routed)           0.088    -0.367    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[2]
    SLICE_X69Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.322 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/p_0_in__0__0[3]
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.840    -0.833    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[3]/C
                         clock pessimism              0.250    -0.583    
    SLICE_X69Y96         FDCE (Hold_fdce_C_D)         0.091    -0.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y26     m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg3_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y100    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y99     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y99     m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clk_out4_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.547ns  (logic 4.518ns (39.126%)  route 7.029ns (60.874%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.595    10.688    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.491    18.470    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[30]/C
                         clock pessimism              0.560    19.030    
                         clock uncertainty           -0.180    18.850    
    SLICE_X69Y136        FDCE (Setup_fdce_C_D)       -0.109    18.741    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[30]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.552ns  (logic 4.518ns (39.109%)  route 7.034ns (60.891%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.600    10.693    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.491    18.470    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[31]/C
                         clock pessimism              0.560    19.030    
                         clock uncertainty           -0.180    18.850    
    SLICE_X69Y136        FDCE (Setup_fdce_C_D)       -0.101    18.749    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[31]
  -------------------------------------------------------------------
                         required time                         18.749    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.068ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 4.518ns (39.163%)  route 7.018ns (60.837%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.584    10.677    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.491    18.470    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[29]/C
                         clock pessimism              0.560    19.030    
                         clock uncertainty           -0.180    18.850    
    SLICE_X69Y136        FDCE (Setup_fdce_C_D)       -0.105    18.745    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[29]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  8.068    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 4.518ns (39.931%)  route 6.796ns (60.069%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.362    10.455    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.491    18.470    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X69Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[24]/C
                         clock pessimism              0.560    19.030    
                         clock uncertainty           -0.180    18.850    
    SLICE_X69Y136        FDCE (Setup_fdce_C_D)       -0.103    18.747    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.747    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.274ns  (logic 4.518ns (40.074%)  route 6.756ns (59.926%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.322    10.415    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X71Y133        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.489    18.468    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X71Y133        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[22]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.180    18.848    
    SLICE_X71Y133        FDCE (Setup_fdce_C_D)       -0.062    18.786    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[22]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.480ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.162ns  (logic 4.518ns (40.476%)  route 6.644ns (59.524%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.210    10.303    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.488    18.467    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[23]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.180    18.847    
    SLICE_X66Y132        FDCE (Setup_fdce_C_D)       -0.064    18.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[23]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  8.480    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 4.518ns (40.538%)  route 6.627ns (59.462%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.193    10.286    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.488    18.467    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[20]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.180    18.847    
    SLICE_X66Y132        FDCE (Setup_fdce_C_D)       -0.063    18.784    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 4.518ns (40.527%)  route 6.630ns (59.473%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.196    10.289    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.488    18.467    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[16]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.180    18.847    
    SLICE_X66Y132        FDCE (Setup_fdce_C_D)       -0.058    18.789    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[16]
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 4.518ns (40.538%)  route 6.627ns (59.462%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.193    10.286    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.488    18.467    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X66Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[17]/C
                         clock pessimism              0.560    19.027    
                         clock uncertainty           -0.180    18.847    
    SLICE_X66Y132        FDCE (Setup_fdce_C_D)       -0.059    18.788    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[17]
  -------------------------------------------------------------------
                         required time                         18.788    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.085ns  (logic 4.518ns (40.758%)  route 6.567ns (59.242%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.681    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X73Y126        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0_reg[2]/Q
                         net (fo=3, routed)           1.226     0.823    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/x0[2]
    SLICE_X74Y124        LUT1 (Prop_lut1_I0_O)        0.124     0.947 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3/O
                         net (fo=1, routed)           0.000     0.947    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout[3]_i_3_n_0
    SLICE_X74Y124        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2/CO[2]
                         net (fo=2, routed)           0.775     2.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[3]_i_2_n_1
    SLICE_X71Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     3.062 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.071    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[6]_i_2_n_0
    SLICE_X71Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.342 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[7]_i_2/CO[0]
                         net (fo=2, routed)           0.763     4.105    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[7]_0[0]
    SLICE_X73Y124        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     4.934 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2/CO[3]
                         net (fo=2, routed)           1.076     6.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[10]_i_2_n_0
    SLICE_X68Y125        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.590 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[14]_i_2/CO[3]
                         net (fo=2, routed)           1.281     7.871    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0_n_0
    SLICE_X74Y130        CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/yout_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.304     8.783    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/CO[0]
    SLICE_X73Y130        LUT2 (Prop_lut2_I1_O)        0.310     9.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1/O
                         net (fo=16, routed)          1.132    10.226    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout[31]_i_1_n_0
    SLICE_X71Y133        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.489    18.468    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/clk
    SLICE_X71Y133        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[21]/C
                         clock pessimism              0.560    19.028    
                         clock uncertainty           -0.180    18.848    
    SLICE_X71Y133        FDCE (Setup_fdce_C_D)       -0.047    18.801    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line0/yout_reg[21]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  8.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.360%)  route 0.170ns (40.640%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.557    -0.607    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/clk
    SLICE_X51Y111        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[24]/Q
                         net (fo=2, routed)           0.170    -0.296    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z3[24]
    SLICE_X52Y112        LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___84/O
                         net (fo=1, routed)           0.000    -0.251    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[24]_0[3]
    SLICE_X52Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.188 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    -0.188    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__4_n_4
    SLICE_X52Y112        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.823    -0.849    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/clk
    SLICE_X52Y112        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[24]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y112        FDCE (Hold_fdce_C_D)         0.105    -0.240    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[24]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.360%)  route 0.170ns (40.640%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.556    -0.608    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/clk
    SLICE_X51Y112        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[28]/Q
                         net (fo=2, routed)           0.170    -0.297    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z3[28]
    SLICE_X52Y113        LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___80/O
                         net (fo=1, routed)           0.000    -0.252    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[28]_0[3]
    SLICE_X52Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.189 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    -0.189    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__5_n_4
    SLICE_X52Y113        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.822    -0.850    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/clk
    SLICE_X52Y113        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[28]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.105    -0.241    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[28]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.793%)  route 0.189ns (43.207%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.556    -0.608    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/clk
    SLICE_X53Y111        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[26]/Q
                         net (fo=2, routed)           0.189    -0.278    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z5[26]
    SLICE_X48Y111        LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___129/O
                         net (fo=1, routed)           0.000    -0.233    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[26]_0[3]
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.170 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.170    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry__2_n_4
    SLICE_X48Y111        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.829    -0.844    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/clk
    SLICE_X48Y111        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[26]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X48Y111        FDCE (Hold_fdce_C_D)         0.105    -0.235    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[26]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.793%)  route 0.189ns (43.207%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.557    -0.607    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/clk
    SLICE_X53Y108        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[14]/Q
                         net (fo=2, routed)           0.189    -0.277    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z5[14]
    SLICE_X48Y108        LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___141/O
                         net (fo=1, routed)           0.000    -0.232    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[14]_0[3]
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.169 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.169    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry_n_4
    SLICE_X48Y108        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.830    -0.843    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/clk
    SLICE_X48Y108        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[14]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y108        FDCE (Hold_fdce_C_D)         0.105    -0.234    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.793%)  route 0.189ns (43.207%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.557    -0.607    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/clk
    SLICE_X53Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[18]/Q
                         net (fo=2, routed)           0.189    -0.277    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z5[18]
    SLICE_X48Y109        LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___137/O
                         net (fo=1, routed)           0.000    -0.232    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[18]_0[3]
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.169 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.169    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry__0_n_4
    SLICE_X48Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.830    -0.843    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/clk
    SLICE_X48Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[18]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y109        FDCE (Hold_fdce_C_D)         0.105    -0.234    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[18]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.793%)  route 0.189ns (43.207%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.555    -0.609    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/clk
    SLICE_X53Y112        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[30]/Q
                         net (fo=2, routed)           0.189    -0.279    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z5[30]
    SLICE_X48Y112        LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___125/O
                         net (fo=1, routed)           0.000    -0.234    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[30]_1[3]
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.171 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.171    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/p_0_out_inferred__1/i__carry__3_n_4
    SLICE_X48Y112        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.827    -0.846    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/clk
    SLICE_X48Y112        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[30]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.105    -0.237    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line5/zout_reg[30]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.265ns (60.922%)  route 0.170ns (39.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.558    -0.606    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/clk
    SLICE_X51Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.295    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[12]_0[11]
    SLICE_X52Y110        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.171 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.171    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__2_n_6
    SLICE_X52Y110        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.826    -0.847    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/clk
    SLICE_X52Y110        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[14]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X52Y110        FDCE (Hold_fdce_C_D)         0.105    -0.238    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.804%)  route 0.270ns (59.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.557    -0.607    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/clk
    SLICE_X52Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.466 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]/Q
                         net (fo=2, routed)           0.270    -0.196    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[31]_1[4]
    SLICE_X50Y105        LUT1 (Prop_lut1_I0_O)        0.045    -0.151 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[11]_0[0]
    SLICE_X50Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.829    -0.844    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/clk
    SLICE_X50Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[11]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.121    -0.219    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line4/zout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.252ns (57.441%)  route 0.187ns (42.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.558    -0.606    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/clk
    SLICE_X51Y108        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[11]/Q
                         net (fo=2, routed)           0.187    -0.278    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z3[11]
    SLICE_X52Y109        LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___96/O
                         net (fo=1, routed)           0.000    -0.233    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[12]_1[2]
    SLICE_X52Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.167 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.167    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__1_n_5
    SLICE_X52Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.826    -0.846    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/clk
    SLICE_X52Y109        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.105    -0.237    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.252ns (57.441%)  route 0.187ns (42.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.558    -0.606    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/clk
    SLICE_X51Y107        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line2/zout_reg[7]/Q
                         net (fo=2, routed)           0.187    -0.278    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z3[7]
    SLICE_X52Y108        LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/i___100/O
                         net (fo=1, routed)           0.000    -0.233    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[8]_2[2]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.167 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.167    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/p_0_out_inferred__1/i__carry__0_n_5
    SLICE_X52Y108        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.826    -0.846    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/clk
    SLICE_X52Y108        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[7]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y108        FDCE (Hold_fdce_C_D)         0.105    -0.237    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line3/zout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y27     m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line6/zout_reg[6]_srl4_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line6_zout_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line7/zout_reg[5]_srl5_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line7_zout_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[4]_srl6_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line8_zout_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line9/zout_reg[3]_srl7_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line9_zout_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line6/zout_reg[6]_srl4_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line6_zout_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line7/zout_reg[5]_srl5_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line7_zout_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[4]_srl6_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line8_zout_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line9/zout_reg[3]_srl7_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line9_zout_reg_c/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg4_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line6/zout_reg[6]_srl4_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line6_zout_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line7/zout_reg[5]_srl5_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line7_zout_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[4]_srl6_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line8_zout_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[4]_srl6_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line8_zout_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line9/zout_reg[3]_srl7_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line9_zout_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y107    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line9/zout_reg[3]_srl7_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line9_zout_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line6/zout_reg[6]_srl4_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line6_zout_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y106    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line7/zout_reg[5]_srl5_inst_Exin_noliner2_v1_0_S0_AXI_inst_U1_exp_line7_zout_reg_c/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X61Y132    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line5/xout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X61Y134    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line5/xout_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clk_out5_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      177.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.918ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.890ns (19.012%)  route 3.791ns (80.988%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 181.335 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.619    -0.921    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y145        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/Q
                         net (fo=3, routed)           0.938     0.535    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[12]
    SLICE_X40Y148        LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8/O
                         net (fo=1, routed)           0.636     1.295    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3/O
                         net (fo=32, routed)          2.217     3.636    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I2_O)        0.124     3.760 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     3.760    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[18]
    SLICE_X42Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.499   181.335    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[18]/C
                         clock pessimism              0.576   181.911    
                         clock uncertainty           -0.312   181.600    
    SLICE_X42Y146        FDCE (Setup_fdce_C_D)        0.079   181.679    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        181.679    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                177.918    

Slack (MET) :             178.106ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.451ns (54.076%)  route 2.081ns (45.924%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.623    -0.917    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/Q
                         net (fo=2, routed)           1.105     0.644    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[2]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.318 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.318    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.432 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.432    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.546    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.660 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.660    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.774 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.888 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.888    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.002    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__5_n_0
    SLICE_X37Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.336 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.976     3.312    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/data0[30]
    SLICE_X39Y150        LUT6 (Prop_lut6_I5_O)        0.303     3.615 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     3.615    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[30]
    SLICE_X39Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]/C
                         clock pessimism              0.488   182.002    
                         clock uncertainty           -0.312   181.691    
    SLICE_X39Y150        FDCE (Setup_fdce_C_D)        0.031   181.722    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        181.722    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                178.106    

Slack (MET) :             178.260ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.890ns (20.793%)  route 3.390ns (79.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.619    -0.921    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y145        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/Q
                         net (fo=3, routed)           0.938     0.535    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[12]
    SLICE_X40Y148        LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8/O
                         net (fo=1, routed)           0.636     1.295    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3/O
                         net (fo=32, routed)          1.816     3.235    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3_n_0
    SLICE_X39Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.359 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.359    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[24]
    SLICE_X39Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]/C
                         clock pessimism              0.560   181.899    
                         clock uncertainty           -0.312   181.588    
    SLICE_X39Y149        FDCE (Setup_fdce_C_D)        0.032   181.620    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        181.620    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                178.260    

Slack (MET) :             178.278ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.890ns (20.662%)  route 3.417ns (79.338%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.619    -0.921    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y145        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/Q
                         net (fo=3, routed)           0.938     0.535    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[12]
    SLICE_X40Y148        LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8/O
                         net (fo=1, routed)           0.636     1.295    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3/O
                         net (fo=32, routed)          1.843     3.262    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3_n_0
    SLICE_X38Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.386 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     3.386    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[13]
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
                         clock pessimism              0.560   181.899    
                         clock uncertainty           -0.312   181.588    
    SLICE_X38Y149        FDCE (Setup_fdce_C_D)        0.077   181.665    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        181.665    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                178.278    

Slack (MET) :             178.293ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.890ns (20.715%)  route 3.406ns (79.285%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.619    -0.921    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y145        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/Q
                         net (fo=3, routed)           0.938     0.535    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[12]
    SLICE_X40Y148        LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8/O
                         net (fo=1, routed)           0.636     1.295    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3/O
                         net (fo=32, routed)          1.832     3.251    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3_n_0
    SLICE_X38Y149        LUT6 (Prop_lut6_I2_O)        0.124     3.375 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.375    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[15]
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[15]/C
                         clock pessimism              0.560   181.899    
                         clock uncertainty           -0.312   181.588    
    SLICE_X38Y149        FDCE (Setup_fdce_C_D)        0.081   181.669    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        181.669    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                178.293    

Slack (MET) :             178.356ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.890ns (20.753%)  route 3.399ns (79.247%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 181.516 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.619    -0.921    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y145        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/Q
                         net (fo=3, routed)           0.938     0.535    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[12]
    SLICE_X40Y148        LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8/O
                         net (fo=1, routed)           0.636     1.295    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3/O
                         net (fo=32, routed)          1.824     3.243    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3_n_0
    SLICE_X36Y150        LUT6 (Prop_lut6_I2_O)        0.124     3.367 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     3.367    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[27]
    SLICE_X36Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.679   181.516    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X36Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]/C
                         clock pessimism              0.488   182.004    
                         clock uncertainty           -0.312   181.693    
    SLICE_X36Y150        FDCE (Setup_fdce_C_D)        0.031   181.724    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        181.724    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                178.356    

Slack (MET) :             178.377ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.337ns (54.837%)  route 1.925ns (45.163%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 181.516 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.623    -0.917    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/Q
                         net (fo=2, routed)           1.105     0.644    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[2]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.318 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.318    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.432 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.432    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.546    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.660 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.660    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.774 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.888 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.888    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.222 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.819     3.042    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/data0[26]
    SLICE_X36Y150        LUT6 (Prop_lut6_I5_O)        0.303     3.345 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     3.345    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[26]
    SLICE_X36Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.679   181.516    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X36Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]/C
                         clock pessimism              0.488   182.004    
                         clock uncertainty           -0.312   181.693    
    SLICE_X36Y150        FDCE (Setup_fdce_C_D)        0.029   181.722    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        181.722    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                178.377    

Slack (MET) :             178.388ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.890ns (20.926%)  route 3.363ns (79.074%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.619    -0.921    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X42Y145        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[12]/Q
                         net (fo=3, routed)           0.938     0.535    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[12]
    SLICE_X40Y148        LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8/O
                         net (fo=1, routed)           0.636     1.295    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_8_n_0
    SLICE_X40Y146        LUT5 (Prop_lut5_I4_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3/O
                         net (fo=32, routed)          1.789     3.208    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_3_n_0
    SLICE_X40Y150        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.332    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[25]
    SLICE_X40Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X40Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[25]/C
                         clock pessimism              0.488   182.002    
                         clock uncertainty           -0.312   181.691    
    SLICE_X40Y150        FDCE (Setup_fdce_C_D)        0.029   181.720    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        181.720    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                178.388    

Slack (MET) :             178.396ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 2.223ns (51.831%)  route 2.066ns (48.169%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.623    -0.917    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/Q
                         net (fo=2, routed)           1.105     0.644    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[2]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.318 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.318    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.432 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.432    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.546    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.660 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.660    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.774 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.108 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.961     3.069    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/data0[22]
    SLICE_X38Y150        LUT6 (Prop_lut6_I5_O)        0.303     3.372 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.372    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[22]
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/C
                         clock pessimism              0.488   182.002    
                         clock uncertainty           -0.312   181.691    
    SLICE_X38Y150        FDCE (Setup_fdce_C_D)        0.077   181.768    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        181.768    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                178.396    

Slack (MET) :             178.450ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            182.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 2.319ns (54.706%)  route 1.920ns (45.294%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.623    -0.917    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[2]/Q
                         net (fo=2, routed)           1.105     0.644    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[2]
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.318 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.318    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.432 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.432    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__0_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.546 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.546    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__1_n_0
    SLICE_X37Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.660 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.660    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__2_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.774 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.774    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__3_n_0
    SLICE_X37Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.888 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.888    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__4_n_0
    SLICE_X37Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.201 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.815     3.016    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/data0[28]
    SLICE_X38Y150        LUT6 (Prop_lut6_I5_O)        0.306     3.322 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.322    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[28]
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/C
                         clock pessimism              0.488   182.002    
                         clock uncertainty           -0.312   181.691    
    SLICE_X38Y150        FDCE (Setup_fdce_C_D)        0.081   181.772    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        181.772    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                178.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.379    -1.310    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y28         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5[0]
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.421    -1.824    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y28         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.075    -0.941    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.639%)  route 0.371ns (59.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.563    -0.601    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.269    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[13]
    SLICE_X36Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.224 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_4/O
                         net (fo=33, routed)          0.203    -0.021    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_4_n_0
    SLICE_X38Y150        LUT6 (Prop_lut6_I3_O)        0.045     0.024 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     0.024    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[22]
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/C
                         clock pessimism              0.504    -0.248    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.120    -0.128    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.254ns (40.380%)  route 0.375ns (59.620%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.563    -0.601    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.269    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[13]
    SLICE_X36Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.224 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_4/O
                         net (fo=33, routed)          0.207    -0.017    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_4_n_0
    SLICE_X38Y150        LUT6 (Prop_lut6_I3_O)        0.045     0.028 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     0.028    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[28]
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/C
                         clock pessimism              0.504    -0.248    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.121    -0.127    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.967%)  route 0.366ns (59.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.563    -0.601    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164    -0.437 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/Q
                         net (fo=2, routed)           0.168    -0.269    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[13]
    SLICE_X36Y149        LUT4 (Prop_lut4_I3_O)        0.045    -0.224 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_4/O
                         net (fo=33, routed)          0.198    -0.026    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_4_n_0
    SLICE_X39Y150        LUT6 (Prop_lut6_I3_O)        0.045     0.019 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.019    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[23]
    SLICE_X39Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]/C
                         clock pessimism              0.504    -0.248    
    SLICE_X39Y150        FDCE (Hold_fdce_C_D)         0.091    -0.157    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.379    -1.310    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y28         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5[6]
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.421    -1.824    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y28         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[7]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)        -0.006    -1.022    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.593    -0.571    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/clk
    SLICE_X0Y116         FDCE                                         r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/Q
                         net (fo=18, routed)          0.143    -0.287    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.242 r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_0[3]
    SLICE_X1Y116         FDCE                                         r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.864    -0.809    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/clk
    SLICE_X1Y116         FDCE                                         r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[3]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092    -0.466    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.593    -0.571    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/clk
    SLICE_X0Y116         FDCE                                         r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 f  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/Q
                         net (fo=18, routed)          0.142    -0.288    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt[0]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_0[1]
    SLICE_X1Y116         FDCE                                         r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.864    -0.809    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/clk
    SLICE_X1Y116         FDCE                                         r  m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[1]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.091    -0.467    m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.379    -1.310    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y28         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5[1]
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.421    -1.824    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFHCE_X0Y28         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0_en_clk
    SLICE_X51Y101        FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[2]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.017    -0.999    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.254ns (36.006%)  route 0.451ns (63.994%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.563    -0.601    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y148        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y148        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/Q
                         net (fo=3, routed)           0.123    -0.314    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[10]
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.045    -0.269 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_5/O
                         net (fo=32, routed)          0.328     0.059    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[31]_i_5_n_0
    SLICE_X38Y150        LUT6 (Prop_lut6_I4_O)        0.045     0.104 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     0.104    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[29]
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/C
                         clock pessimism              0.504    -0.248    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.121    -0.127    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             clk_out5_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.308%)  route 0.150ns (44.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[0]/Q
                         net (fo=33, routed)          0.150    -0.311    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[0]
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_0[3]
    SLICE_X40Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.834    -0.839    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X40Y146        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[3]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X40Y146        FDCE (Hold_fdce_C_D)         0.092    -0.497    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 91.429 }
Period(ns):         182.857
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         182.857     180.702    BUFGCTRL_X0Y20   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         182.857     180.702    BUFHCE_X0Y28     m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         182.857     181.608    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         182.857     181.857    SLICE_X51Y101    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg5_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       182.857     30.503     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y148    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y148    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X39Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y148    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X39Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X38Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X39Y149    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X0Y116     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y120     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y120     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y120     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y116     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y117     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y116     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y116     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y118     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         91.429      90.929     SLICE_X1Y117     m3_for_arty_a7_i/Exin_clk_wizard_0/inst/cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.260ns  (logic 3.986ns (20.695%)  route 15.274ns (79.305%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.338    16.724    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X35Y171        LUT6 (Prop_lut6_I5_O)        0.124    16.848 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3/O
                         net (fo=1, routed)           0.351    17.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3_n_0
    SLICE_X34Y171        LUT5 (Prop_lut5_I0_O)        0.124    17.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_1/O
                         net (fo=66, routed)          1.027    18.349    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/E[0]
    SLICE_X27Y173        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.666    18.646    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X27Y173        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[20]/C
                         clock pessimism              0.488    19.134    
                         clock uncertainty           -0.180    18.954    
    SLICE_X27Y173        FDCE (Setup_fdce_C_CE)      -0.205    18.749    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[20]
  -------------------------------------------------------------------
                         required time                         18.749    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 3.986ns (20.552%)  route 15.409ns (79.448%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 f  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 f  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 f  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 f  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.786    17.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X32Y174        LUT6 (Prop_lut6_I4_O)        0.124    17.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_i_1/O
                         net (fo=32, routed)          1.064    18.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl
    SLICE_X27Y171        LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_in2_ex[5]_i_1/O
                         net (fo=1, routed)           0.000    18.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/D[5]
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.669    18.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]/C
                         clock pessimism              0.488    19.137    
                         clock uncertainty           -0.180    18.957    
    SLICE_X27Y171        FDCE (Setup_fdce_C_D)        0.029    18.986    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.362ns  (logic 3.986ns (20.587%)  route 15.376ns (79.413%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=15)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 f  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 f  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 f  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 f  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.786    17.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X32Y174        LUT6 (Prop_lut6_I4_O)        0.124    17.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_i_1/O
                         net (fo=32, routed)          1.031    18.326    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg_0
    SLICE_X31Y172        LUT6 (Prop_lut6_I0_O)        0.124    18.451 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[13]_i_1/O
                         net (fo=1, routed)           0.000    18.451    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex0[13]
    SLICE_X31Y172        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.665    18.645    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X31Y172        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[13]/C
                         clock pessimism              0.488    19.133    
                         clock uncertainty           -0.180    18.953    
    SLICE_X31Y172        FDCE (Setup_fdce_C_D)        0.031    18.984    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[13]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.119ns  (logic 3.986ns (20.848%)  route 15.133ns (79.152%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.338    16.724    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X35Y171        LUT6 (Prop_lut6_I5_O)        0.124    16.848 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3/O
                         net (fo=1, routed)           0.351    17.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3_n_0
    SLICE_X34Y171        LUT5 (Prop_lut5_I0_O)        0.124    17.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_1/O
                         net (fo=66, routed)          0.886    18.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/E[0]
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.669    18.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[2]/C
                         clock pessimism              0.488    19.137    
                         clock uncertainty           -0.180    18.957    
    SLICE_X27Y171        FDCE (Setup_fdce_C_CE)      -0.205    18.752    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[2]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.119ns  (logic 3.986ns (20.848%)  route 15.133ns (79.152%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.338    16.724    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X35Y171        LUT6 (Prop_lut6_I5_O)        0.124    16.848 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3/O
                         net (fo=1, routed)           0.351    17.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3_n_0
    SLICE_X34Y171        LUT5 (Prop_lut5_I0_O)        0.124    17.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_1/O
                         net (fo=66, routed)          0.886    18.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/E[0]
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.669    18.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[4]/C
                         clock pessimism              0.488    19.137    
                         clock uncertainty           -0.180    18.957    
    SLICE_X27Y171        FDCE (Setup_fdce_C_CE)      -0.205    18.752    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[4]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.119ns  (logic 3.986ns (20.848%)  route 15.133ns (79.152%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.338    16.724    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X35Y171        LUT6 (Prop_lut6_I5_O)        0.124    16.848 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3/O
                         net (fo=1, routed)           0.351    17.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3_n_0
    SLICE_X34Y171        LUT5 (Prop_lut5_I0_O)        0.124    17.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_1/O
                         net (fo=66, routed)          0.886    18.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/E[0]
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.669    18.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X27Y171        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]/C
                         clock pessimism              0.488    19.137    
                         clock uncertainty           -0.180    18.957    
    SLICE_X27Y171        FDCE (Setup_fdce_C_CE)      -0.205    18.752    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[5]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.199ns  (logic 3.862ns (20.116%)  route 15.337ns (79.884%))
  Logic Levels:           24  (LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 f  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 f  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 f  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 f  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.786    17.172    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X32Y174        LUT6 (Prop_lut6_I4_O)        0.124    17.296 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_i_1/O
                         net (fo=32, routed)          0.992    18.287    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg_0
    SLICE_X26Y170        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.670    18.650    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X26Y170        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg/C
                         clock pessimism              0.488    19.138    
                         clock uncertainty           -0.180    18.958    
    SLICE_X26Y170        FDCE (Setup_fdce_C_D)       -0.101    18.857    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_ctl_ex_reg
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                         -18.287    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.084ns  (logic 3.986ns (20.887%)  route 15.098ns (79.113%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.629    -0.911    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.875     0.420    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_0[1]
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.124     0.544 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.635     1.179    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X15Y141        LUT3 (Prop_lut3_I2_O)        0.124     1.303 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.672     1.975    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.124     2.099 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     2.532    m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X15Y139        LUT5 (Prop_lut5_I4_O)        0.124     2.656 r  m3_for_arty_a7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.434     3.091    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I5_O)        0.124     3.215 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.317     3.531    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_2
    SLICE_X28Y140        LUT6 (Prop_lut6_I3_O)        0.124     3.655 f  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.507     4.162    m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X28Y141        LUT5 (Prop_lut5_I4_O)        0.124     4.286 r  m3_for_arty_a7_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.911     5.197    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X42Y143        LUT4 (Prop_lut4_I0_O)        0.124     5.321 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.324     5.645    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/iWSTRB_reg[3]
    SLICE_X42Y144        LUT6 (Prop_lut6_I2_O)        0.124     5.769 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=4, routed)           0.294     6.063    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/WREADYS
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.187 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3/O
                         net (fo=1, routed)           0.314     6.501    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_3_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124     6.625 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HReadyReg_i_1/O
                         net (fo=8, routed)           0.576     7.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg_0
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.117     7.319 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/suppress_buff_write_i_3/O
                         net (fo=17, routed)          1.458     8.777    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/hreadys
    SLICE_X38Y166        LUT5 (Prop_lut5_I1_O)        0.331     9.108 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5/O
                         net (fo=1, routed)           0.587     9.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_5_n_0
    SLICE_X40Y167        LUT6 (Prop_lut6_I1_O)        0.124     9.818 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/i___832_i_1/O
                         net (fo=45, routed)          0.704    10.522    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg
    SLICE_X40Y169        LUT2 (Prop_lut2_I0_O)        0.124    10.646 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/sp_offset_sel_ex[1]_i_6/O
                         net (fo=13, routed)          0.496    11.143    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/p_189_in
    SLICE_X41Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.267 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_9/O
                         net (fo=2, routed)           0.572    11.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I2_O)        0.124    11.963 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21/O
                         net (fo=1, routed)           0.433    12.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_21_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I0_O)        0.124    12.520 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7/O
                         net (fo=2, routed)           0.412    12.932    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___48_i_7_n_0
    SLICE_X39Y173        LUT6 (Prop_lut6_I1_O)        0.124    13.056 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.621    13.678    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT6 (Prop_lut6_I4_O)        0.124    13.802 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_3/O
                         net (fo=10, routed)          0.197    13.999    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X40Y177        LUT4 (Prop_lut4_I1_O)        0.124    14.123 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=138, routed)         1.057    15.180    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep
    SLICE_X38Y176        LUT2 (Prop_lut2_I0_O)        0.150    15.330 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[3]_i_1/O
                         net (fo=9, routed)           0.728    16.058    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_de[0]
    SLICE_X34Y172        LUT4 (Prop_lut4_I2_O)        0.328    16.386 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/addr_adder_ctl_ex_i_5/O
                         net (fo=7, routed)           0.338    16.724    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl_ex_reg
    SLICE_X35Y171        LUT6 (Prop_lut6_I5_O)        0.124    16.848 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3/O
                         net (fo=1, routed)           0.351    17.198    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_3_n_0
    SLICE_X34Y171        LUT5 (Prop_lut5_I0_O)        0.124    17.322 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_1/O
                         net (fo=66, routed)          0.850    18.173    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/E[0]
    SLICE_X29Y175        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.663    18.643    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X29Y175        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[28]/C
                         clock pessimism              0.488    19.131    
                         clock uncertainty           -0.180    18.951    
    SLICE_X29Y175        FDCE (Setup_fdce_C_CE)      -0.205    18.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[28]
  -------------------------------------------------------------------
                         required time                         18.746    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 5.894ns (31.329%)  route 12.919ns (68.671%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.797    -0.743    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X31Y169        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y169        FDCE (Prop_fdce_C_Q)         0.456    -0.287 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.602     0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X26Y169        LUT2 (Prop_lut2_I1_O)        0.124     0.439 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     0.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X26Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.989 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.989    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_2_n_0
    SLICE_X26Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.103 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.103    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_7_n_0
    SLICE_X26Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.217 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_3_n_0
    SLICE_X26Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.331 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.331    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_3_n_0
    SLICE_X26Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.445    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_3_n_0
    SLICE_X26Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.568    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_3_n_0
    SLICE_X26Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.807 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[2]
                         net (fo=16, routed)          0.477     2.284    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[21]
    SLICE_X21Y175        LUT3 (Prop_lut3_I1_O)        0.302     2.586 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_456/O
                         net (fo=16, routed)          1.008     3.594    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/ahb_haddrd[26]
    SLICE_X10Y170        LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_566/O
                         net (fo=1, routed)           0.452     4.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_566_n_0
    SLICE_X10Y170        LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_470/O
                         net (fo=1, routed)           0.670     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_470_n_0
    SLICE_X10Y170        LUT5 (Prop_lut5_I2_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_234/O
                         net (fo=2, routed)           0.634     5.722    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X11Y170        LUT6 (Prop_lut6_I4_O)        0.124     5.846 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_83/O
                         net (fo=2, routed)           0.969     6.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_83_n_0
    SLICE_X14Y170        LUT6 (Prop_lut6_I0_O)        0.124     6.938 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_34/O
                         net (fo=1, routed)           0.907     7.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp_n_2
    SLICE_X27Y169        LUT5 (Prop_lut5_I3_O)        0.124     7.970 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_11/O
                         net (fo=9, routed)           0.641     8.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X27Y169        MUXF7 (Prop_muxf7_S_O)       0.296     8.906 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_4/O
                         net (fo=3, routed)           0.846     9.752    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[5]
    SLICE_X29Y169        LUT5 (Prop_lut5_I3_O)        0.298    10.050 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[2]_i_4/O
                         net (fo=1, routed)           0.151    10.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd_reg[2]
    SLICE_X29Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.325 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.553    10.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y172        LUT5 (Prop_lut5_I4_O)        0.124    11.003 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_14/O
                         net (fo=6, routed)           0.178    11.181    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X34Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_lsu_precise_ex_i_7/O
                         net (fo=8, routed)           0.440    11.745    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_pline_valid_de
    SLICE_X35Y172        LUT2 (Prop_lut2_I1_O)        0.117    11.862 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___516_i_3/O
                         net (fo=3, routed)           0.351    12.212    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg_2
    SLICE_X38Y172        LUT6 (Prop_lut6_I2_O)        0.332    12.544 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_5/O
                         net (fo=1, routed)           0.670    13.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_5_n_0
    SLICE_X38Y172        LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=3, routed)           0.327    13.665    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X38Y173        LUT5 (Prop_lut5_I2_O)        0.124    13.789 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=12, routed)          0.735    14.525    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg_rep[0]
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.649 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_7/O
                         net (fo=2, routed)           0.568    15.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X33Y177        LUT3 (Prop_lut3_I0_O)        0.124    15.340 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_3/O
                         net (fo=6, routed)           0.523    15.863    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X26Y179        LUT6 (Prop_lut6_I2_O)        0.124    15.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_5/O
                         net (fo=1, routed)           0.300    16.287    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X26Y180        LUT6 (Prop_lut6_I4_O)        0.124    16.411 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=5, routed)           0.346    16.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[5]
    SLICE_X24Y181        LUT6 (Prop_lut6_I4_O)        0.124    16.881 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    16.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X24Y181        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=1, routed)           0.000    17.279    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_n_0
    SLICE_X24Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.564    18.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X24Y182        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.673    18.653    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X24Y182        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]/C
                         clock pessimism              0.569    19.221    
                         clock uncertainty           -0.180    19.042    
    SLICE_X24Y182        FDCE (Setup_fdce_C_CE)      -0.394    18.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[10]
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 5.894ns (31.329%)  route 12.919ns (68.671%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.797    -0.743    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X31Y169        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y169        FDCE (Prop_fdce_C_Q)         0.456    -0.287 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[1]/Q
                         net (fo=1, routed)           0.602     0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[1]
    SLICE_X26Y169        LUT2 (Prop_lut2_I1_O)        0.124     0.439 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     0.439    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg[1]_i_5_n_0
    SLICE_X26Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.989 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.989    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_2_n_0
    SLICE_X26Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.103 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.103    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_7_n_0
    SLICE_X26Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.217 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.217    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_3_n_0
    SLICE_X26Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.331 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.331    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_3_n_0
    SLICE_X26Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.445    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_3_n_0
    SLICE_X26Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009     1.568    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_3_n_0
    SLICE_X26Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.807 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[2]
                         net (fo=16, routed)          0.477     2.284    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[21]
    SLICE_X21Y175        LUT3 (Prop_lut3_I1_O)        0.302     2.586 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd[3]_i_456/O
                         net (fo=16, routed)          1.008     3.594    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/ahb_haddrd[26]
    SLICE_X10Y170        LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_566/O
                         net (fo=1, routed)           0.452     4.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_566_n_0
    SLICE_X10Y170        LUT6 (Prop_lut6_I5_O)        0.124     4.294 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_470/O
                         net (fo=1, routed)           0.670     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_470_n_0
    SLICE_X10Y170        LUT5 (Prop_lut5_I2_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_234/O
                         net (fo=2, routed)           0.634     5.722    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/sr_sel[0]
    SLICE_X11Y170        LUT6 (Prop_lut6_I4_O)        0.124     5.846 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_83/O
                         net (fo=2, routed)           0.969     6.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_83_n_0
    SLICE_X14Y170        LUT6 (Prop_lut6_I0_O)        0.124     6.938 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp/i_/fpb_matched_protd[3]_i_34/O
                         net (fo=1, routed)           0.907     7.846    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/u_cm3_mpu_dcomp_n_2
    SLICE_X27Y169        LUT5 (Prop_lut5_I3_O)        0.124     7.970 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_11/O
                         net (fo=9, routed)           0.641     8.610    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X27Y169        MUXF7 (Prop_muxf7_S_O)       0.296     8.906 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_4/O
                         net (fo=3, routed)           0.846     9.752    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[5]
    SLICE_X29Y169        LUT5 (Prop_lut5_I3_O)        0.298    10.050 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[2]_i_4/O
                         net (fo=1, routed)           0.151    10.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/fpb_matched_protd_reg[2]
    SLICE_X29Y169        LUT6 (Prop_lut6_I1_O)        0.124    10.325 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.553    10.879    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X34Y172        LUT5 (Prop_lut5_I4_O)        0.124    11.003 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_14/O
                         net (fo=6, routed)           0.178    11.181    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X34Y172        LUT6 (Prop_lut6_I5_O)        0.124    11.305 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/fault_lsu_precise_ex_i_7/O
                         net (fo=8, routed)           0.440    11.745    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_pline_valid_de
    SLICE_X35Y172        LUT2 (Prop_lut2_I1_O)        0.117    11.862 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___516_i_3/O
                         net (fo=3, routed)           0.351    12.212    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg_2
    SLICE_X38Y172        LUT6 (Prop_lut6_I2_O)        0.332    12.544 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_5/O
                         net (fo=1, routed)           0.670    13.215    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_5_n_0
    SLICE_X38Y172        LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_3/O
                         net (fo=3, routed)           0.327    13.665    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X38Y173        LUT5 (Prop_lut5_I2_O)        0.124    13.789 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_barrier_ex[1]_i_4/O
                         net (fo=12, routed)          0.735    14.525    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_invoke_reg_rep[0]
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    14.649 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_7/O
                         net (fo=2, routed)           0.568    15.216    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_complete_ex
    SLICE_X33Y177        LUT3 (Prop_lut3_I0_O)        0.124    15.340 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lockup[0]_i_3/O
                         net (fo=6, routed)           0.523    15.863    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/dpu_retire
    SLICE_X26Y179        LUT6 (Prop_lut6_I2_O)        0.124    15.987 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend[6]_i_5/O
                         net (fo=1, routed)           0.300    16.287    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend_reg[6]_1
    SLICE_X26Y180        LUT6 (Prop_lut6_I4_O)        0.124    16.411 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/prev_int_pend[6]_i_1/O
                         net (fo=5, routed)           0.346    16.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[5]
    SLICE_X24Y181        LUT6 (Prop_lut6_I4_O)        0.124    16.881 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2/O
                         net (fo=1, routed)           0.000    16.881    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_i_2_n_0
    SLICE_X24Y181        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry/CO[3]
                         net (fo=1, routed)           0.000    17.279    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry_n_0
    SLICE_X24Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.507 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we_carry__0/CO[2]
                         net (fo=17, routed)          0.564    18.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we
    SLICE_X24Y182        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.673    18.653    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X24Y182        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]/C
                         clock pessimism              0.569    19.221    
                         clock uncertainty           -0.180    19.042    
    SLICE_X24Y182        FDCE (Setup_fdce_C_CE)      -0.394    18.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[11]
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.660%)  route 0.421ns (69.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.563    -0.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X64Y147        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg[15]/Q
                         net (fo=2, routed)           0.166    -0.294    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/p_2_in[15]
    SLICE_X64Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cmsdk_ahb_to_itcm/genblk3[1].ram_block_reg_1_1_i_1__0/O
                         net (fo=1, routed)           0.255     0.005    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/p_1_in2_in[15]
    RAMB36_X1Y30         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.962    -0.711    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X1Y30         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
                         clock pessimism              0.504    -0.207    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.052    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.144%)  route 0.171ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.652    -0.512    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X15Y152        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[31]/Q
                         net (fo=1, routed)           0.171    -0.199    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X15Y149        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y149        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X15Y149        FDRE (Hold_fdre_C_D)         0.070    -0.258    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/slv_reg6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.283ns (65.969%)  route 0.146ns (34.031%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.565    -0.599    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/slv_reg6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/slv_reg6_reg[5]/Q
                         net (fo=1, routed)           0.146    -0.312    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/axi_rdata_reg[15]_i_2_2[5]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.267 r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/axi_rdata[5]_i_5/O
                         net (fo=1, routed)           0.000    -0.267    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/rx1__0/axi_rdata_reg[5]_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.193 r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/rx1__0/axi_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/rx1__0/axi_rdata_reg[5]_i_2_n_0
    SLICE_X53Y94         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.170 r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/MPU6050/rx1__0/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X53Y94         FDRE                                         r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.834    -0.839    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y94         FDRE                                         r  m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.230    m3_for_arty_a7_i/Exin_MPU6050_GYXX_0/inst/Exin_MPU6050_GYXX_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.756%)  route 0.181ns (56.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.652    -0.512    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X13Y150        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/Q
                         net (fo=2, routed)           0.181    -0.190    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_in[0]
    SLICE_X13Y147        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y147        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X13Y147        FDRE (Hold_fdre_C_D)         0.075    -0.253    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.281ns (60.631%)  route 0.182ns (39.369%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.546    -0.618    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y123        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[20]/Q
                         net (fo=1, routed)           0.182    -0.295    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2__0[20]
    SLICE_X50Y123        LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.000    -0.250    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[20]_0
    SLICE_X50Y123        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.177 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.177    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[20]_i_2_n_0
    SLICE_X50Y123        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.155 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[20]
    SLICE_X50Y123        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.814    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X50Y123        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.504    -0.355    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.134    -0.221    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.651    -0.513    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X15Y153        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/Q
                         net (fo=1, routed)           0.178    -0.194    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X15Y149        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y149        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X15Y149        FDRE (Hold_fdre_C_D)         0.066    -0.262    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.222%)  route 0.216ns (50.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.576    -0.588    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X12Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][6]/Q
                         net (fo=4, routed)           0.216    -0.209    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[3][6]
    SLICE_X11Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.164 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.164    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[8]_1[4]
    SLICE_X11Y100        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/rd_clk
    SLICE_X11Y100        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.091    -0.232    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.660%)  route 0.229ns (50.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.576    -0.588    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.229    -0.231    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][0]
    SLICE_X12Y100        LUT3 (Prop_lut3_I0_O)        0.098    -0.133 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.133    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]_1[0]
    SLICE_X12Y100        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X12Y100        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.120    -0.203    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ReadErrorMidBurst_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.746%)  route 0.239ns (56.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.560    -0.604    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y144        FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/Q
                         net (fo=6, routed)           0.239    -0.224    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/RRESPS[0]
    SLICE_X53Y144        LUT5 (Prop_lut5_I2_O)        0.045    -0.179 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ReadErrorMidBurst_i_1/O
                         net (fo=1, routed)           0.000    -0.179    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ReadErrorMidBurstNxt
    SLICE_X53Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ReadErrorMidBurst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.827    -0.845    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X53Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ReadErrorMidBurst_reg/C
                         clock pessimism              0.504    -0.341    
    SLICE_X53Y144        FDCE (Hold_fdce_C_D)         0.092    -0.249    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ReadErrorMidBurst_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.281ns (59.878%)  route 0.188ns (40.122%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.550    -0.614    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y119        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=1, routed)           0.188    -0.285    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2__0[3]
    SLICE_X50Y118        LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.240    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_0
    SLICE_X50Y118        MUXF7 (Prop_muxf7_I0_O)      0.073    -0.167 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_i_2_n_0
    SLICE_X50Y118        MUXF8 (Prop_muxf8_I0_O)      0.022    -0.145 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[3]
    SLICE_X50Y118        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.820    -0.853    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X50Y118        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.504    -0.349    
    SLICE_X50Y118        FDRE (Hold_fdre_C_D)         0.134    -0.215    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y23     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y23     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y24     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y24     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y25     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y25     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y23     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y23     m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y118    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X74Y119    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X74Y119    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y118    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y118    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y118    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X74Y119    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X74Y119    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y126     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y126     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X88Y124    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X88Y124    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y128     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y131     m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.950ns (33.872%)  route 5.759ns (66.128%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.018     5.510    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y162         LUT2 (Prop_lut2_I1_O)        0.124     5.634 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.901     6.536    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X4Y161         LUT2 (Prop_lut2_I1_O)        0.124     6.660 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           1.355     8.015    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.763    18.743    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.569    19.311    
                         clock uncertainty           -0.180    19.132    
    SLICE_X7Y153         FDRE (Setup_fdre_C_CE)      -0.205    18.927    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.950ns (33.872%)  route 5.759ns (66.128%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.018     5.510    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y162         LUT2 (Prop_lut2_I1_O)        0.124     5.634 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.901     6.536    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X4Y161         LUT2 (Prop_lut2_I1_O)        0.124     6.660 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           1.355     8.015    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.763    18.743    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.569    19.311    
                         clock uncertainty           -0.180    19.132    
    SLICE_X7Y153         FDRE (Setup_fdre_C_CE)      -0.205    18.927    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.950ns (33.872%)  route 5.759ns (66.128%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.018     5.510    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y162         LUT2 (Prop_lut2_I1_O)        0.124     5.634 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.901     6.536    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_019_in
    SLICE_X4Y161         LUT2 (Prop_lut2_I1_O)        0.124     6.660 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           1.355     8.015    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.763    18.743    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.569    19.311    
                         clock uncertainty           -0.180    19.132    
    SLICE_X7Y153         FDRE (Setup_fdre_C_CE)      -0.205    18.927    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 2.950ns (33.498%)  route 5.856ns (66.502%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.018     5.510    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X4Y162         LUT2 (Prop_lut2_I0_O)        0.124     5.634 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.064     6.698    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg
    SLICE_X5Y158         LUT3 (Prop_lut3_I1_O)        0.124     6.822 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           1.290     8.112    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[0]
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.763    18.743    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y153         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.569    19.311    
                         clock uncertainty           -0.180    19.132    
    SLICE_X7Y153         FDRE (Setup_fdre_C_D)       -0.061    19.071    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.979ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/sck_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 0.456ns (5.488%)  route 7.853ns (94.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.696    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X77Y135        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          7.853     7.465    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_ss_o
    SLICE_X0Y137         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/sck_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X0Y137         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/sck_count_reg[0]/C
                         clock pessimism              0.488    19.053    
                         clock uncertainty           -0.180    18.873    
    SLICE_X0Y137         FDRE (Setup_fdre_C_R)       -0.429    18.444    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/sck_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 10.979    

Slack (MET) :             11.264ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 3.182ns (37.311%)  route 5.346ns (62.689%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.023     5.515    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y162         LUT2 (Prop_lut2_I0_O)        0.153     5.668 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           1.308     6.976    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_37_out__0
    SLICE_X6Y158         LUT5 (Prop_lut5_I0_O)        0.327     7.303 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[3]_i_1/O
                         net (fo=2, routed)           0.531     7.834    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[3]
    SLICE_X6Y159         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.761    18.741    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y159         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/C
                         clock pessimism              0.569    19.309    
                         clock uncertainty           -0.180    19.130    
    SLICE_X6Y159         FDRE (Setup_fdre_C_D)       -0.031    19.099    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 11.264    

Slack (MET) :             11.281ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 2.950ns (34.949%)  route 5.491ns (65.051%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.018     5.510    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X4Y162         LUT2 (Prop_lut2_I0_O)        0.124     5.634 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.414     7.048    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_35_out__0
    SLICE_X6Y158         LUT5 (Prop_lut5_I3_O)        0.124     7.172 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.575     7.747    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X5Y158         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.762    18.742    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y158         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.569    19.310    
                         clock uncertainty           -0.180    19.131    
    SLICE_X5Y158         FDRE (Setup_fdre_C_D)       -0.103    19.028    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         19.028    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                 11.281    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.456ns (5.477%)  route 7.869ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/Q
                         net (fo=3, routed)           7.869     7.397    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q0_o
    SLICE_X11Y136        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.506    18.485    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X11Y136        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[0]/C
                         clock pessimism              0.488    18.974    
                         clock uncertainty           -0.180    18.794    
    SLICE_X11Y136        FDRE (Setup_fdre_C_D)       -0.105    18.689    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/command_reg[0]
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 2.950ns (34.926%)  route 5.496ns (65.074%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.018     5.510    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X4Y162         LUT2 (Prop_lut2_I0_O)        0.124     5.634 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.414     7.048    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_35_out__0
    SLICE_X6Y158         LUT5 (Prop_lut5_I3_O)        0.124     7.172 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.580     7.752    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X6Y158         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.762    18.742    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y158         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.569    19.310    
                         clock uncertainty           -0.180    19.131    
    SLICE_X6Y158         FDRE (Setup_fdre_C_D)       -0.045    19.086    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 3.182ns (37.957%)  route 5.201ns (62.043%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.846    -0.694    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y66         RAMB18E1                                     r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.760 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=6, routed)           1.601     3.361    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X2Y164         LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.883     4.368    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y164         LUT6 (Prop_lut6_I2_O)        0.124     4.492 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.023     5.515    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y162         LUT2 (Prop_lut2_I0_O)        0.153     5.668 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           1.289     6.957    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_37_out__0
    SLICE_X6Y158         LUT5 (Prop_lut5_I0_O)        0.327     7.284 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.405     7.689    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X5Y158         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.762    18.742    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y158         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.569    19.310    
                         clock uncertainty           -0.180    19.131    
    SLICE_X5Y158         FDRE (Setup_fdre_C_D)       -0.071    19.060    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 11.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.902%)  route 0.202ns (49.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.605    -0.559    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X2Y99          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.202    -0.194    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/Q[1]
    SLICE_X4Y100         LUT4 (Prop_lut4_I1_O)        0.045    -0.149 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[2]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.149    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[2]_i_1__4_n_0
    SLICE_X4Y100         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.868    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X4Y100         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092    -0.203    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.647%)  route 0.266ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.597    -0.567    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X4Y104         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_1_CDC/Q
                         net (fo=1, routed)           0.266    -0.160    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPICR_8_TR_INHIBIT_cdc_from_axi_d1
    SLICE_X4Y98          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.875    -0.798    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X4Y98          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_2/C
                         clock pessimism              0.509    -0.289    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.070    -0.219    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_8_TR_INHIBIT_AX2S_2
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.150%)  route 0.150ns (47.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.575    -0.589    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y96          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.150    -0.275    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X0Y38         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.889    -0.784    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.347    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.612%)  route 0.198ns (58.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.680    -0.484    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X5Y150         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/Q
                         net (fo=3, routed)           0.198    -0.145    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_in_bin[8]
    SLICE_X3Y149         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.872    -0.801    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X3Y149         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                         clock pessimism              0.504    -0.297    
    SLICE_X3Y149         FDRE (Hold_fdre_C_D)         0.075    -0.222    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.440%)  route 0.272ns (56.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.605    -0.559    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X2Y99          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=13, routed)          0.272    -0.123    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/Q[1]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.045    -0.078 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.078    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_1__4_n_0
    SLICE_X2Y100         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.872    -0.801    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X2Y100         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121    -0.171    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISSR_SYNC_GEN[0].SPISSR_SYNC_AXI_2_SPI_2/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/qspi_cntrl_ps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.836%)  route 0.281ns (60.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.598    -0.566    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X4Y101         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISSR_SYNC_GEN[0].SPISSR_SYNC_AXI_2_SPI_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPISSR_SYNC_GEN[0].SPISSR_SYNC_AXI_2_SPI_2/Q
                         net (fo=7, routed)           0.281    -0.144    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/register_Data_slvsel_int
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045    -0.099 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/qspi_cntrl_ps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/qspi_cntrl_ns[0]
    SLICE_X3Y96          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/qspi_cntrl_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.877    -0.796    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y96          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/qspi_cntrl_ps_reg[0]/C
                         clock pessimism              0.509    -0.287    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091    -0.196    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/qspi_cntrl_ps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.424%)  route 0.198ns (51.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.680    -0.484    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X5Y150         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=7, routed)           0.198    -0.145    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X3Y149         LUT2 (Prop_lut2_I0_O)        0.045    -0.100 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[6]
    SLICE_X3Y149         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.872    -0.801    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X3Y149         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.504    -0.297    
    SLICE_X3Y149         FDRE (Hold_fdre_C_D)         0.092    -0.205    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.590    -0.574    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X75Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.377    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/p_0_in1_in[22]
    SLICE_X74Y141        LUT4 (Prop_lut4_I0_O)        0.045    -0.332 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS_n_11
    SLICE_X74Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.863    -0.810    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X74Y141        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[30]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X74Y141        FDRE (Hold_fdre_C_D)         0.120    -0.441    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/SHIFT_TX_REG_24_BIT_GEN.Tx_Data_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.940%)  route 0.231ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.570    -0.594    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y102        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=11, routed)          0.231    -0.223    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[2]
    RAMB18_X0Y40         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.882    -0.791    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.333    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.222%)  route 0.153ns (50.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.575    -0.589    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y96          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.153    -0.289    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X0Y38         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.889    -0.784    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.400    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qspi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y61     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y63     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y66     m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y58     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y62     m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y52     m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y40     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y41     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y100    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y109     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_rrst_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y109     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_rrst_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y109     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_rrst_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y109     m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_rrst_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X81Y137    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y141    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y142    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y137    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y142    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y142    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/spi_addr_wrap_1_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.677ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.118ns  (logic 1.076ns (15.116%)  route 6.042ns (84.884%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313     7.118    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.118ns  (logic 1.076ns (15.116%)  route 6.042ns (84.884%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313     7.118    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.118ns  (logic 1.076ns (15.116%)  route 6.042ns (84.884%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313     7.118    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.118ns  (logic 1.076ns (15.116%)  route 6.042ns (84.884%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.313     7.118    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X81Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y157        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.149ns  (logic 1.076ns (15.051%)  route 6.073ns (84.949%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.737     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT5 (Prop_lut5_I0_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.339     7.149    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X76Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X76Y150        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CDBGRSTREQReg_reg
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.044ns  (logic 1.076ns (15.276%)  route 5.968ns (84.724%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.238     7.044    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X80Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X80Y157        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.044ns  (logic 1.076ns (15.276%)  route 5.968ns (84.724%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.238     7.044    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X80Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X80Y157        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.044ns  (logic 1.076ns (15.276%)  route 5.968ns (84.724%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.238     7.044    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X80Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X80Y157        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.044ns  (logic 1.076ns (15.276%)  route 5.968ns (84.724%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.732     5.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I5_O)        0.124     5.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          1.238     7.044    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X80Y157        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X80Y157        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        7.025ns  (logic 1.076ns (15.317%)  route 5.949ns (84.683%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X79Y149        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=3, routed)           0.854     1.310    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmp
    SLICE_X78Y147        LUT5 (Prop_lut5_I3_O)        0.124     1.434 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.971     2.406    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.124     2.530 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7/O
                         net (fo=2, routed)           0.827     3.357    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_7_n_0
    SLICE_X79Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5/O
                         net (fo=4, routed)           1.344     4.825    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrReg_i_5_n_0
    SLICE_X82Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.949 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2/O
                         net (fo=17, routed)          0.737     5.686    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_2_n_0
    SLICE_X81Y147        LUT5 (Prop_lut5_I0_O)        0.124     5.810 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=10, routed)          1.215     7.025    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X76Y153        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X76Y153        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  8.806    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.643ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.399ns  (logic 4.135ns (49.231%)  route 4.264ns (50.769%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 79.157 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.697    79.157    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X0Y130         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.456    79.613 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           1.896    81.509    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.124    81.633 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           2.368    84.001    DAPLink_tri_o_IBUF__0[11]
    U17                  OBUF (Prop_obuf_I_O)         3.555    87.556 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    87.556    DAPLink_tri_o[11]
    U17                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.556    
  -------------------------------------------------------------------
                         slack                                 11.643    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[7]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.196ns  (logic 4.109ns (50.135%)  route 4.087ns (49.865%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 79.082 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    79.082    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.419    79.501 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.087    83.588    lopt_21
    J2                   OBUF (Prop_obuf_I_O)         3.690    87.278 r  rgb_led_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    87.278    rgb_led_tri_o[7]
    J2                                                                r  rgb_led_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.278    
  -------------------------------------------------------------------
                         slack                                 11.922    

Slack (MET) :             11.934ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.182ns  (logic 4.136ns (50.551%)  route 4.046ns (49.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 79.083 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623    79.083    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.419    79.502 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.046    83.548    lopt_16
    G6                   OBUF (Prop_obuf_I_O)         3.717    87.265 r  rgb_led_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    87.265    rgb_led_tri_o[2]
    G6                                                                r  rgb_led_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.265    
  -------------------------------------------------------------------
                         slack                                 11.934    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.173ns  (logic 4.128ns (50.507%)  route 4.045ns (49.493%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 79.082 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    79.082    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.419    79.501 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.045    83.546    lopt_19
    G3                   OBUF (Prop_obuf_I_O)         3.709    87.255 r  rgb_led_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    87.255    rgb_led_tri_o[5]
    G3                                                                r  rgb_led_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.255    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[10]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.100ns  (logic 3.977ns (49.101%)  route 4.123ns (50.899%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 79.082 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    79.082    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456    79.538 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.123    83.661    lopt_13
    H6                   OBUF (Prop_obuf_I_O)         3.521    87.182 r  rgb_led_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    87.182    rgb_led_tri_o[10]
    H6                                                                r  rgb_led_tri_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.182    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.027ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.091ns  (logic 4.110ns (50.803%)  route 3.981ns (49.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 79.082 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    79.082    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.419    79.501 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.981    83.481    lopt_18
    J4                   OBUF (Prop_obuf_I_O)         3.691    87.173 r  rgb_led_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    87.173    rgb_led_tri_o[4]
    J4                                                                r  rgb_led_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.173    
  -------------------------------------------------------------------
                         slack                                 12.027    

Slack (MET) :             12.059ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        8.059ns  (logic 3.971ns (49.280%)  route 4.087ns (50.720%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 79.082 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    79.082    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456    79.538 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.087    83.625    lopt_14
    K1                   OBUF (Prop_obuf_I_O)         3.515    87.141 r  rgb_led_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    87.141    rgb_led_tri_o[11]
    K1                                                                r  rgb_led_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.141    
  -------------------------------------------------------------------
                         slack                                 12.059    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[9]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.940ns  (logic 3.974ns (50.046%)  route 3.966ns (49.954%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.918ns = ( 79.082 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    79.082    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456    79.538 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.966    83.504    lopt_23
    K2                   OBUF (Prop_obuf_I_O)         3.518    87.022 r  rgb_led_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    87.022    rgb_led_tri_o[9]
    K2                                                                r  rgb_led_tri_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -87.022    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.895ns  (logic 4.138ns (52.417%)  route 3.757ns (47.583%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 79.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.621    79.081    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y117        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.419    79.500 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.757    83.256    lopt_12
    E1                   OBUF (Prop_obuf_I_O)         3.719    86.976 r  rgb_led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    86.976    rgb_led_tri_o[0]
    E1                                                                r  rgb_led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -86.976    
  -------------------------------------------------------------------
                         slack                                 12.224    

Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.876ns  (logic 3.985ns (50.601%)  route 3.891ns (49.399%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 79.081 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    75.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    77.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.621    79.081    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y117        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.456    79.537 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.891    83.427    lopt_15
    F6                   OBUF (Prop_obuf_I_O)         3.529    86.957 r  rgb_led_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    86.957    rgb_led_tri_o[1]
    F6                                                                r  rgb_led_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.300    99.700    
                         output delay                -0.500    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                         -86.957    
  -------------------------------------------------------------------
                         slack                                 12.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.395ns (64.194%)  route 0.778ns (35.806%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.563    -0.601    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y102        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.778     0.341    lopt_8
    H5                   OBUF (Prop_obuf_I_O)         1.231     1.571 r  led_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.571    led_4bits_tri_o[0]
    H5                                                                r  led_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.376ns (61.953%)  route 0.845ns (38.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.563    -0.601    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y102        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.845     0.408    lopt_9
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.619 r  led_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.619    led_4bits_tri_o[1]
    J5                                                                r  led_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.859ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.409ns (63.088%)  route 0.825ns (36.912%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.590    -0.574    m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X0Y130         FDSE                                         r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDSE (Prop_fdse_C_Q)         0.141    -0.433 r  m3_for_arty_a7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           0.138    -0.295    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           0.687     0.436    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     1.660 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     1.660    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.890ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.418ns (62.880%)  route 0.837ns (37.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.599    -0.565    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y102         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.837     0.413    lopt_11
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.691 r  led_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.691    led_4bits_tri_o[3]
    T10                                                               r  led_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[8]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 1.351ns (56.977%)  route 1.020ns (43.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.020     0.561    lopt_22
    J3                   OBUF (Prop_obuf_I_O)         1.210     1.770 r  rgb_led_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.770    rgb_led_tri_o[8]
    J3                                                                r  rgb_led_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.037ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.417ns (58.110%)  route 1.021ns (41.890%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.021     0.549    lopt_17
    G4                   OBUF (Prop_obuf_I_O)         1.289     1.838 r  rgb_led_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.838    rgb_led_tri_o[3]
    G4                                                                r  rgb_led_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.416ns (57.250%)  route 1.057ns (42.750%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.599    -0.565    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X0Y102         FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.057     0.633    lopt_10
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.908 r  led_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.908    led_4bits_tri_o[2]
    T9                                                                r  led_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.149ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[6]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.397ns (54.817%)  route 1.152ns (45.183%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y116        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.152     0.680    lopt_20
    H4                   OBUF (Prop_obuf_I_O)         1.269     1.949 r  rgb_led_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.949    rgb_led_tri_o[6]
    H4                                                                r  rgb_led_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.357ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 1.371ns (49.702%)  route 1.388ns (50.298%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.563    -0.601    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y117        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.388     0.927    lopt_15
    F6                   OBUF (Prop_obuf_I_O)         1.230     2.157 r  rgb_led_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.157    rgb_led_tri_o[1]
    F6                                                                r  rgb_led_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.366ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_led_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 1.427ns (51.560%)  route 1.341ns (48.440%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.563    -0.601    m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y117        FDRE                                         r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  m3_for_arty_a7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.341     0.867    lopt_12
    E1                   OBUF (Prop_obuf_I_O)         1.299     2.166 r  rgb_led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.166    rgb_led_tri_o[0]
    E1                                                                r  rgb_led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.300     0.300    
                         output delay                -0.500    -0.200    
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  2.366    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  clk_out3_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.771ns (48.757%)  route 1.861ns (51.243%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.405 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           1.234     0.829    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__1_0[7]
    SLICE_X75Y100        LUT6 (Prop_lut6_I1_O)        0.299     1.128 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.128    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry_i_2_n_0
    SLICE_X75Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.526 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.526    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.640 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.640    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__0_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.868 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.628     2.496    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__1_n_1
    SLICE_X74Y97         LUT2 (Prop_lut2_I0_O)        0.313     2.809 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_i_1/O
                         net (fo=1, routed)           0.000     2.809    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_i_1_n_0
    SLICE_X74Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.598     8.578    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/C
                         clock pessimism              0.395     8.973    
                         clock uncertainty           -0.300     8.673    
    SLICE_X74Y97         FDCE (Setup_fdce_C_D)        0.077     8.750    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.580ns (18.475%)  route 2.559ns (81.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.663     1.296    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.420 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.896     2.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.300     8.671    
    SLICE_X72Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.466    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.580ns (18.475%)  route 2.559ns (81.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.663     1.296    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.420 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.896     2.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.300     8.671    
    SLICE_X72Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.466    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[3]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.580ns (18.475%)  route 2.559ns (81.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.663     1.296    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.420 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal_i_1/O
                         net (fo=5, routed)           0.896     2.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hoursignal0_out
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.596     8.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/C
                         clock pessimism              0.395     8.971    
                         clock uncertainty           -0.300     8.671    
    SLICE_X72Y97         FDCE (Setup_fdce_C_CE)      -0.205     8.466    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.104%)  route 2.456ns (80.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.662     1.295    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     2.212    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.382    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[2]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.104%)  route 2.456ns (80.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.662     1.295    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     2.212    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.382    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.104%)  route 2.456ns (80.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.662     1.295    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     2.212    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.382    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[4]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.104%)  route 2.456ns (80.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.662     1.295    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.419 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal_i_1/O
                         net (fo=6, routed)           0.794     2.212    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/minsignal1_out
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X69Y94         FDCE (Setup_fdce_C_CE)      -0.205     8.382    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.580ns (19.429%)  route 2.405ns (80.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.374     1.007    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.131 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal_i_1/O
                         net (fo=10, routed)          1.031     2.162    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal4_out
    SLICE_X67Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[2]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X67Y95         FDCE (Setup_fdce_C_CE)      -0.205     8.382    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[2]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.580ns (19.429%)  route 2.405ns (80.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          1.374     1.007    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y96         LUT2 (Prop_lut2_I0_O)        0.124     1.131 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal_i_1/O
                         net (fo=10, routed)          1.031     2.162    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ussignal4_out
    SLICE_X67Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[4]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X67Y95         FDCE (Setup_fdce_C_CE)      -0.205     8.382    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[4]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  6.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.476ns (58.396%)  route 0.339ns (41.604%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.592    -0.572    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X77Y102        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=2, routed)           0.105    -0.327    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__1_0[20]
    SLICE_X75Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.282    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__0_i_2_n_0
    SLICE_X75Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.167 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.167    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__0_n_0
    SLICE_X75Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065    -0.102 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.235     0.133    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag0_carry__1_n_1
    SLICE_X74Y97         LUT2 (Prop_lut2_I0_O)        0.110     0.243 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_i_1/O
                         net (fo=1, routed)           0.000     0.243    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_i_1_n_0
    SLICE_X74Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y97         FDCE (Hold_fdce_C_D)         0.120     0.174    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.194%)  route 0.730ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.730     0.302    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y98         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.194%)  route 0.730ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.730     0.302    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[1]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y98         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.194%)  route 0.730ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.730     0.302    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[2]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y98         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.194%)  route 0.730ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.730     0.302    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[3]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y98         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.947%)  route 0.743ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.743     0.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y99         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.947%)  route 0.743ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.743     0.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[5]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y99         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.947%)  route 0.743ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.743     0.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y99         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.947%)  route 0.743ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.743     0.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[0]
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[7]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y99         FDCE (Hold_fdce_C_CE)       -0.016     0.038    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.983%)  route 0.700ns (79.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=13, routed)          0.502     0.075    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Q[1]
    SLICE_X71Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.120 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/secsignal_i_1/O
                         net (fo=6, routed)           0.198     0.318    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/secsignal2_out
    SLICE_X70Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.840    -0.833    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X70Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[0]/C
                         clock pessimism              0.557    -0.277    
                         clock uncertainty            0.300     0.023    
    SLICE_X70Y96         FDCE (Hold_fdce_C_CE)       -0.016     0.007    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  clk_out4_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.180ns  (logic 1.777ns (17.455%)  route 8.403ns (82.545%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.610    -0.930    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X58Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.478    -0.452 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=4, routed)           2.515     2.063    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z0_reg[31]_0[5]
    SLICE_X58Y112        LUT4 (Prop_lut4_I0_O)        0.295     2.358 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/pre_sinh[31]_i_8/O
                         net (fo=1, routed)           0.810     3.168    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/pre_sinh[31]_i_8_n_0
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.124     3.292 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/pre_sinh[31]_i_3/O
                         net (fo=32, routed)          3.015     6.308    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[31]_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.432 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh[20]_i_1/O
                         net (fo=3, routed)           1.539     7.970    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[31]_0[20]
    SLICE_X60Y122        LUT6 (Prop_lut6_I2_O)        0.124     8.094 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_i_8/O
                         net (fo=1, routed)           0.000     8.094    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_i_8_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.474 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_reg_i_2_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.726 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_reg_i_1/CO[2]
                         net (fo=2, routed)           0.524     9.250    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/p_1_in
    SLICE_X60Y123        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.478    18.457    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/clk
    SLICE_X60Y123        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg/C
                         clock pessimism              0.395    18.852    
                         clock uncertainty           -0.300    18.553    
    SLICE_X60Y123        FDCE (Setup_fdce_C_CE)      -0.355    18.198    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg
  -------------------------------------------------------------------
                         required time                         18.198    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 1.777ns (18.402%)  route 7.880ns (81.598%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.610    -0.930    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X58Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDRE (Prop_fdre_C_Q)         0.478    -0.452 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=4, routed)           2.515     2.063    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/z0_reg[31]_0[5]
    SLICE_X58Y112        LUT4 (Prop_lut4_I0_O)        0.295     2.358 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/pre_sinh[31]_i_8/O
                         net (fo=1, routed)           0.810     3.168    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/pre_sinh[31]_i_8_n_0
    SLICE_X58Y112        LUT5 (Prop_lut5_I4_O)        0.124     3.292 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/pre_sinh[31]_i_3/O
                         net (fo=32, routed)          3.015     6.308    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[31]_0
    SLICE_X55Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.432 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh[20]_i_1/O
                         net (fo=3, routed)           1.539     7.970    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[31]_0[20]
    SLICE_X60Y122        LUT6 (Prop_lut6_I2_O)        0.124     8.094 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_i_8/O
                         net (fo=1, routed)           0.000     8.094    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_i_8_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.474 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_reg_i_2_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     8.726 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/finish_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     8.726    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/p_1_in
    SLICE_X60Y123        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.478    18.457    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/clk
    SLICE_X60Y123        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg/C
                         clock pessimism              0.395    18.852    
                         clock uncertainty           -0.300    18.553    
    SLICE_X60Y123        FDCE (Setup_fdce_C_D)        0.066    18.619    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/finish_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 5.672ns (64.025%)  route 3.187ns (35.975%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.631    -0.909    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y97         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=2, routed)           0.703     0.313    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/Q[11]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841     4.154 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1/P[3]
                         net (fo=1, routed)           1.176     5.330    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1_n_102
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.454    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.987 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.987    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.104    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.333 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.778     7.111    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0__14
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.310     7.421 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.529     7.950    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X54Y97         FDPE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.505    18.485    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X54Y97         FDPE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.395    18.880    
                         clock uncertainty           -0.300    18.580    
    SLICE_X54Y97         FDPE (Setup_fdpe_C_CE)      -0.169    18.411    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.411    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 5.672ns (64.025%)  route 3.187ns (35.975%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.631    -0.909    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y97         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=2, routed)           0.703     0.313    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/Q[11]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841     4.154 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1/P[3]
                         net (fo=1, routed)           1.176     5.330    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1_n_102
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.454    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.987 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.987    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.104    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.333 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.778     7.111    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0__14
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.310     7.421 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.529     7.950    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.505    18.485    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X54Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.395    18.880    
                         clock uncertainty           -0.300    18.580    
    SLICE_X54Y97         FDCE (Setup_fdce_C_CE)      -0.169    18.411    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.411    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 5.672ns (64.025%)  route 3.187ns (35.975%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.631    -0.909    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y97         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=2, routed)           0.703     0.313    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/Q[11]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841     4.154 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1/P[3]
                         net (fo=1, routed)           1.176     5.330    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1_n_102
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.454    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.987 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.987    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.104    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.333 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.778     7.111    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0__14
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.310     7.421 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.529     7.950    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.505    18.485    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X54Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.395    18.880    
                         clock uncertainty           -0.300    18.580    
    SLICE_X54Y97         FDCE (Setup_fdce_C_CE)      -0.169    18.411    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.411    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 5.672ns (64.025%)  route 3.187ns (35.975%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.631    -0.909    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y97         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q
                         net (fo=2, routed)           0.703     0.313    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/Q[11]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841     4.154 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1/P[3]
                         net (fo=1, routed)           1.176     5.330    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state1_n_102
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124     5.454 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.454    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/i__carry_i_3__0_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.987 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.987    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.104    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.333 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.778     7.111    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/state0__14
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.310     7.421 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.529     7.950    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X54Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.505    18.485    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X54Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.395    18.880    
                         clock uncertainty           -0.300    18.580    
    SLICE_X54Y97         FDCE (Setup_fdce_C_CE)      -0.169    18.411    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.411    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 3.119ns (37.846%)  route 5.122ns (62.154%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.630    -0.910    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/Q
                         net (fo=10, routed)          0.865     0.374    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/axi_rdata_reg[31]_0[8]
    SLICE_X60Y96         LUT3 (Prop_lut3_I1_O)        0.299     0.673 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2/O
                         net (fo=1, routed)           0.788     1.461    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.859 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.859    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.088    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.202 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.202    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.316 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.316    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.650 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__5/O[1]
                         net (fo=1, routed)           1.131     3.780    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__81[29]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.303     4.083 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.083    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.657 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1/CO[2]
                         net (fo=2, routed)           0.936     5.593    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0__10
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.336     5.929 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1/O
                         net (fo=32, routed)          1.402     7.331    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1_n_0
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.489    18.468    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[28]/C
                         clock pessimism              0.395    18.863    
                         clock uncertainty           -0.300    18.564    
    SLICE_X57Y105        FDCE (Setup_fdce_C_CE)      -0.429    18.135    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[28]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 3.119ns (37.846%)  route 5.122ns (62.154%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.630    -0.910    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/Q
                         net (fo=10, routed)          0.865     0.374    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/axi_rdata_reg[31]_0[8]
    SLICE_X60Y96         LUT3 (Prop_lut3_I1_O)        0.299     0.673 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2/O
                         net (fo=1, routed)           0.788     1.461    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.859 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.859    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.088    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.202 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.202    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.316 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.316    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.650 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__5/O[1]
                         net (fo=1, routed)           1.131     3.780    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__81[29]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.303     4.083 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.083    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.657 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1/CO[2]
                         net (fo=2, routed)           0.936     5.593    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0__10
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.336     5.929 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1/O
                         net (fo=32, routed)          1.402     7.331    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1_n_0
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.489    18.468    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[29]/C
                         clock pessimism              0.395    18.863    
                         clock uncertainty           -0.300    18.564    
    SLICE_X57Y105        FDCE (Setup_fdce_C_CE)      -0.429    18.135    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[29]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 3.119ns (37.846%)  route 5.122ns (62.154%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.630    -0.910    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/Q
                         net (fo=10, routed)          0.865     0.374    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/axi_rdata_reg[31]_0[8]
    SLICE_X60Y96         LUT3 (Prop_lut3_I1_O)        0.299     0.673 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2/O
                         net (fo=1, routed)           0.788     1.461    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.859 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.859    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.088    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.202 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.202    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.316 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.316    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.650 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__5/O[1]
                         net (fo=1, routed)           1.131     3.780    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__81[29]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.303     4.083 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.083    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.657 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1/CO[2]
                         net (fo=2, routed)           0.936     5.593    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0__10
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.336     5.929 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1/O
                         net (fo=32, routed)          1.402     7.331    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1_n_0
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.489    18.468    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[30]/C
                         clock pessimism              0.395    18.863    
                         clock uncertainty           -0.300    18.564    
    SLICE_X57Y105        FDCE (Setup_fdce_C_CE)      -0.429    18.135    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[30]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 3.119ns (37.846%)  route 5.122ns (62.154%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.630    -0.910    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.491 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg5_reg[8]/Q
                         net (fo=10, routed)          0.865     0.374    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/axi_rdata_reg[31]_0[8]
    SLICE_X60Y96         LUT3 (Prop_lut3_I1_O)        0.299     0.673 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2/O
                         net (fo=1, routed)           0.788     1.461    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_i_2_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.859 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.859    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__0_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.973    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__1_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.088    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.202 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.202    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.316 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.316    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__4_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.650 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__0_carry__5/O[1]
                         net (fo=1, routed)           1.131     3.780    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum1__81[29]
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.303     4.083 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.083    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1_i_2_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.657 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0_carry__1/CO[2]
                         net (fo=2, routed)           0.936     5.593    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum0__10
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.336     5.929 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1/O
                         net (fo=32, routed)          1.402     7.331    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum[0]_i_1_n_0
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.489    18.468    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X57Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]/C
                         clock pessimism              0.395    18.863    
                         clock uncertainty           -0.300    18.564    
    SLICE_X57Y105        FDCE (Setup_fdce_C_CE)      -0.429    18.135    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 10.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.256ns (32.299%)  route 0.537ns (67.701%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.566    -0.598    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=3, routed)           0.537     0.079    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_2[12]
    SLICE_X52Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.124 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     0.124    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2_i_8_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.194 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.194    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2_n_7
    SLICE_X52Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[12]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.249ns (30.766%)  route 0.560ns (69.234%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y95         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q
                         net (fo=3, routed)           0.560     0.101    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_2[3]
    SLICE_X52Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.146 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.146    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_i_4_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.209 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry/O[3]
                         net (fo=1, routed)           0.000     0.209    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_n_4
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.834    -0.839    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[3]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.300     0.017    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     0.122    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.256ns (31.513%)  route 0.556ns (68.487%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.565    -0.599    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=3, routed)           0.556     0.098    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_1[4]
    SLICE_X52Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.143 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.143    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_i_8_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.213 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.213    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_n_7
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.256ns (31.185%)  route 0.565ns (68.815%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.559    -0.605    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q
                         net (fo=3, routed)           0.565     0.101    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_0[8]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.146 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     0.146    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1_i_8_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.216 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.216    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1_n_7
    SLICE_X52Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[8]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.252ns (30.510%)  route 0.574ns (69.490%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.565    -0.599    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=3, routed)           0.574     0.116    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_1[6]
    SLICE_X52Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.161 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_i_6_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.227 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.227    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_n_5
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.252ns (30.481%)  route 0.575ns (69.519%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y95         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           0.575     0.115    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_1[2]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     0.160 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.160    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.226 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry/O[2]
                         net (fo=1, routed)           0.000     0.226    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_n_5
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.834    -0.839    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.300     0.017    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     0.122    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.292ns (35.241%)  route 0.537ns (64.759%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.566    -0.598    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=3, routed)           0.537     0.079    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_2[12]
    SLICE_X52Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.124 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     0.124    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2_i_8_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.230 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.230    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__2_n_6
    SLICE_X52Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y99         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[13]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.251ns (29.869%)  route 0.589ns (70.131%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y95         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.589     0.130    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_0[1]
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045     0.175 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.175    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.240 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry/O[1]
                         net (fo=1, routed)           0.000     0.240    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry_n_6
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.834    -0.839    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.300     0.017    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     0.122    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.252ns (29.645%)  route 0.598ns (70.355%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.559    -0.605    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=3, routed)           0.598     0.134    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_0[10]
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.179 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1_i_6/O
                         net (fo=1, routed)           0.000     0.179    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1_i_6_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.245 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.245    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__1_n_5
    SLICE_X52Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y98         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[10]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_m3_for_arty_a7_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.292ns (34.419%)  route 0.556ns (65.581%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.565    -0.599    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=3, routed)           0.556     0.098    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[15]_1[4]
    SLICE_X52Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.143 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.143    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_i_8_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.249 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.249    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue0__0_carry__0_n_6
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     0.123    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.103ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.728ns  (logic 1.386ns (14.247%)  route 8.342ns (85.753%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.858     9.728    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X78Y155        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X78Y155        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.725ns  (logic 1.386ns (14.253%)  route 8.339ns (85.747%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.854     9.725    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X80Y158        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X80Y158        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.581ns  (logic 1.386ns (14.466%)  route 8.195ns (85.534%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.711     9.581    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X81Y155        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y155        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.571ns  (logic 1.386ns (14.481%)  route 8.185ns (85.519%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.701     9.571    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X81Y156        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.444ns  (logic 1.386ns (14.677%)  route 8.058ns (85.323%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.573     9.444    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X79Y158        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X79Y158        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.449ns  (logic 1.386ns (14.669%)  route 8.063ns (85.331%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.579     9.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X78Y153        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X78Y153        FDCE (Setup_fdce_C_CE)      -0.169    15.831    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.408ns  (logic 1.386ns (14.732%)  route 8.022ns (85.268%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.538     9.408    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X81Y153        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y153        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.408ns  (logic 1.386ns (14.732%)  route 8.022ns (85.268%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.695     4.964    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[1]_0
    SLICE_X76Y158        LUT3 (Prop_lut3_I1_O)        0.124     5.088 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42/O
                         net (fo=1, routed)           0.670     5.758    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_42_n_0
    SLICE_X76Y158        LUT5 (Prop_lut5_I2_O)        0.124     5.882 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20/O
                         net (fo=1, routed)           1.008     6.890    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_20_n_0
    SLICE_X76Y153        LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8/O
                         net (fo=2, routed)           0.956     7.970    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[3]_i_8_n_0
    SLICE_X76Y150        LUT6 (Prop_lut6_I1_O)        0.124     8.094 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_APBcurr[0]_i_4/O
                         net (fo=15, routed)          0.653     8.746    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/MaskLane_cdc_check_reg[0]_0
    SLICE_X78Y151        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.538     9.408    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]_2[0]
    SLICE_X81Y153        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X81Y153        FDCE (Setup_fdce_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.403ns  (logic 1.386ns (14.740%)  route 8.017ns (85.260%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.290     4.560    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.559     6.242    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/APbanksel_reg[5]
    SLICE_X63Y148        LUT6 (Prop_lut6_I4_O)        0.124     6.366 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_6/O
                         net (fo=1, routed)           0.667     7.033    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_1
    SLICE_X63Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_2/O
                         net (fo=5, routed)           0.676     7.833    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X62Y148        LUT5 (Prop_lut5_I2_O)        0.124     7.957 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.312     8.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X63Y149        LUT6 (Prop_lut6_I2_O)        0.124     8.393 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.010     9.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X65Y153        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X65Y153        FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        9.403ns  (logic 1.386ns (14.740%)  route 8.017ns (85.260%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130                                     0.000     0.000 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/C
    SLICE_X88Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[29]/Q
                         net (fo=3, routed)           0.874     1.392    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[29]
    SLICE_X88Y131        LUT4 (Prop_lut4_I0_O)        0.124     1.516 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2/O
                         net (fo=1, routed)           0.629     2.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_2_n_0
    SLICE_X87Y131        LUT5 (Prop_lut5_I1_O)        0.124     2.269 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=126, routed)         2.290     4.560    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[0]_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124     4.684 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_addr_reg[5]_i_1/O
                         net (fo=11, routed)          1.559     6.242    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/APbanksel_reg[5]
    SLICE_X63Y148        LUT6 (Prop_lut6_I4_O)        0.124     6.366 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_ready_i_6/O
                         net (fo=1, routed)           0.667     7.033    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_req_trans_reg_1
    SLICE_X63Y148        LUT6 (Prop_lut6_I5_O)        0.124     7.157 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_ready_i_2/O
                         net (fo=5, routed)           0.676     7.833    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/FSM_onehot_slv_state_reg[3]_0
    SLICE_X62Y148        LUT5 (Prop_lut5_I2_O)        0.124     7.957 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4/O
                         net (fo=3, routed)           0.312     8.269    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_4_n_0
    SLICE_X63Y149        LUT6 (Prop_lut6_I2_O)        0.124     8.393 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg[11]_i_1/O
                         net (fo=13, routed)          1.010     9.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we
    SLICE_X65Y153        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X65Y153        FDRE (Setup_fdre_C_CE)      -0.205    15.795    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  6.392    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.344ns  (logic 1.854ns (17.925%)  route 8.490ns (82.075%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.686     9.212    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X58Y145        LUT5 (Prop_lut5_I3_O)        0.124     9.336 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_3__0/O
                         net (fo=8, routed)           1.507    10.844    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[11]
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.618    18.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
                         clock pessimism              0.000    18.598    
                         clock uncertainty           -0.300    18.297    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    17.731    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.348ns  (logic 1.854ns (17.918%)  route 8.494ns (82.082%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 18.602 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.762     9.289    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y145        LUT5 (Prop_lut5_I3_O)        0.124     9.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_9__0/O
                         net (fo=8, routed)           1.435    10.848    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[5]
    RAMB36_X2Y29         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.622    18.602    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y29         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
                         clock pessimism              0.000    18.602    
                         clock uncertainty           -0.300    18.301    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1
  -------------------------------------------------------------------
                         required time                         17.735    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.318ns  (logic 1.854ns (17.969%)  route 8.464ns (82.031%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.675     9.201    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y145        LUT5 (Prop_lut5_I3_O)        0.124     9.325 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_5__0/O
                         net (fo=8, routed)           1.493    10.818    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[9]
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.618    18.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
                         clock pessimism              0.000    18.598    
                         clock uncertainty           -0.300    18.297    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.731    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.290ns  (logic 1.854ns (18.018%)  route 8.436ns (81.982%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 18.601 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.582     9.109    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y143        LUT5 (Prop_lut5_I3_O)        0.124     9.233 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_4__0/O
                         net (fo=8, routed)           1.558    10.790    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[10]
    RAMB36_X2Y28         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.621    18.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y28         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.000    18.601    
                         clock uncertainty           -0.300    18.300    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.734    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.226ns (20.400%)  route 8.686ns (79.600%))
  Logic Levels:           7  (IBUF=1 LUT4=3 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           6.226     8.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X16Y182        LUT5 (Prop_lut5_I3_O)        0.124     8.332 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_4/O
                         net (fo=2, routed)           0.588     8.920    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_4_n_0
    SLICE_X20Y182        LUT4 (Prop_lut4_I0_O)        0.124     9.044 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_9/O
                         net (fo=1, routed)           0.421     9.465    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_9_n_0
    SLICE_X20Y181        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_6/O
                         net (fo=1, routed)           0.582    10.170    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_6_n_0
    SLICE_X22Y180        LUT4 (Prop_lut4_I0_O)        0.124    10.294 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_4/O
                         net (fo=1, routed)           0.280    10.574    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_4_n_0
    SLICE_X22Y180        LUT5 (Prop_lut5_I2_O)        0.124    10.698 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_2/O
                         net (fo=1, routed)           0.590    11.288    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_2_n_0
    SLICE_X24Y180        LUT4 (Prop_lut4_I2_O)        0.124    11.412 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_1/O
                         net (fo=1, routed)           0.000    11.412    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_i_1_n_0
    SLICE_X24Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.670    18.650    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X24Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg/C
                         clock pessimism              0.000    18.650    
                         clock uncertainty           -0.300    18.349    
    SLICE_X24Y180        FDCE (Setup_fdce_C_D)        0.029    18.378    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/slp_wfe_pend_reg
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 1.854ns (18.070%)  route 8.407ns (81.930%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.734     9.261    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y144        LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_11__0/O
                         net (fo=8, routed)           1.376    10.761    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[3]
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.618    18.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
                         clock pessimism              0.000    18.598    
                         clock uncertainty           -0.300    18.297    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    17.731    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 1.854ns (18.101%)  route 8.389ns (81.899%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.762     9.289    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y145        LUT5 (Prop_lut5_I3_O)        0.124     9.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_9__0/O
                         net (fo=8, routed)           1.330    10.743    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[5]
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.618    18.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
                         clock pessimism              0.000    18.598    
                         clock uncertainty           -0.300    18.297    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.731    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 1.854ns (18.265%)  route 8.297ns (81.735%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.647     9.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y146        LUT5 (Prop_lut5_I3_O)        0.124     9.298 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_12__0/O
                         net (fo=8, routed)           1.353    10.651    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[2]
    RAMB36_X1Y26         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.530    18.510    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X1Y26         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
                         clock pessimism              0.000    18.510    
                         clock uncertainty           -0.300    18.209    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    17.643    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0
  -------------------------------------------------------------------
                         required time                         17.643    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 1.854ns (18.136%)  route 8.369ns (81.864%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.647     9.174    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y146        LUT5 (Prop_lut5_I3_O)        0.124     9.298 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_12__0/O
                         net (fo=8, routed)           1.425    10.723    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[2]
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.618    18.598    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y27         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
                         clock pessimism              0.000    18.598    
                         clock uncertainty           -0.300    18.297    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    17.731    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1
  -------------------------------------------------------------------
                         required time                         17.731    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        10.208ns  (logic 1.854ns (18.163%)  route 8.354ns (81.837%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 18.601 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.982 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           5.822     7.804    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.124     7.928 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.474     8.403    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_20/O
                         net (fo=36, routed)          0.762     9.289    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg
    SLICE_X59Y145        LUT5 (Prop_lut5_I3_O)        0.124     9.413 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/genblk3[1].ram_block_reg_0_0_i_9__0/O
                         net (fo=8, routed)           1.295    10.708    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[5]
    RAMB36_X2Y28         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.621    18.601    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y28         RAMB36E1                                     r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
                         clock pessimism              0.000    18.601    
                         clock uncertainty           -0.300    18.300    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.734    m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0
  -------------------------------------------------------------------
                         required time                         17.734    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  7.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.664ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.250ns (9.070%)  route 2.506ns (90.930%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.506     3.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X25Y182        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.917    -0.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X25Y182        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]/C
                         clock pessimism              0.000    -0.756    
                         clock uncertainty            0.300    -0.455    
    SLICE_X25Y182        FDCE (Hold_fdce_C_D)         0.047    -0.408    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[16]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.977ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/itcm_phase_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.340ns (11.242%)  route 2.684ns (88.758%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.500     3.250    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.045     3.295 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.183     3.479    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X55Y147        LUT6 (Prop_lut6_I4_O)        0.045     3.524 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_i_1/O
                         net (fo=1, routed)           0.000     3.524    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION_n_288
    SLICE_X55Y147        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/itcm_phase_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.828    -0.844    m3_for_arty_a7_i/Cortex_M3_0/inst/HCLK
    SLICE_X55Y147        FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/itcm_phase_reg_reg/C
                         clock pessimism              0.000    -0.844    
                         clock uncertainty            0.300    -0.544    
    SLICE_X55Y147        FDRE (Hold_fdre_C_D)         0.091    -0.453    m3_for_arty_a7_i/Cortex_M3_0/inst/itcm_phase_reg_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.053ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.340ns (11.116%)  route 2.718ns (88.884%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.326     3.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X25Y181        LUT4 (Prop_lut4_I0_O)        0.045     3.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[19]_i_6/O
                         net (fo=1, routed)           0.280     3.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state_reg[19]_2
    SLICE_X23Y180        LUT6 (Prop_lut6_I4_O)        0.045     3.447 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state[19]_i_1/O
                         net (fo=20, routed)          0.111     3.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[19]_1[0]
    SLICE_X21Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.916    -0.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X21Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.300    -0.456    
    SLICE_X21Y180        FDCE (Hold_fdce_C_CE)       -0.039    -0.495    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.340ns (11.116%)  route 2.718ns (88.884%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.326     3.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X25Y181        LUT4 (Prop_lut4_I0_O)        0.045     3.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[19]_i_6/O
                         net (fo=1, routed)           0.280     3.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state_reg[19]_2
    SLICE_X23Y180        LUT6 (Prop_lut6_I4_O)        0.045     3.447 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state[19]_i_1/O
                         net (fo=20, routed)          0.111     3.558    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[19]_1[0]
    SLICE_X21Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.916    -0.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X21Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[8]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.300    -0.456    
    SLICE_X21Y180        FDCE (Hold_fdce_C_CE)       -0.039    -0.495    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.056ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.340ns (10.648%)  route 2.852ns (89.352%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.681     3.431    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X16Y182        LUT5 (Prop_lut5_I3_O)        0.045     3.476 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_4/O
                         net (fo=2, routed)           0.171     3.647    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_4_n_0
    SLICE_X22Y181        LUT5 (Prop_lut5_I4_O)        0.045     3.692 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[16]_i_1/O
                         net (fo=1, routed)           0.000     3.692    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/next_pend_state[16]
    SLICE_X22Y181        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.917    -0.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X22Y181        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]/C
                         clock pessimism              0.000    -0.756    
                         clock uncertainty            0.300    -0.455    
    SLICE_X22Y181        FDCE (Hold_fdce_C_D)         0.092    -0.363    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.089ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uHtransSquelch/ValidReg_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.340ns (10.894%)  route 2.780ns (89.106%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.497     3.247    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X53Y149        LUT4 (Prop_lut4_I1_O)        0.045     3.292 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ValidReg_i_2/O
                         net (fo=1, routed)           0.082     3.374    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ValidReg_i_2_n_0
    SLICE_X53Y149        LUT5 (Prop_lut5_I1_O)        0.045     3.419 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/ValidReg_i_1/O
                         net (fo=2, routed)           0.201     3.620    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uHtransSquelch/Valid
    SLICE_X53Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uHtransSquelch/ValidReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.828    -0.844    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uHtransSquelch/HCLK
    SLICE_X53Y147        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uHtransSquelch/ValidReg_reg/C
                         clock pessimism              0.000    -0.844    
                         clock uncertainty            0.300    -0.544    
    SLICE_X53Y147        FDCE (Hold_fdce_C_D)         0.075    -0.469    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uHtransSquelch/ValidReg_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.124ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.385ns (12.144%)  route 2.785ns (87.856%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.500     3.250    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/CFGITCMEN[0]
    SLICE_X52Y149        LUT5 (Prop_lut5_I0_O)        0.045     3.295 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we[3]_i_3/O
                         net (fo=7, routed)           0.154     3.449    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_memory_sel
    SLICE_X53Y147        LUT6 (Prop_lut6_I2_O)        0.045     3.494 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/AhbDataValid_i_2__0/O
                         net (fo=3, routed)           0.131     3.625    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HtransSquelched[0]
    SLICE_X53Y146        LUT3 (Prop_lut3_I0_O)        0.045     3.670 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_i_1/O
                         net (fo=1, routed)           0.000     3.670    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_i_1_n_0
    SLICE_X53Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.827    -0.845    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X53Y146        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg/C
                         clock pessimism              0.000    -0.845    
                         clock uncertainty            0.300    -0.545    
    SLICE_X53Y146        FDCE (Hold_fdce_C_D)         0.091    -0.454    m3_for_arty_a7_i/Cortex_M3_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/AhbDataValid_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.141ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.340ns (10.805%)  route 2.806ns (89.195%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.326     3.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X25Y181        LUT4 (Prop_lut4_I0_O)        0.045     3.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[19]_i_6/O
                         net (fo=1, routed)           0.280     3.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state_reg[19]_2
    SLICE_X23Y180        LUT6 (Prop_lut6_I4_O)        0.045     3.447 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state[19]_i_1/O
                         net (fo=20, routed)          0.199     3.646    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[19]_1[0]
    SLICE_X22Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.916    -0.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X22Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.300    -0.456    
    SLICE_X22Y180        FDCE (Hold_fdce_C_CE)       -0.039    -0.495    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.141ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.340ns (10.805%)  route 2.806ns (89.195%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.326     3.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X25Y181        LUT4 (Prop_lut4_I0_O)        0.045     3.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[19]_i_6/O
                         net (fo=1, routed)           0.280     3.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state_reg[19]_2
    SLICE_X23Y180        LUT6 (Prop_lut6_I4_O)        0.045     3.447 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state[19]_i_1/O
                         net (fo=20, routed)          0.199     3.646    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[19]_1[0]
    SLICE_X22Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.916    -0.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X22Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.300    -0.456    
    SLICE_X22Y180        FDCE (Hold_fdce_C_CE)       -0.039    -0.495    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[13]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.141ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.340ns (10.805%)  route 2.806ns (89.195%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.123ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    R16                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.750 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=9, routed)           2.326     3.076    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/prev_int_pend_reg[19]_0[15]
    SLICE_X25Y181        LUT4 (Prop_lut4_I0_O)        0.045     3.121 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state[19]_i_6/O
                         net (fo=1, routed)           0.280     3.402    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state_reg[19]_2
    SLICE_X23Y180        LUT6 (Prop_lut6_I4_O)        0.045     3.447 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/pend_state[19]_i_1/O
                         net (fo=20, routed)          0.199     3.646    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[19]_1[0]
    SLICE_X22Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.916    -0.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/HCLK
    SLICE_X22Y180        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[15]/C
                         clock pessimism              0.000    -0.757    
                         clock uncertainty            0.300    -0.456    
    SLICE_X22Y180        FDCE (Hold_fdce_C_CE)       -0.039    -0.495    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/pend_state_reg[15]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           3.646    
  -------------------------------------------------------------------
                         slack                                  4.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.884ns  (logic 0.766ns (19.724%)  route 3.118ns (80.276%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X70Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDCE (Prop_fdce_C_Q)         0.518     9.611 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[2]/Q
                         net (fo=6, routed)           1.359    10.970    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg_n_0_[2]
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.124    11.094 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           1.759    12.853    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[2]_i_2_n_0
    SLICE_X70Y99         LUT4 (Prop_lut4_I0_O)        0.124    12.977 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    12.977    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[2]
    SLICE_X70Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X70Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X70Y99         FDRE (Setup_fdre_C_D)        0.077    18.665    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.328ns  (logic 0.704ns (21.155%)  route 2.624ns (78.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]/Q
                         net (fo=5, routed)           1.339    10.889    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[4]
    SLICE_X69Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.013 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           1.285    12.297    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[4]_i_2_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.421 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    12.421    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[4]
    SLICE_X71Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X71Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)        0.029    18.617    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.401ns  (logic 0.704ns (20.701%)  route 2.697ns (79.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 18.576 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[0]/Q
                         net (fo=9, routed)           1.505    11.054    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[0]
    SLICE_X70Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.178 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           1.192    12.370    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[0]_i_4_n_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I2_O)        0.124    12.494 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    12.494    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[0]
    SLICE_X72Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.596    18.576    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.395    18.971    
                         clock uncertainty           -0.300    18.671    
    SLICE_X72Y99         FDRE (Setup_fdre_C_D)        0.031    18.702    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.702    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.287ns  (logic 0.766ns (23.304%)  route 2.521ns (76.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X70Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.518     9.611 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[1]/Q
                         net (fo=7, routed)           1.380    10.992    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min[1]
    SLICE_X69Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.116 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           1.141    12.256    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[1]_i_2_n_0
    SLICE_X69Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.380 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    12.380    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[1]
    SLICE_X69Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X69Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X69Y98         FDRE (Setup_fdre_C_D)        0.029    18.617    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.339ns  (logic 0.704ns (21.087%)  route 2.635ns (78.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[5]/Q
                         net (fo=6, routed)           1.178    10.727    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min[5]
    SLICE_X69Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.851 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           1.457    12.308    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[5]_i_2_n_0
    SLICE_X70Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.432 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    12.432    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[5]
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X70Y98         FDRE (Setup_fdre_C_D)        0.081    18.669    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.160ns  (logic 0.704ns (22.276%)  route 2.456ns (77.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X69Y94         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min_reg[3]/Q
                         net (fo=6, routed)           1.177    10.726    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/min[3]
    SLICE_X69Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.850 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           1.280    12.130    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[3]_i_2_n_0
    SLICE_X70Y98         LUT4 (Prop_lut4_I0_O)        0.124    12.254 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    12.254    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[3]
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X70Y98         FDRE (Setup_fdre_C_D)        0.077    18.665    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.528ns  (logic 0.580ns (22.940%)  route 1.948ns (77.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[6]/Q
                         net (fo=6, routed)           1.948    11.498    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[6]
    SLICE_X68Y99         LUT6 (Prop_lut6_I1_O)        0.124    11.622 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.622    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[6]
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X68Y99         FDRE (Setup_fdre_C_D)        0.029    18.617    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.365ns  (logic 0.580ns (24.526%)  route 1.785ns (75.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]/Q
                         net (fo=4, routed)           1.785    11.334    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]
    SLICE_X68Y99         LUT6 (Prop_lut6_I1_O)        0.124    11.458 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    11.458    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[8]
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X68Y99         FDRE (Setup_fdre_C_D)        0.031    18.619    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.347ns  (logic 0.580ns (24.712%)  route 1.767ns (75.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.633     9.093    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.456     9.549 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]/Q
                         net (fo=5, routed)           1.767    11.316    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.124    11.440 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.440    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[7]
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X69Y99         FDRE (Setup_fdre_C_D)        0.029    18.617    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@20.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.580ns (24.756%)  route 1.763ns (75.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 9.094 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070     5.645 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.719     7.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.634     9.094    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.456     9.550 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]/Q
                         net (fo=3, routed)           1.763    11.313    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]
    SLICE_X69Y99         LUT6 (Prop_lut6_I2_O)        0.124    11.437 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    11.437    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[9]
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.513    18.493    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.395    18.888    
                         clock uncertainty           -0.300    18.588    
    SLICE_X69Y99         FDRE (Setup_fdre_C_D)        0.031    18.619    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                  7.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.703%)  route 0.671ns (78.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.568    -0.596    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]/Q
                         net (fo=5, routed)           0.671     0.216    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[7]
    SLICE_X69Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.261 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     0.261    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[7]
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X69Y99         FDRE (Hold_fdre_C_D)         0.091     0.115    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.335%)  route 0.686ns (78.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.568    -0.596    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]/Q
                         net (fo=4, routed)           0.686     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[8]
    SLICE_X68Y99         LUT6 (Prop_lut6_I1_O)        0.045     0.276 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[8]
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.092     0.116    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.358%)  route 0.685ns (78.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.569    -0.595    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]/Q
                         net (fo=3, routed)           0.685     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[9]
    SLICE_X69Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.276 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.276    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[9]
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X69Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X69Y99         FDRE (Hold_fdre_C_D)         0.092     0.116    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.945%)  route 0.747ns (80.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.569    -0.595    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]/Q
                         net (fo=6, routed)           0.747     0.292    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/ms_reg[6]
    SLICE_X68Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.337 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[6]
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X68Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.091     0.115    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.231ns (22.423%)  route 0.799ns (77.577%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.568    -0.596    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X67Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.189    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[5]
    SLICE_X69Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.144 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.533     0.389    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[5]_i_2_n_0
    SLICE_X70Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.434 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.434    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[5]
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X70Y98         FDRE (Hold_fdre_C_D)         0.121     0.145    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.254ns (25.070%)  route 0.759ns (74.930%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.598    -0.566    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/Q
                         net (fo=2, routed)           0.414     0.012    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag
    SLICE_X72Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.057 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.345     0.402    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[0]_i_3_n_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I1_O)        0.045     0.447 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.447    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[0]
    SLICE_X72Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.868    -0.805    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X72Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.300     0.051    
    SLICE_X72Y99         FDRE (Hold_fdre_C_D)         0.092     0.143    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.231ns (23.371%)  route 0.757ns (76.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[4]/Q
                         net (fo=3, routed)           0.332    -0.095    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour[4]
    SLICE_X72Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.050 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.425     0.375    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[4]_i_3_n_0
    SLICE_X71Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.420 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.420    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[4]
    SLICE_X71Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X71Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X71Y98         FDRE (Hold_fdre_C_D)         0.091     0.115    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.231ns (22.996%)  route 0.774ns (77.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/Q
                         net (fo=5, routed)           0.330    -0.097    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour[1]
    SLICE_X73Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.052 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.443     0.391    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[1]_i_3_n_0
    SLICE_X69Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.436 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.436    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[1]
    SLICE_X69Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X69Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X69Y98         FDRE (Hold_fdre_C_D)         0.091     0.115    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.254ns (23.906%)  route 0.809ns (76.094%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.568    -0.596    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X70Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg[3]/Q
                         net (fo=6, routed)           0.348    -0.084    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sec_reg_n_0_[3]
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.039 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.461     0.421    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[3]_i_2_n_0
    SLICE_X70Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.466 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.466    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[3]
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X70Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X70Y98         FDRE (Hold_fdre_C_D)         0.120     0.144    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.231ns (18.930%)  route 0.989ns (81.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/Q
                         net (fo=4, routed)           0.375    -0.052    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour[2]
    SLICE_X72Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.007 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.614     0.607    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[2]_i_3_n_0
    SLICE_X70Y99         LUT4 (Prop_lut4_I1_O)        0.045     0.652 r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.652    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/reg_data_out[2]
    SLICE_X70Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.841    -0.832    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X70Y99         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.300     0.024    
    SLICE_X70Y99         FDRE (Hold_fdre_C_D)         0.120     0.144    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.380ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.451ns (47.784%)  route 3.771ns (52.216%))
  Logic Levels:           13  (CARRY4=9 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.252    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.491 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[31]_i_9/O[2]
                         net (fo=1, routed)           1.199     5.690    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[30]
    SLICE_X60Y128        LUT6 (Prop_lut6_I3_O)        0.302     5.992 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[30]_i_6/O
                         net (fo=1, routed)           0.000     5.992    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[30]_i_6_n_0
    SLICE_X60Y128        MUXF7 (Prop_muxf7_I0_O)      0.209     6.201 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     6.201    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[30]
    SLICE_X60Y128        MUXF8 (Prop_muxf8_I1_O)      0.088     6.289 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     6.289    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[30]
    SLICE_X60Y128        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.481    18.460    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X60Y128        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.395    18.855    
                         clock uncertainty           -0.300    18.556    
    SLICE_X60Y128        FDRE (Setup_fdre_C_D)        0.113    18.669    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 12.380    

Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 3.431ns (47.763%)  route 3.752ns (52.237%))
  Logic Levels:           13  (CARRY4=9 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.252    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.474 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[31]_i_9/O[0]
                         net (fo=1, routed)           1.181     5.654    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[28]
    SLICE_X62Y129        LUT6 (Prop_lut6_I3_O)        0.299     5.953 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[28]_i_6/O
                         net (fo=1, routed)           0.000     5.953    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[28]_i_6_n_0
    SLICE_X62Y129        MUXF7 (Prop_muxf7_I0_O)      0.209     6.162 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     6.162    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[28]
    SLICE_X62Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     6.250 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     6.250    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[28]
    SLICE_X62Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.484    18.463    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.395    18.858    
                         clock uncertainty           -0.300    18.559    
    SLICE_X62Y129        FDRE (Setup_fdre_C_D)        0.113    18.672    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                 12.421    

Slack (MET) :             12.450ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 3.529ns (49.362%)  route 3.620ns (50.638%))
  Logic Levels:           13  (CARRY4=9 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 18.458 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.252    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.565 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[31]_i_9/O[3]
                         net (fo=1, routed)           1.049     5.613    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[31]
    SLICE_X58Y127        LUT6 (Prop_lut6_I3_O)        0.306     5.919 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[31]_i_7/O
                         net (fo=1, routed)           0.000     5.919    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[31]_i_7_n_0
    SLICE_X58Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     6.128 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[31]_i_4/O
                         net (fo=1, routed)           0.000     6.128    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[31]
    SLICE_X58Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     6.216 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     6.216    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[31]
    SLICE_X58Y127        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.479    18.458    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X58Y127        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.395    18.853    
                         clock uncertainty           -0.300    18.554    
    SLICE_X58Y127        FDRE (Setup_fdre_C_D)        0.113    18.667    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.450    

Slack (MET) :             12.503ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 3.424ns (48.593%)  route 3.622ns (51.407%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.451 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/O[3]
                         net (fo=1, routed)           1.051     5.501    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[27]
    SLICE_X59Y126        LUT6 (Prop_lut6_I3_O)        0.306     5.807 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[27]_i_6/O
                         net (fo=1, routed)           0.000     5.807    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[27]_i_6_n_0
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     6.019 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[27]_i_3/O
                         net (fo=1, routed)           0.000     6.019    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]
    SLICE_X59Y126        MUXF8 (Prop_muxf8_I1_O)      0.094     6.113 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     6.113    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[27]
    SLICE_X59Y126        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.478    18.457    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X59Y126        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.395    18.852    
                         clock uncertainty           -0.300    18.553    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)        0.064    18.617    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                 12.503    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 3.346ns (48.464%)  route 3.558ns (51.536%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.377 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/O[2]
                         net (fo=1, routed)           0.986     5.363    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[26]
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.302     5.665 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[26]_i_6/O
                         net (fo=1, routed)           0.000     5.665    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[26]_i_6_n_0
    SLICE_X59Y129        MUXF7 (Prop_muxf7_I0_O)      0.212     5.877 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     5.877    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[26]
    SLICE_X59Y129        MUXF8 (Prop_muxf8_I1_O)      0.094     5.971 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     5.971    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[26]
    SLICE_X59Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.482    18.461    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X59Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.395    18.856    
                         clock uncertainty           -0.300    18.557    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.064    18.621    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.800ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 3.547ns (52.137%)  route 3.256ns (47.863%))
  Logic Levels:           13  (CARRY4=9 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.252 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.252    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.586 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.684     5.270    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[29]
    SLICE_X58Y129        LUT6 (Prop_lut6_I3_O)        0.303     5.573 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[29]_i_6/O
                         net (fo=1, routed)           0.000     5.573    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[29]_i_6_n_0
    SLICE_X58Y129        MUXF7 (Prop_muxf7_I0_O)      0.209     5.782 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[29]_i_3/O
                         net (fo=1, routed)           0.000     5.782    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[29]
    SLICE_X58Y129        MUXF8 (Prop_muxf8_I1_O)      0.088     5.870 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     5.870    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[29]
    SLICE_X58Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.482    18.461    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X58Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.395    18.856    
                         clock uncertainty           -0.300    18.557    
    SLICE_X58Y129        FDRE (Setup_fdre_C_D)        0.113    18.670    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                 12.800    

Slack (MET) :             12.886ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 3.442ns (51.672%)  route 3.219ns (48.328%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.472 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/O[1]
                         net (fo=1, routed)           0.648     5.119    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[25]
    SLICE_X59Y125        LUT6 (Prop_lut6_I3_O)        0.303     5.422 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[25]_i_6/O
                         net (fo=1, routed)           0.000     5.422    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[25]_i_6_n_0
    SLICE_X59Y125        MUXF7 (Prop_muxf7_I0_O)      0.212     5.634 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     5.634    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[25]
    SLICE_X59Y125        MUXF8 (Prop_muxf8_I1_O)      0.094     5.728 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     5.728    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[25]
    SLICE_X59Y125        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.476    18.455    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X59Y125        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.395    18.850    
                         clock uncertainty           -0.300    18.551    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)        0.064    18.615    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                 12.886    

Slack (MET) :             12.957ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 3.065ns (46.471%)  route 3.530ns (53.529%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 18.460 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.092 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.959     5.050    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[23]
    SLICE_X51Y122        LUT6 (Prop_lut6_I3_O)        0.306     5.356 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[23]_i_6/O
                         net (fo=1, routed)           0.000     5.356    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[23]_i_6_n_0
    SLICE_X51Y122        MUXF7 (Prop_muxf7_I0_O)      0.212     5.568 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     5.568    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]
    SLICE_X51Y122        MUXF8 (Prop_muxf8_I1_O)      0.094     5.662 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     5.662    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[23]
    SLICE_X51Y122        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.481    18.460    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X51Y122        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.395    18.855    
                         clock uncertainty           -0.300    18.556    
    SLICE_X51Y122        FDRE (Setup_fdre_C_D)        0.064    18.620    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         18.620    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                 12.957    

Slack (MET) :             13.151ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 3.317ns (51.446%)  route 3.131ns (48.554%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.521 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.521    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.638 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.638    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[15]_i_2_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.755 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.755    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[19]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.994 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[23]_i_2/O[2]
                         net (fo=2, routed)           1.444     3.439    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[22]
    SLICE_X55Y122        LUT4 (Prop_lut4_I0_O)        0.301     3.740 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10/O
                         net (fo=1, routed)           0.000     3.740    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_10_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.138 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.138    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.360 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[27]_i_8/O[0]
                         net (fo=1, routed)           0.559     4.918    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[24]
    SLICE_X58Y126        LUT6 (Prop_lut6_I3_O)        0.299     5.217 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[24]_i_6/O
                         net (fo=1, routed)           0.000     5.217    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[24]_i_6_n_0
    SLICE_X58Y126        MUXF7 (Prop_muxf7_I0_O)      0.209     5.426 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[24]_i_3/O
                         net (fo=1, routed)           0.000     5.426    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[24]
    SLICE_X58Y126        MUXF8 (Prop_muxf8_I1_O)      0.088     5.514 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     5.514    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[24]
    SLICE_X58Y126        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.478    18.457    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X58Y126        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.395    18.852    
                         clock uncertainty           -0.300    18.553    
    SLICE_X58Y126        FDRE (Setup_fdre_C_D)        0.113    18.666    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                 13.151    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 3.446ns (54.277%)  route 2.903ns (45.723%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.607    -0.933    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDCE (Prop_fdce_C_Q)         0.456    -0.477 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[0]/Q
                         net (fo=3, routed)           1.128     0.650    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[0]
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.287 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.287    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[3]_i_2_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.404 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.404    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[7]_i_2_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.727 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/pre_sinh_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.837     2.564    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/data1[9]
    SLICE_X55Y119        LUT4 (Prop_lut4_I0_O)        0.306     2.870 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[11]_i_11/O
                         net (fo=1, routed)           0.000     2.870    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[11]_i_11_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.420    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[11]_i_8_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.534 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.534    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[15]_i_8_n_0
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.868 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[19]_i_8/O[1]
                         net (fo=1, routed)           0.938     4.807    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[17]
    SLICE_X52Y121        LUT6 (Prop_lut6_I3_O)        0.303     5.110 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.000     5.110    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[17]_i_6_n_0
    SLICE_X52Y121        MUXF7 (Prop_muxf7_I0_O)      0.212     5.322 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     5.322    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[17]
    SLICE_X52Y121        MUXF8 (Prop_muxf8_I1_O)      0.094     5.416 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     5.416    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[17]
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.476    18.455    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.395    18.850    
                         clock uncertainty           -0.300    18.551    
    SLICE_X52Y121        FDRE (Setup_fdre_C_D)        0.064    18.615    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 13.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.500ns (61.762%)  route 0.310ns (38.238%))
  Logic Levels:           5  (CARRY4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.553    -0.611    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X47Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[2]/Q
                         net (fo=3, routed)           0.197    -0.274    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/cosh[2]
    SLICE_X55Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.157 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.157    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_i_8_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.103 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[7]_i_8/O[0]
                         net (fo=1, routed)           0.113     0.010    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[4]
    SLICE_X55Y116        LUT6 (Prop_lut6_I3_O)        0.107     0.117 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[4]_i_6/O
                         net (fo=1, routed)           0.000     0.117    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[4]_i_6_n_0
    SLICE_X55Y116        MUXF7 (Prop_muxf7_I0_O)      0.062     0.179 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.179    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[4]
    SLICE_X55Y116        MUXF8 (Prop_muxf8_I1_O)      0.019     0.198 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.198    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[4]
    SLICE_X55Y116        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.821    -0.852    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y116        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.300     0.004    
    SLICE_X55Y116        FDRE (Hold_fdre_C_D)         0.105     0.109    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.480ns (59.357%)  route 0.329ns (40.643%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.548    -0.616    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X49Y123        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/yout_reg[20]/Q
                         net (fo=3, routed)           0.231    -0.244    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/y14[20]
    SLICE_X55Y122        LUT4 (Prop_lut4_I2_O)        0.045    -0.199 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_12/O
                         net (fo=1, routed)           0.000    -0.199    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[23]_i_12_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.093 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[23]_i_8/O[1]
                         net (fo=1, routed)           0.098     0.004    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[21]
    SLICE_X53Y122        LUT6 (Prop_lut6_I3_O)        0.107     0.111 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[21]_i_6/O
                         net (fo=1, routed)           0.000     0.111    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[21]_i_6_n_0
    SLICE_X53Y122        MUXF7 (Prop_muxf7_I0_O)      0.062     0.173 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[21]_i_3/O
                         net (fo=1, routed)           0.000     0.173    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[21]
    SLICE_X53Y122        MUXF8 (Prop_muxf8_I1_O)      0.019     0.192 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.192    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[21]
    SLICE_X53Y122        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.814    -0.858    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X53Y122        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.300    -0.002    
    SLICE_X53Y122        FDRE (Hold_fdre_C_D)         0.105     0.103    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.267ns (30.939%)  route 0.596ns (69.061%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.554    -0.610    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/clk
    SLICE_X55Y134        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[20]/Q
                         net (fo=1, routed)           0.596     0.127    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/cos[20]
    SLICE_X50Y123        LUT6 (Prop_lut6_I1_O)        0.045     0.172 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[20]_i_6/O
                         net (fo=1, routed)           0.000     0.172    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[20]_i_6_n_0
    SLICE_X50Y123        MUXF7 (Prop_muxf7_I0_O)      0.062     0.234 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     0.234    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[20]
    SLICE_X50Y123        MUXF8 (Prop_muxf8_I1_O)      0.019     0.253 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.253    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[20]
    SLICE_X50Y123        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.814    -0.859    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X50Y123        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.300    -0.003    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.134     0.131    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.476ns (54.012%)  route 0.405ns (45.988%))
  Logic Levels:           4  (CARRY4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.553    -0.611    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X47Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[1]/Q
                         net (fo=3, routed)           0.194    -0.277    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/cosh[1]
    SLICE_X55Y117        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.131 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.212     0.081    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/expout[2]
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.108     0.189 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[2]_i_6/O
                         net (fo=1, routed)           0.000     0.189    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[2]_i_6_n_0
    SLICE_X56Y114        MUXF7 (Prop_muxf7_I0_O)      0.062     0.251 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.251    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[2]
    SLICE_X56Y114        MUXF8 (Prop_muxf8_I1_O)      0.019     0.270 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.270    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[2]
    SLICE_X56Y114        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.824    -0.849    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X56Y114        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.300     0.007    
    SLICE_X56Y114        FDRE (Hold_fdre_C_D)         0.134     0.141    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.267ns (31.497%)  route 0.581ns (68.503%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.553    -0.611    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/clk
    SLICE_X55Y133        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[17]/Q
                         net (fo=1, routed)           0.581     0.111    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/cos[17]
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.045     0.156 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.000     0.156    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[17]_i_6_n_0
    SLICE_X52Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     0.218 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     0.218    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[17]
    SLICE_X52Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.237 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.237    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[17]
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.816    -0.857    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y121        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.557    -0.301    
                         clock uncertainty            0.300    -0.001    
    SLICE_X52Y121        FDRE (Hold_fdre_C_D)         0.105     0.104    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.283ns (33.179%)  route 0.570ns (66.821%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.553    -0.611    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/clk
    SLICE_X47Y118        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/xout_reg[0]/Q
                         net (fo=3, routed)           0.570     0.100    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/cosh[0]
    SLICE_X52Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.145 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[0]_i_5/O
                         net (fo=1, routed)           0.000     0.145    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata[0]_i_5_n_0
    SLICE_X52Y117        MUXF7 (Prop_muxf7_I1_O)      0.074     0.219 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.219    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[0]_i_2_n_0
    SLICE_X52Y117        MUXF8 (Prop_muxf8_I0_O)      0.023     0.242 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.242    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[0]
    SLICE_X52Y117        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.819    -0.853    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X52Y117        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.300     0.003    
    SLICE_X52Y117        FDRE (Hold_fdre_C_D)         0.105     0.108    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.267ns (30.036%)  route 0.622ns (69.964%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.552    -0.612    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/clk
    SLICE_X55Y132        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[15]/Q
                         net (fo=1, routed)           0.622     0.151    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/cos[15]
    SLICE_X58Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.196 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[15]_i_6/O
                         net (fo=1, routed)           0.000     0.196    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[15]_i_6_n_0
    SLICE_X58Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.258 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[15]_i_3/O
                         net (fo=1, routed)           0.000     0.258    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[15]
    SLICE_X58Y115        MUXF8 (Prop_muxf8_I1_O)      0.019     0.277 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.277    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[15]
    SLICE_X58Y115        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.825    -0.848    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X58Y115        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.300     0.008    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.134     0.142    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.267ns (30.133%)  route 0.619ns (69.867%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.554    -0.610    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/clk
    SLICE_X55Y136        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[28]/Q
                         net (fo=1, routed)           0.619     0.150    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/cos[28]
    SLICE_X62Y129        LUT6 (Prop_lut6_I1_O)        0.045     0.195 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[28]_i_6/O
                         net (fo=1, routed)           0.000     0.195    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[28]_i_6_n_0
    SLICE_X62Y129        MUXF7 (Prop_muxf7_I0_O)      0.062     0.257 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     0.257    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[28]
    SLICE_X62Y129        MUXF8 (Prop_muxf8_I1_O)      0.019     0.276 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.276    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[28]
    SLICE_X62Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.822    -0.851    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X62Y129        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.300     0.005    
    SLICE_X62Y129        FDRE (Hold_fdre_C_D)         0.134     0.139    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.267ns (30.858%)  route 0.598ns (69.142%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.551    -0.613    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/clk
    SLICE_X55Y131        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[11]/Q
                         net (fo=1, routed)           0.598     0.126    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/cos[11]
    SLICE_X59Y114        LUT6 (Prop_lut6_I1_O)        0.045     0.171 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[11]_i_6/O
                         net (fo=1, routed)           0.000     0.171    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[11]_i_6_n_0
    SLICE_X59Y114        MUXF7 (Prop_muxf7_I0_O)      0.062     0.233 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     0.233    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[11]
    SLICE_X59Y114        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.252    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[11]
    SLICE_X59Y114        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.826    -0.847    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X59Y114        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.300     0.009    
    SLICE_X59Y114        FDRE (Hold_fdre_C_D)         0.105     0.114    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.267ns (30.885%)  route 0.598ns (69.115%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.550    -0.614    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/clk
    SLICE_X55Y130        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/xout_reg[7]/Q
                         net (fo=1, routed)           0.598     0.124    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/cos[7]
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.045     0.169 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[7]_i_6/O
                         net (fo=1, routed)           0.000     0.169    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata[7]_i_6_n_0
    SLICE_X55Y113        MUXF7 (Prop_muxf7_I0_O)      0.062     0.231 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line15/axi_rdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     0.231    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[7]
    SLICE_X55Y113        MUXF8 (Prop_muxf8_I1_O)      0.019     0.250 r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line14/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.250    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/reg_data_out[7]
    SLICE_X55Y113        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.822    -0.850    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y113        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.300     0.006    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.105     0.111    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.806ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.806ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        4.138ns  (logic 0.704ns (17.011%)  route 3.434ns (82.989%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=7, routed)           0.981     1.437    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X83Y135        LUT2 (Prop_lut2_I1_O)        0.124     1.561 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     1.994    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_RECEIVE_FIFO_II/wr_rst_busy
    SLICE_X83Y135        LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI_i_1/O
                         net (fo=2, routed)           2.020     4.138    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Rx_FIFO_Full
    SLICE_X60Y139        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X60Y139        FDRE (Setup_fdre_C_D)       -0.056    15.944    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI
  -------------------------------------------------------------------
                         required time                         15.944    
                         arrival time                          -4.138    
  -------------------------------------------------------------------
                         slack                                 11.806    

Slack (MET) :             12.311ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.766ns  (logic 2.578ns (68.454%)  route 1.188ns (31.546%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[0]
                         net (fo=2, routed)           1.188     3.642    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Look_up_op[0]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC_i_1/O
                         net (fo=1, routed)           0.000     3.766    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPISR_0_CMD_Error_int
    SLICE_X6Y98          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.077    16.077    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         16.077    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 12.311    

Slack (MET) :             12.391ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.638ns  (logic 2.578ns (70.868%)  route 1.060ns (29.132%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[0]
                         net (fo=2, routed)           1.060     3.514    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Look_up_op[0]
    SLICE_X9Y161         LUT2 (Prop_lut2_I1_O)        0.124     3.638 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC_i_1/O
                         net (fo=1, routed)           0.000     3.638    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPISR_0_CMD_Error_int
    SLICE_X9Y161         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X9Y161         FDRE (Setup_fdre_C_D)        0.029    16.029    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                 12.391    

Slack (MET) :             12.426ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.037%)  route 2.809ns (79.963%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/Q
                         net (fo=7, routed)           0.981     1.437    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_d1
    SLICE_X83Y135        LUT2 (Prop_lut2_I1_O)        0.124     1.561 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.433     1.994    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_RECEIVE_FIFO_II/wr_rst_busy
    SLICE_X83Y135        LUT3 (Prop_lut3_I0_O)        0.124     2.118 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI_i_1/O
                         net (fo=2, routed)           1.395     3.513    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/Rx_FIFO_Full
    SLICE_X65Y143        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X65Y143        FDRE (Setup_fdre_C_D)       -0.061    15.939    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.Rx_FIFO_Full_SYNC_SPI2AXI4
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 12.426    

Slack (MET) :             13.964ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.975ns  (logic 0.456ns (23.087%)  route 1.519ns (76.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X4Y158         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=13, routed)          1.519     1.975    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X11Y149        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y149        FDRE (Setup_fdre_C_D)       -0.061    15.939    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 13.964    

Slack (MET) :             14.474ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.098%)  route 0.965ns (67.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y154                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
    SLICE_X17Y154        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.965     1.421    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_n_0
    SLICE_X25Y154        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X25Y154        FDRE (Setup_fdre_C_D)       -0.105    15.895    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                 14.474    

Slack (MET) :             14.634ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.299ns  (logic 0.518ns (39.884%)  route 0.781ns (60.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.781     1.299    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_n_0
    SLICE_X3Y109         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)       -0.067    15.933    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 14.634    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.307ns  (logic 0.456ns (34.889%)  route 0.851ns (65.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X0Y100         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=15, routed)          0.851     1.307    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X7Y106         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)       -0.047    15.953    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.283ns  (logic 0.518ns (40.381%)  route 0.765ns (59.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y147                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/C
    SLICE_X6Y147         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.765     1.283    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg_0
    SLICE_X15Y148        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X15Y148        FDRE (Setup_fdre_C_D)       -0.047    15.953    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                 14.670    

Slack (MET) :             14.725ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.204%)  route 0.738ns (61.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160                                      0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
    SLICE_X7Y160         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=13, routed)          0.738     1.194    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X11Y160        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X11Y160        FDRE (Setup_fdre_C_D)       -0.081    15.919    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 14.725    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.933ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.933ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.986ns  (logic 0.580ns (14.550%)  route 3.406ns (85.450%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X33Y148        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=32, routed)          2.132     2.588    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X16Y151        LUT2 (Prop_lut2_I1_O)        0.124     2.712 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=111, routed)         1.275     3.986    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X7Y151         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X7Y151         FDRE (Setup_fdre_C_D)       -0.081    15.919    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                 11.933    

Slack (MET) :             12.553ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.386ns  (logic 0.580ns (17.129%)  route 2.806ns (82.871%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y145                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X31Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=31, routed)          1.275     1.731    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X29Y149        LUT2 (Prop_lut2_I1_O)        0.124     1.855 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=113, routed)         1.531     3.386    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X28Y156        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X28Y156        FDRE (Setup_fdre_C_D)       -0.061    15.939    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                 12.553    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.630ns  (logic 0.716ns (27.222%)  route 1.914ns (72.778%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115                                      0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/C
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg/Q
                         net (fo=31, routed)          0.781     1.200    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.297     1.497 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=113, routed)         1.133     2.630    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X2Y104         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.045    15.955    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.955    
                         arrival time                          -2.630    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.331ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.561ns  (logic 0.456ns (17.806%)  route 2.105ns (82.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/C
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[1]/Q
                         net (fo=4, routed)           2.105     2.561    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/XIPCR_1_CPOL_int
    SLICE_X68Y138        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X68Y138        FDRE (Setup_fdre_C_D)       -0.108    15.892    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPOL_SYNC_AXI2SPI
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 13.331    

Slack (MET) :             13.397ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.500ns  (logic 0.456ns (18.237%)  route 2.044ns (81.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/C
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.XIP_CR_I/XIPCR_data_int_reg[0]/Q
                         net (fo=4, routed)           2.044     2.500    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/XIPCR_0_CPHA_int
    SLICE_X68Y138        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X68Y138        FDRE (Setup_fdre_C_D)       -0.103    15.897    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_FDR.CPHA_SYNC_AXI2SPI
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 13.397    

Slack (MET) :             13.679ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.216ns  (logic 0.456ns (20.575%)  route 1.760ns (79.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y143                                     0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
    SLICE_X59Y143        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           1.760     2.216    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_bits_7_8_frm_axi_clk[1]
    SLICE_X40Y126        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X40Y126        FDRE (Setup_fdre_C_D)       -0.105    15.895    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[1].SPICR_BITS_7_8_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 13.679    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.152ns  (logic 0.456ns (21.193%)  route 1.696ns (78.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y143                                     0.000     0.000 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
    SLICE_X59Y143        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           1.696     2.152    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X40Y126        FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X40Y126        FDRE (Setup_fdre_C_D)       -0.103    15.897    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_BITS_7_8_SYNC_GEN[0].SPICR_BITS_7_8_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.815ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.952ns  (logic 0.419ns (21.465%)  route 1.533ns (78.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
    SLICE_X16Y153        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/Q
                         net (fo=8, routed)           1.533     1.952    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC_0
    SLICE_X10Y160        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X10Y160        FDRE (Setup_fdre_C_D)       -0.233    15.767    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 13.815    

Slack (MET) :             13.872ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.074ns  (logic 0.456ns (21.987%)  route 1.618ns (78.013%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y153                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
    SLICE_X16Y153        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/Q
                         net (fo=4, routed)           1.618     2.074    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/spicr_4_cpha_frm_axi_clk
    SLICE_X6Y161         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X6Y161         FDRE (Setup_fdre_C_D)       -0.054    15.946    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_4_CPHA_AX2S_1_CDC
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                 13.872    

Slack (MET) :             13.949ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.bus2ip_reset_ipif4_inverted_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.752%)  route 1.548ns (77.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143                                     0.000     0.000 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.bus2ip_reset_ipif4_inverted_reg/C
    SLICE_X67Y143        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.bus2ip_reset_ipif4_inverted_reg/Q
                         net (fo=50, routed)          1.548     2.004    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi
    SLICE_X78Y135        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X78Y135        FDRE (Setup_fdre_C_D)       -0.047    15.953    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                 13.949    





---------------------------------------------------------------------------------------------------
From Clock:  base_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    K18                                               0.000    10.697 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         1.489    12.186 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.186    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.585    18.564    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.045    
                         clock uncertainty           -0.454    18.591    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_D)       -0.011    18.580    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    L14                                               0.000    10.697 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.483    12.180 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.180    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.584    18.563    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.044    
                         clock uncertainty           -0.454    18.590    
    ILOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.011    18.579    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 1.481ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    M14                                               0.000    10.697 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.481    12.178 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.178    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.584    18.563    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.044    
                         clock uncertainty           -0.454    18.590    
    ILOGIC_X0Y95         FDRE (Setup_fdre_C_D)       -0.011    18.579    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.479ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Clock Path Skew:        -4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.730    -0.810    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.472    -0.338 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.337    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.534     3.197 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.197    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500    10.697    
    K17                                               0.000    10.697 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000    10.697    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         1.479    12.176 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000    12.176    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.585    18.564    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.045    
                         clock uncertainty           -0.454    18.591    
    ILOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.011    18.580    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  6.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    K17                                               0.000     2.345 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         0.247     2.592 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.592    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.871    -0.802    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.454     0.160    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068     0.228    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.367ns  (arrival time - required time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    M14                                               0.000     2.345 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.249     2.594 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.594    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.454     0.159    
    ILOGIC_X0Y95         FDRE (Hold_fdre_C_D)         0.068     0.227    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.369ns  (arrival time - required time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    L14                                               0.000     2.345 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251     2.596 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.596    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.870    -0.803    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.454     0.159    
    ILOGIC_X0Y96         FDRE (Hold_fdre_C_D)         0.068     0.227    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.373ns  (arrival time - required time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - base_qspi_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        -1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.596    -0.568    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.177    -0.391 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.390    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.235     0.845 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.845    qspi_flash_sck_io
  -------------------------------------------------------------------    -------------------
                         input delay                  1.500     2.345    
    K18                                               0.000     2.345 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     2.345    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.257     2.602 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     2.602    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.871    -0.802    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.454     0.160    
    ILOGIC_X0Y97         FDRE (Hold_fdre_C_D)         0.068     0.228    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  2.373    





---------------------------------------------------------------------------------------------------
From Clock:  dap_qspi_clk
  To Clock:  qspi_clk

Setup :            8  Failing Endpoints,  Worst Slack       -1.710ns,  Total Violation      -10.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 1.508ns (66.674%)  route 0.754ns (33.326%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    R13                                               0.000    18.011 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         1.508    19.519 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.754    20.273    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X1Y89          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.603    18.583    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y89          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.063    
                         clock uncertainty           -0.454    18.610    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)       -0.047    18.563    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                         -20.273    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.479ns (66.238%)  route 0.754ns (33.762%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    P15                                               0.000    18.011 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.479    19.490 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.754    20.244    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.588    18.568    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.048    
                         clock uncertainty           -0.454    18.595    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)       -0.047    18.548    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                         -20.244    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.477ns (66.214%)  route 0.754ns (33.786%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    R15                                               0.000    18.011 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.477    19.488 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.754    20.242    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X1Y73          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.590    18.570    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y73          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.050    
                         clock uncertainty           -0.454    18.597    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)       -0.047    18.550    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.550    
                         arrival time                         -20.242    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.486ns (66.353%)  route 0.754ns (33.647%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 18.586 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    R11                                               0.000    18.011 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         1.486    19.497 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.754    20.251    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X1Y99          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.606    18.586    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y99          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.066    
                         clock uncertainty           -0.454    18.613    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)       -0.047    18.566    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.566    
                         arrival time                         -20.251    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -0.941ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 1.508ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    R13                                               0.000    18.011 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         1.508    19.519 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000    19.519    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.583    18.562    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.043    
                         clock uncertainty           -0.454    18.589    
    ILOGIC_X0Y89         FDRE (Setup_fdre_C_D)       -0.011    18.578    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -19.519    
  -------------------------------------------------------------------
                         slack                                 -0.941    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.479ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    P15                                               0.000    18.011 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.479    19.490 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000    19.490    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.570    18.549    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.480    19.030    
                         clock uncertainty           -0.454    18.576    
    ILOGIC_X0Y74         FDRE (Setup_fdre_C_D)       -0.011    18.565    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -19.490    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 1.477ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    R15                                               0.000    18.011 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.477    19.488 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000    19.488    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.570    18.549    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.480    19.030    
                         clock uncertainty           -0.454    18.576    
    ILOGIC_X0Y73         FDRE (Setup_fdre_C_D)       -0.011    18.565    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -19.488    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.917ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -10.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.612    -0.928    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          3.135     2.663    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.124     2.787 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.732     6.519    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.992     9.511 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.511    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    18.011    
    R11                                               0.000    18.011 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    18.011    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         1.486    19.497 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000    19.497    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.480    19.045    
                         clock uncertainty           -0.454    18.591    
    ILOGIC_X0Y99         FDRE (Setup_fdre_C_D)       -0.011    18.580    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                 -0.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    R11                                               0.000     5.218 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         0.254     5.472 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000     5.472    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.871    -0.802    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y99         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.293    
                         clock uncertainty            0.454     0.160    
    ILOGIC_X0Y99         FDRE (Hold_fdre_C_D)         0.068     0.228    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.246ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    R15                                               0.000     5.218 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.245     5.463 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000     5.463    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.860    -0.813    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y73         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.454     0.149    
    ILOGIC_X0Y73         FDRE (Hold_fdre_C_D)         0.068     0.217    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           5.463    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.247ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    P15                                               0.000     5.218 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.247     5.465 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000     5.465    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.860    -0.813    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y74         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.304    
                         clock uncertainty            0.454     0.149    
    ILOGIC_X0Y74         FDRE (Hold_fdre_C_D)         0.068     0.217    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           5.465    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.267ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.275ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    R13                                               0.000     5.218 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         0.275     5.493 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000     5.493    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.869    -0.804    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y89         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.454     0.158    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068     0.226    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           5.493    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.523ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.254ns (46.386%)  route 0.294ns (53.614%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    R11                                               0.000     5.218 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    R11                  IBUF (Prop_ibuf_I_O)         0.254     5.472 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.294     5.766    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X1Y99          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.878    -0.795    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y99          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.509    -0.286    
                         clock uncertainty            0.454     0.167    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.075     0.242    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           5.766    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.530ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.245ns (45.481%)  route 0.294ns (54.519%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    R15                                               0.000     5.218 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.245     5.463 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.294     5.757    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X1Y73          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.862    -0.811    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y73          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.454     0.151    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.075     0.226    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                           5.757    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.533ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.247ns (45.637%)  route 0.294ns (54.363%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    P15                                               0.000     5.218 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.247     5.465 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.294     5.758    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.861    -0.812    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y74          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.509    -0.303    
                         clock uncertainty            0.454     0.150    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.075     0.225    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           5.758    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.548ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.275ns (48.399%)  route 0.294ns (51.601%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -3.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.558    -0.606    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.318     0.853    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.207     2.105    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.113     3.218 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.218    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     5.218    
    R13                                               0.000     5.218 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     5.218    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    R13                  IBUF (Prop_ibuf_I_O)         0.275     5.493 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.294     5.787    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X1Y89          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.875    -0.798    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X1Y89          FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.454     0.164    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.075     0.239    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           5.787    
  -------------------------------------------------------------------
                         slack                                  5.548    





---------------------------------------------------------------------------------------------------
From Clock:  dap_spi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 1.493ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.732    -0.808    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.472    -0.336 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.335    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         3.023     2.688 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.688    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    11.188    
    V16                                               0.000    11.188 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000    11.188    DAPLink_tri_o[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.493    12.681 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    12.681    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.577    18.556    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.480    19.037    
                         clock uncertainty           -0.454    18.583    
    ILOGIC_X0Y67         FDRE (Setup_fdre_C_D)       -0.011    18.572    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  5.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.794ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.261ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.598    -0.566    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.177    -0.389 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.388    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         1.144     0.756 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.756    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     2.756    
    V16                                               0.000     2.756 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000     2.756    DAPLink_tri_o[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.261     3.016 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     3.016    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.865    -0.808    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y67         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.454     0.154    
    ILOGIC_X0Y67         FDRE (Hold_fdre_C_D)         0.068     0.222    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  2.794    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  base_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        18.377ns  (logic 4.008ns (21.807%)  route 14.370ns (78.193%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.725    -0.815    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)          14.370    14.011    qspi_flash_io3_iobuf/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.552    17.563 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    17.563    qspi_flash_io3_io
    M14                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.559    22.904    
                         clock uncertainty           -0.454    22.450    
                         output delay                -2.500    19.950    
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -17.563    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.747ns  (logic 4.005ns (22.568%)  route 13.742ns (77.432%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.724    -0.816    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)          13.742    13.382    qspi_flash_io0_iobuf/T
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549    16.931 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.931    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.559    22.904    
                         clock uncertainty           -0.454    22.450    
                         output delay                -2.500    19.950    
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.438ns  (logic 4.009ns (22.990%)  route 13.429ns (77.010%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.725    -0.815    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)          13.429    13.071    qspi_flash_io2_iobuf/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553    16.624 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.624    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.559    22.904    
                         clock uncertainty           -0.454    22.450    
                         output delay                -2.500    19.950    
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -16.624    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.824ns  (logic 4.141ns (24.612%)  route 12.683ns (75.388%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.725    -0.815    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419    -0.396 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_SS_T/Q
                         net (fo=1, routed)          12.683    12.287    qspi_flash_ss_iobuf/T
    L13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.722    16.009 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    16.009    qspi_flash_ss_io
    L13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.559    22.904    
                         clock uncertainty           -0.454    22.450    
                         output delay                -2.500    19.950    
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (base_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        15.588ns  (logic 4.077ns (26.155%)  route 11.511ns (73.845%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 22.344 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.725    -0.815    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y94          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)          11.511    11.214    qspi_flash_io1_iobuf/T
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559    14.773 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.773    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.583    18.562    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.449    19.011 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.012    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       3.332    22.344 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    22.344    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.559    22.904    
                         clock uncertainty           -0.454    22.450    
                         output delay                -2.500    19.950    
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  5.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.378ns (23.286%)  route 4.540ns (76.714%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.603    -0.561    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=1, routed)           4.540     4.120    qspi_flash_io3_iobuf/I
    M14                  OBUFT (Prop_obuft_I_O)       1.237     5.357 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.357    qspi_flash_io3_io
    M14                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.275     1.111    
                         clock uncertainty            0.454     1.565    
                         output delay                 3.500     5.065    
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.386ns (23.394%)  route 4.537ns (76.606%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.603    -0.561    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y96          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=1, routed)           4.537     4.117    qspi_flash_io1_iobuf/I
    K18                  OBUFT (Prop_obuft_I_O)       1.245     5.361 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.361    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.275     1.111    
                         clock uncertainty            0.454     1.565    
                         output delay                 3.500     5.065    
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                           5.361    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.376ns (23.198%)  route 4.555ns (76.802%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.603    -0.561    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=1, routed)           4.555     4.134    qspi_flash_io0_iobuf/I
    K17                  OBUFT (Prop_obuft_I_O)       1.235     5.369 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.369    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.275     1.111    
                         clock uncertainty            0.454     1.565    
                         output delay                 3.500     5.065    
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                           5.369    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 1.403ns (23.326%)  route 4.611ns (76.674%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.603    -0.561    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y95          FDRE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=1, routed)           4.611     4.213    qspi_flash_io2_iobuf/I
    L14                  OBUFT (Prop_obuft_I_O)       1.239     5.452 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.452    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.275     1.111    
                         clock uncertainty            0.454     1.565    
                         output delay                 3.500     5.065    
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                           5.452    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by base_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             base_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (base_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.417ns (23.424%)  route 4.633ns (76.576%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -3.500ns
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.604    -0.560    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y94          FDSE                                         r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           4.633     4.201    qspi_flash_ss_iobuf/I
    L13                  OBUFT (Prop_obuft_I_O)       1.289     5.490 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.490    qspi_flash_ss_io
    L13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.869    -0.804    m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    OLOGIC_X0Y93         FDRE (Prop_fdre_C_Q)         0.204    -0.600 r  m3_for_arty_a7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.599    qspi_flash_sck_iobuf/I
    L16                  OBUFT (Prop_obuft_I_O)       1.435     0.836 r  qspi_flash_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     0.836    qspi_flash_sck_io
    L16                                                               r  qspi_flash_sck_io (INOUT)
                         clock pessimism              0.275     1.111    
                         clock uncertainty            0.454     1.565    
                         output delay                 3.500     5.065    
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                           5.490    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        21.637ns  (logic 4.131ns (19.090%)  route 17.507ns (80.910%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        8.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.696    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X77Y135        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          7.959     7.571    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ss_o
    SLICE_X0Y137         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           9.547    17.242    DAPLink_tri_o_IBUF__0[10]
    N14                  OBUF (Prop_obuf_I_O)         3.551    20.793 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.793    DAPLink_tri_o[10]
    N14                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.491    18.470    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.367    18.837 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.659    21.497    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.100    21.597 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.177    24.774    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    27.590 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.590    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.560    28.150    
                         clock uncertainty           -0.454    27.696    
                         output delay                -2.000    25.696    
  -------------------------------------------------------------------
                         required time                         25.696    
                         arrival time                         -20.793    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        21.127ns  (logic 4.220ns (19.974%)  route 16.907ns (80.026%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        8.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.888    -0.652    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y164         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.518    -0.134 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO1_T/Q
                         net (fo=1, routed)           7.036     6.902    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q1_t
    SLICE_X0Y135         LUT4 (Prop_lut4_I3_O)        0.124     7.026 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           9.871    16.898    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/T
    R13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.578    20.476 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.476    DAPLink_tri_o[5]
    R13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.491    18.470    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.367    18.837 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.659    21.497    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.100    21.597 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.177    24.774    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    27.590 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.590    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.488    28.079    
                         clock uncertainty           -0.454    27.625    
                         output delay                -2.000    25.625    
  -------------------------------------------------------------------
                         required time                         25.625    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        20.931ns  (logic 4.136ns (19.762%)  route 16.795ns (80.238%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        8.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.886    -0.654    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y165         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)           7.211     7.013    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q0_t
    SLICE_X0Y135         LUT4 (Prop_lut4_I3_O)        0.124     7.137 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           9.584    16.721    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    R11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.556    20.278 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.278    DAPLink_tri_o[4]
    R11                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.491    18.470    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.367    18.837 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.659    21.497    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.100    21.597 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.177    24.774    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    27.590 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.590    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.488    28.079    
                         clock uncertainty           -0.454    27.625    
                         output delay                -2.000    25.625    
  -------------------------------------------------------------------
                         required time                         25.625    
                         arrival time                         -20.278    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        21.065ns  (logic 4.129ns (19.600%)  route 16.936ns (80.400%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        8.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.704    -0.836    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/ext_spi_clk
    SLICE_X5Y137         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive_reg/Q
                         net (fo=4, routed)           6.384     6.004    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_t_drive
    SLICE_X0Y135         LUT4 (Prop_lut4_I0_O)        0.124     6.128 f  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[33]_inst_i_3/O
                         net (fo=1, routed)          10.552    16.680    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549    20.229 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.229    DAPLink_tri_o[7]
    P15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.491    18.470    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.367    18.837 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.659    21.497    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.100    21.597 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.177    24.774    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    27.590 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.590    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.488    28.079    
                         clock uncertainty           -0.454    27.625    
                         output delay                -2.000    25.625    
  -------------------------------------------------------------------
                         required time                         25.625    
                         arrival time                         -20.229    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        20.799ns  (logic 4.112ns (19.770%)  route 16.687ns (80.230%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        9.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 27.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.615    -0.925    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y140        FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y140        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           6.415     5.946    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q2_o
    SLICE_X4Y140         LUT3 (Prop_lut3_I2_O)        0.124     6.070 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst_i_1/O
                         net (fo=1, routed)          10.272    16.342    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/I
    R15                  OBUFT (Prop_obuft_I_O)       3.532    19.874 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.874    DAPLink_tri_o[6]
    R15                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.491    18.470    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.367    18.837 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          2.659    21.497    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.100    21.597 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           3.177    24.774    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         2.817    27.590 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.590    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.577    28.167    
                         clock uncertainty           -0.454    27.713    
                         output delay                -2.000    25.713    
  -------------------------------------------------------------------
                         required time                         25.713    
                         arrival time                         -19.874    
  -------------------------------------------------------------------
                         slack                                  5.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 1.449ns (18.114%)  route 6.552ns (81.886%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.677    -0.487    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y161         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           2.780     2.434    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q1_o
    SLICE_X4Y140         LUT3 (Prop_lut3_I0_O)        0.045     2.479 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.772     6.251    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/I
    R13                  OBUFT (Prop_obuft_I_O)       1.263     7.514 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.514    DAPLink_tri_o[5]
    R13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.829    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.669 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.517     0.848    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.056     0.904 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.614     2.518    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     3.815 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.815    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.504     4.319    
                         clock uncertainty            0.454     4.773    
                         output delay                 2.500     7.273    
  -------------------------------------------------------------------
                         required time                         -7.273    
                         arrival time                           7.514    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 1.420ns (17.590%)  route 6.654ns (82.410%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        4.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.677    -0.487    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y161         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y161         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           2.697     2.351    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q3_o
    SLICE_X4Y140         LUT3 (Prop_lut3_I0_O)        0.045     2.396 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst_i_1/O
                         net (fo=1, routed)           3.958     6.354    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/I
    P15                  OBUFT (Prop_obuft_I_O)       1.234     7.588 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.588    DAPLink_tri_o[7]
    P15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.829    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.669 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.517     0.848    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.056     0.904 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.614     2.518    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     3.815 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.815    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.504     4.319    
                         clock uncertainty            0.454     4.773    
                         output delay                 2.500     7.273    
  -------------------------------------------------------------------
                         required time                         -7.273    
                         arrival time                           7.588    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 1.010ns (12.347%)  route 7.170ns (87.653%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        4.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.594    -0.570    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X0Y135         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/Q
                         net (fo=1, routed)           2.839     2.410    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q0_t
    SLICE_X0Y135         LUT4 (Prop_lut4_I1_O)        0.045     2.455 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           4.331     6.786    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    R11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     7.610 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.610    DAPLink_tri_o[4]
    R11                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.829    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.669 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.517     0.848    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.056     0.904 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.614     2.518    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     3.815 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.815    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.504     4.319    
                         clock uncertainty            0.454     4.773    
                         output delay                 2.500     7.273    
  -------------------------------------------------------------------
                         required time                         -7.273    
                         arrival time                           7.610    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 1.010ns (12.168%)  route 7.290ns (87.832%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        4.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.594    -0.570    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X0Y135         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           2.860     2.431    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q2_t
    SLICE_X0Y135         LUT4 (Prop_lut4_I1_O)        0.045     2.476 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[32]_inst_i_3/O
                         net (fo=1, routed)           4.430     6.906    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/T
    R15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     7.730 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.730    DAPLink_tri_o[6]
    R15                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.829    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.669 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.517     0.848    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.056     0.904 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.614     2.518    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     3.815 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.815    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.504     4.319    
                         clock uncertainty            0.454     4.773    
                         output delay                 2.500     7.273    
  -------------------------------------------------------------------
                         required time                         -7.273    
                         arrival time                           7.730    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 1.437ns (17.472%)  route 6.789ns (82.528%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.815ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.681    -0.483    m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y151         FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDSE (Prop_fdse_C_Q)         0.141    -0.342 r  m3_for_arty_a7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.732     2.390    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_ss_o
    SLICE_X0Y137         LUT3 (Prop_lut3_I2_O)        0.045     2.435 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           4.056     6.492    DAPLink_tri_o_IBUF__0[10]
    N14                  OBUF (Prop_obuf_I_O)         1.251     7.743 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.743    DAPLink_tri_o[10]
    N14                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.829    -0.844    m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X71Y136        FDRE (Prop_fdre_C_Q)         0.175    -0.669 r  m3_for_arty_a7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.517     0.848    m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X2Y137         LUT3 (Prop_lut3_I1_O)        0.056     0.904 r  m3_for_arty_a7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.614     2.518    DAPLink_tri_o_IBUF__0[9]
    N16                  OBUF (Prop_obuf_I_O)         1.297     3.815 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.815    DAPLink_tri_o[9]
    N16                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.504     4.319    
                         clock uncertainty            0.454     4.773    
                         output delay                 2.500     7.273    
  -------------------------------------------------------------------
                         required time                         -7.273    
                         arrival time                           7.743    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        13.515ns  (logic 4.058ns (30.024%)  route 9.458ns (69.976%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 21.862 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.814    -0.726    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X8Y153         FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDSE (Prop_fdse_C_Q)         0.518    -0.208 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           9.458     9.250    DAPLink_tri_o_IBUF__0[2]
    M13                  OBUF (Prop_obuf_I_O)         3.540    12.790 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.790    DAPLink_tri_o[2]
    M13                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.449    19.013 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.014    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         2.848    21.862 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.862    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.480    22.343    
                         clock uncertainty           -0.454    21.889    
                         output delay                -2.000    19.889    
  -------------------------------------------------------------------
                         required time                         19.889    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.921ns  (logic 4.021ns (31.117%)  route 8.900ns (68.883%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 21.862 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.893    -0.647    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X7Y151         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           8.900     8.710    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         3.565    12.274 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.274    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        1.585    18.564    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.449    19.013 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.014    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         2.848    21.862 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.862    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.480    22.343    
                         clock uncertainty           -0.454    21.889    
                         output delay                -2.000    19.889    
  -------------------------------------------------------------------
                         required time                         19.889    
                         arrival time                         -12.274    
  -------------------------------------------------------------------
                         slack                                  7.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.406ns (27.904%)  route 3.633ns (72.096%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.680    -0.484    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X7Y151         FDRE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.633     3.291    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         1.265     4.556 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.556    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.871    -0.802    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.204    -0.598 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.597    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         1.329     0.731 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.731    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.509     1.240    
                         clock uncertainty            0.454     1.694    
                         output delay                 2.500     4.194    
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.405ns (26.629%)  route 3.871ns (73.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.651    -0.513    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X8Y153         FDSE                                         r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDSE (Prop_fdse_C_Q)         0.164    -0.349 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           3.871     3.522    DAPLink_tri_o_IBUF__0[2]
    M13                  OBUF (Prop_obuf_I_O)         1.241     4.762 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.762    DAPLink_tri_o[2]
    M13                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1145, routed)        0.871    -0.802    m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y50         FDRE (Prop_fdre_C_Q)         0.204    -0.598 r  m3_for_arty_a7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.597    DAPLink_tri_o_IBUF__0[3]
    R10                  OBUF (Prop_obuf_I_O)         1.329     0.731 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.731    DAPLink_tri_o[3]
    R10                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.509     1.240    
                         clock uncertainty            0.454     1.694    
                         output delay                 2.500     4.194    
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack       22.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.082ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLK fall@25.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.538%)  route 1.884ns (76.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 30.145 - 25.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.693     5.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.456     6.120 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.776    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.124     6.900 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         1.228     8.128    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X72Y144        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK fall edge)     25.000    25.000 f  
    N17                                               0.000    25.000 f  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    25.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    26.406 f  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    28.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.563 f  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.582    30.145    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X72Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.502    30.647    
                         clock uncertainty           -0.035    30.612    
    SLICE_X72Y144        FDCE (Recov_fdce_C_CLR)     -0.402    30.210    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         30.210    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 22.082    

Slack (MET) :             22.416ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLK fall@25.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.668%)  route 1.595ns (73.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 30.144 - 25.000 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.398     3.875    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.971 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.693     5.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.456     6.120 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.656     6.776    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.124     6.900 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.939     7.839    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X72Y142        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK fall edge)     25.000    25.000 f  
    N17                                               0.000    25.000 f  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    25.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    26.406 f  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    28.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.563 f  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.581    30.144    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X72Y142        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.502    30.646    
                         clock uncertainty           -0.035    30.611    
    SLICE_X72Y142        FDPE (Recov_fdpe_C_PRE)     -0.356    30.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv
  -------------------------------------------------------------------
                         required time                         30.255    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                 22.416    

Slack (MET) :             41.464ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X75Y144        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X75Y144        FDCE (Recov_fdce_C_CLR)     -0.405    54.707    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[0]
  -------------------------------------------------------------------
                         required time                         54.707    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.464    

Slack (MET) :             41.508ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X74Y144        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X74Y144        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X74Y144        FDPE (Recov_fdpe_C_PRE)     -0.361    54.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[3]
  -------------------------------------------------------------------
                         required time                         54.751    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.508    

Slack (MET) :             41.510ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X75Y144        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y144        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X75Y144        FDPE (Recov_fdpe_C_PRE)     -0.359    54.753    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[1]
  -------------------------------------------------------------------
                         required time                         54.753    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.510    

Slack (MET) :             41.510ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X75Y144        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y144        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X75Y144        FDPE (Recov_fdpe_C_PRE)     -0.359    54.753    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[2]
  -------------------------------------------------------------------
                         required time                         54.753    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.510    

Slack (MET) :             41.510ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/PRE
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X75Y144        FDPE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y144        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X75Y144        FDPE (Recov_fdpe_C_PRE)     -0.359    54.753    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGir_reg[3]
  -------------------------------------------------------------------
                         required time                         54.753    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.510    

Slack (MET) :             41.550ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X74Y144        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X74Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X74Y144        FDCE (Recov_fdce_C_CLR)     -0.319    54.793    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]
  -------------------------------------------------------------------
                         required time                         54.793    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.550    

Slack (MET) :             41.550ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 1.648ns (19.995%)  route 6.595ns (80.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 55.147 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.348    13.243    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X74Y144        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.584    55.147    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X74Y144        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/C
                         clock pessimism              0.000    55.147    
                         clock uncertainty           -0.035    55.112    
    SLICE_X74Y144        FDCE (Recov_fdce_C_CLR)     -0.319    54.793    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]
  -------------------------------------------------------------------
                         required time                         54.793    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 41.550    

Slack (MET) :             41.606ns  (required time - arrival time)
  Source:                 nTRST
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.648ns (20.348%)  route 6.451ns (79.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 55.146 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  nTRST (IN)
                         net (fo=0)                   0.000     5.000    nTRST
    V10                  IBUF (Prop_ibuf_I_O)         1.524     6.524 r  nTRST_IBUF_inst/O
                         net (fo=1, routed)           3.247     9.771    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/nTRST
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     9.895 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2/O
                         net (fo=24, routed)          3.205    13.100    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[15]_i_2_n_0
    SLICE_X75Y142        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    N17                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         1.406    51.406 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.066    53.472    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.563 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         1.583    55.146    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y142        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]/C
                         clock pessimism              0.000    55.146    
                         clock uncertainty           -0.035    55.111    
    SLICE_X75Y142        FDCE (Recov_fdce_C_CLR)     -0.405    54.706    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsir_reg[0]
  -------------------------------------------------------------------
                         required time                         54.706    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                 41.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[10]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.648%)  route 0.868ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.649     2.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X75Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[10]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.648%)  route 0.868ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.649     2.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X75Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[30]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.648%)  route 0.868ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.649     2.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X75Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[30]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.648%)  route 0.868ns (82.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.649     2.895    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X75Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y150        FDCE (Remov_fdce_C_CLR)     -0.092     2.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.936%)  route 0.560ns (75.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.341     2.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X73Y145        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.862     2.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X73Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/C
                         clock pessimism             -0.602     1.862    
    SLICE_X73Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.770    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.936%)  route 0.560ns (75.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.341     2.587    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X73Y145        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.862     2.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X73Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]/C
                         clock pessimism             -0.602     1.862    
    SLICE_X73Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.770    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.792%)  route 0.564ns (75.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.345     2.592    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X72Y145        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.862     2.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X72Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]/C
                         clock pessimism             -0.602     1.862    
    SLICE_X72Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.770    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[4]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.792%)  route 0.564ns (75.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.345     2.592    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X72Y145        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.862     2.464    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X72Y145        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[4]/C
                         clock pessimism             -0.602     1.862    
    SLICE_X72Y145        FDCE (Remov_fdce_C_CLR)     -0.092     1.770    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.797%)  route 0.921ns (83.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.702     2.949    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X75Y151        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y151        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[8]/CLR
                            (removal check against rising-edge clock SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.186ns (16.797%)  route 0.921ns (83.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           0.985     1.230    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.256 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.586     1.841    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X73Y133        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=1, routed)           0.219     2.202    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X73Y133        LUT1 (Prop_lut1_I0_O)        0.045     2.247 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=331, routed)         0.702     2.949    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[0]_0
    SLICE_X75Y151        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    N17                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.140     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=389, routed)         0.943     2.545    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X75Y151        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[8]/C
                         clock pessimism             -0.351     2.194    
    SLICE_X75Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.102    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  clk_out3_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.456ns (13.612%)  route 2.894ns (86.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          2.894     2.526    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X68Y95         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[0]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.405     8.182    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[0]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.456ns (13.612%)  route 2.894ns (86.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          2.894     2.526    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X68Y95         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[1]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.405     8.182    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[1]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.456ns (13.612%)  route 2.894ns (86.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.716    -0.824    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          2.894     2.526    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X68Y95         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.512     8.492    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X68Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[3]/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.300     8.587    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.405     8.182    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/us_reg[3]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.456ns (13.345%)  route 2.961ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.961     2.577    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y105        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[28]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y105        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.456ns (13.345%)  route 2.961ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.961     2.577    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y105        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[29]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y105        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.456ns (13.345%)  route 2.961ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.961     2.577    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y105        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[30]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y105        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.456ns (13.345%)  route 2.961ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.961     2.577    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y105        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y105        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[31]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y105        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.456ns (13.909%)  route 2.823ns (86.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.823     2.438    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y104        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y104        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[24]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y104        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.438    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.456ns (13.909%)  route 2.823ns (86.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.823     2.438    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y104        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y104        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[25]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y104        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.438    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.456ns (13.909%)  route 2.823ns (86.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.700    -0.840    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.384 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          2.823     2.438    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y104        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.639     6.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          1.581     8.560    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y104        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[26]/C
                         clock pessimism              0.395     8.955    
                         clock uncertainty           -0.300     8.656    
    SLICE_X74Y104        FDCE (Recov_fdce_C_CLR)     -0.319     8.337    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -2.438    
  -------------------------------------------------------------------
                         slack                                  5.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.565%)  route 0.662ns (82.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=2, routed)           0.662     0.234    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][2]
    SLICE_X74Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.871    -0.802    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.300     0.054    
    SLICE_X74Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.013    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/count_cmp_flag_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.510%)  route 0.664ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.590    -0.574    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.664     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y101        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.300     0.048    
    SLICE_X74Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.510%)  route 0.664ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.590    -0.574    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.664     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y101        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[13]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.300     0.048    
    SLICE_X74Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.510%)  route 0.664ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.590    -0.574    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.664     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y101        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.300     0.048    
    SLICE_X74Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.510%)  route 0.664ns (82.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.590    -0.574    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y101        FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.433 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=33, routed)          0.664     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][0]
    SLICE_X74Y101        FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.865    -0.808    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X74Y101        FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[15]/C
                         clock pessimism              0.557    -0.252    
                         clock uncertainty            0.300     0.048    
    SLICE_X74Y101        FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/Timer_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.787%)  route 0.652ns (82.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          0.652     0.224    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X73Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.868    -0.805    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.300     0.051    
    SLICE_X73Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.041    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[0]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.787%)  route 0.652ns (82.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          0.652     0.224    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X73Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.868    -0.805    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X73Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.300     0.051    
    SLICE_X73Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.041    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[1]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.638%)  route 0.658ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          0.658     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X79Y95         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.872    -0.801    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X79Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[5]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.300     0.055    
    SLICE_X79Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.037    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.638%)  route 0.658ns (82.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          0.658     0.231    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X79Y95         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.872    -0.801    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X79Y95         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[6]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.300     0.055    
    SLICE_X79Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.037    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/sysreg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.689%)  route 0.656ns (82.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.596    -0.568    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X73Y98         FDRE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=45, routed)          0.656     0.229    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/axi_rdata_reg[4][1]
    SLICE_X72Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=77, routed)          0.868    -0.805    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/clk
    SLICE_X72Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]/C
                         clock pessimism              0.557    -0.249    
                         clock uncertainty            0.300     0.051    
    SLICE_X72Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.041    m3_for_arty_a7_i/Exin_Timer_0/inst/Exin_Timer_v1_0_S0_AXI_inst/Timer0/hour_reg[2]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  clk_out4_m3_for_arty_a7_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 0.456ns (3.487%)  route 12.622ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.622    12.143    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y143        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.496    18.475    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y143        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[28]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.300    18.571    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    18.166    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[28]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 0.456ns (3.487%)  route 12.622ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.622    12.143    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y143        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.496    18.475    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y143        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[29]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.300    18.571    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    18.166    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[29]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 0.456ns (3.487%)  route 12.622ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.622    12.143    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y143        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.496    18.475    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y143        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[30]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.300    18.571    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    18.166    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[30]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        13.078ns  (logic 0.456ns (3.487%)  route 12.622ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.622    12.143    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y143        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.496    18.475    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y143        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[31]/C
                         clock pessimism              0.395    18.870    
                         clock uncertainty           -0.300    18.571    
    SLICE_X64Y143        FDCE (Recov_fdce_C_CLR)     -0.405    18.166    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[31]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.456ns (3.524%)  route 12.484ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.484    12.004    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y142        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.495    18.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y142        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[24]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.300    18.570    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.405    18.165    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[24]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.456ns (3.524%)  route 12.484ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.484    12.004    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y142        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.495    18.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y142        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[25]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.300    18.570    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.405    18.165    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[25]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.456ns (3.524%)  route 12.484ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.484    12.004    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y142        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.495    18.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y142        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[26]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.300    18.570    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.405    18.165    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[26]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 0.456ns (3.524%)  route 12.484ns (96.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.484    12.004    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y142        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.495    18.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y142        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[27]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.300    18.570    
    SLICE_X64Y142        FDCE (Recov_fdce_C_CLR)     -0.405    18.165    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[27]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.791ns  (logic 0.456ns (3.565%)  route 12.335ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.335    11.856    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y141        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.495    18.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y141        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[20]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.300    18.570    
    SLICE_X64Y141        FDCE (Recov_fdce_C_CLR)     -0.405    18.165    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[20]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        12.791ns  (logic 0.456ns (3.565%)  route 12.335ns (96.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.605    -0.935    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)       12.335    11.856    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/zout_reg[0]_0[0]
    SLICE_X64Y141        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        1.495    18.474    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/clk
    SLICE_X64Y141        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[21]/C
                         clock pessimism              0.395    18.869    
                         clock uncertainty           -0.300    18.570    
    SLICE_X64Y141        FDCE (Recov_fdce_C_CLR)     -0.405    18.165    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line4/xout_reg[21]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  6.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/finish_reg__0/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.251%)  route 0.523ns (73.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.556    -0.608    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X57Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=2, routed)           0.343    -0.124    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/Q[1]
    SLICE_X58Y116        LUT2 (Prop_lut2_I0_O)        0.045    -0.079 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/finish_i_2/O
                         net (fo=1, routed)           0.180     0.100    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/finish_i_2_n_0
    SLICE_X58Y116        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/finish_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.824    -0.849    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/clk
    SLICE_X58Y116        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/finish_reg__0/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.300     0.007    
    SLICE_X58Y116        FDCE (Remov_fdce_C_CLR)     -0.067    -0.060    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/finish_reg__0
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.185ns (29.759%)  route 0.437ns (70.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.138     0.021    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.166    -0.148    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.185ns (29.759%)  route 0.437ns (70.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.138     0.021    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.166    -0.148    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.185ns (29.759%)  route 0.437ns (70.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.138     0.021    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.166    -0.148    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[7]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.185ns (29.759%)  route 0.437ns (70.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.138     0.021    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y97         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.835    -0.838    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y97         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[7]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.300     0.018    
    SLICE_X52Y97         FDCE (Remov_fdce_C_CLR)     -0.166    -0.148    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.835%)  route 0.608ns (81.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.555    -0.609    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)        0.608     0.139    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/Q[0]
    SLICE_X54Y111        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.826    -0.847    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/clk
    SLICE_X54Y111        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[7]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.300     0.009    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.058    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/exp/line8/zout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line7/zout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.835%)  route 0.608ns (81.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.555    -0.609    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X55Y112        FDRE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2744, routed)        0.608     0.139    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line7/yout_reg[0]_0[0]
    SLICE_X55Y111        FDCE                                         f  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line7/zout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.826    -0.847    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line7/clk
    SLICE_X55Y111        FDCE                                         r  m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line7/zout_reg[5]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.300     0.009    
    SLICE_X55Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.083    m3_for_arty_a7_i/Exin_noliner2_0/inst/Exin_noliner2_v1_0_S0_AXI_inst/U1/cordic/line7/zout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.185ns (27.364%)  route 0.491ns (72.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.193     0.076    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y96         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.834    -0.839    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[0]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.300     0.017    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.166    -0.149    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.185ns (27.364%)  route 0.491ns (72.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.193     0.076    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y96         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.834    -0.839    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.300     0.017    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.166    -0.149    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.185ns (27.364%)  route 0.491ns (72.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.564    -0.600    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y96         FDRE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.298    -0.161    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/slv_reg0[0]
    SLICE_X54Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.117 f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/FSM_onehot_state[3]_i_3/O
                         net (fo=54, routed)          0.193     0.076    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/StepNum_reg[31]_0
    SLICE_X52Y96         FDCE                                         f  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=2979, routed)        0.834    -0.839    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/clk
    SLICE_X52Y96         FDCE                                         r  m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.300     0.017    
    SLICE_X52Y96         FDCE (Remov_fdce_C_CLR)     -0.166    -0.149    m3_for_arty_a7_i/Exin_StepCounter_deb_0/inst/Exin_StepCounter_debug_v1_0_S00_AXI_inst/U1/MixValue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  clk_out5_m3_for_arty_a7_clk_wiz_0_0

Setup :           33  Failing Endpoints,  Worst Slack       -0.333ns,  Total Violation       -7.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.148ns  (logic 0.518ns (24.119%)  route 1.630ns (75.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.630   181.231    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X40Y147        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X40Y147        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[6]/C
                         clock pessimism              0.395   181.734    
                         clock uncertainty           -0.432   181.303    
    SLICE_X40Y147        FDCE (Recov_fdce_C_CLR)     -0.405   180.898    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        180.898    
                         arrival time                        -181.231    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.287%)  route 1.615ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.615   181.216    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X39Y149        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[14]/C
                         clock pessimism              0.395   181.734    
                         clock uncertainty           -0.432   181.303    
    SLICE_X39Y149        FDCE (Recov_fdce_C_CLR)     -0.405   180.898    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        180.898    
                         arrival time                        -181.216    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.287%)  route 1.615ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.615   181.216    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X39Y149        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[19]/C
                         clock pessimism              0.395   181.734    
                         clock uncertainty           -0.432   181.303    
    SLICE_X39Y149        FDCE (Recov_fdce_C_CLR)     -0.405   180.898    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        180.898    
                         arrival time                        -181.216    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.287%)  route 1.615ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.615   181.216    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X39Y149        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[21]/C
                         clock pessimism              0.395   181.734    
                         clock uncertainty           -0.432   181.303    
    SLICE_X39Y149        FDCE (Recov_fdce_C_CLR)     -0.405   180.898    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        180.898    
                         arrival time                        -181.216    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.133ns  (logic 0.518ns (24.287%)  route 1.615ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 181.339 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.615   181.216    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X39Y149        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.503   181.339    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y149        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]/C
                         clock pessimism              0.395   181.734    
                         clock uncertainty           -0.432   181.303    
    SLICE_X39Y149        FDCE (Recov_fdce_C_CLR)     -0.405   180.898    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        180.898    
                         arrival time                        -181.216    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.386ns  (logic 0.518ns (21.710%)  route 1.868ns (78.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.868   181.469    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/C
                         clock pessimism              0.395   181.909    
                         clock uncertainty           -0.432   181.477    
    SLICE_X38Y150        FDCE (Recov_fdce_C_CLR)     -0.319   181.158    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        181.158    
                         arrival time                        -181.469    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.386ns  (logic 0.518ns (21.710%)  route 1.868ns (78.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.868   181.469    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/C
                         clock pessimism              0.395   181.909    
                         clock uncertainty           -0.432   181.477    
    SLICE_X38Y150        FDCE (Recov_fdce_C_CLR)     -0.319   181.158    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        181.158    
                         arrival time                        -181.469    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.386ns  (logic 0.518ns (21.710%)  route 1.868ns (78.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 181.514 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.868   181.469    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.677   181.514    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/C
                         clock pessimism              0.395   181.909    
                         clock uncertainty           -0.432   181.477    
    SLICE_X38Y150        FDCE (Recov_fdce_C_CLR)     -0.319   181.158    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        181.158    
                         arrival time                        -181.469    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.293ns  (logic 0.518ns (22.588%)  route 1.775ns (77.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 181.516 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.775   181.376    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X36Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.679   181.516    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X36Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]/C
                         clock pessimism              0.395   181.911    
                         clock uncertainty           -0.432   181.479    
    SLICE_X36Y150        FDCE (Recov_fdce_C_CLR)     -0.405   181.074    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        181.074    
                         arrival time                        -181.376    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@182.857ns - cpu_clk rise@180.000ns)
  Data Path Delay:        2.293ns  (logic 0.518ns (22.588%)  route 1.775ns (77.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 181.516 - 182.857 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 179.083 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)  180.000   180.000 r  
    E3                                                0.000   180.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   180.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   181.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   182.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   175.644 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719   177.364    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   177.460 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.623   179.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.518   179.601 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          1.775   181.376    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X36Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                    182.857   182.857 r  
    E3                                                0.000   182.857 r  sys_clock (IN)
                         net (fo=0)                   0.000   182.857    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   184.268 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   185.430    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324   178.106 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.639   179.746    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   179.837 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          1.679   181.516    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X36Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]/C
                         clock pessimism              0.395   181.911    
                         clock uncertainty           -0.432   181.479    
    SLICE_X36Y150        FDCE (Recov_fdce_C_CLR)     -0.405   181.074    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        181.074    
                         arrival time                        -181.376    
  -------------------------------------------------------------------
                         slack                                 -0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.164ns (18.616%)  route 0.717ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.717     0.279    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.432     0.236    
    SLICE_X38Y150        FDCE (Remov_fdce_C_CLR)     -0.067     0.169    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.164ns (18.616%)  route 0.717ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.717     0.279    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.432     0.236    
    SLICE_X38Y150        FDCE (Remov_fdce_C_CLR)     -0.067     0.169    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.164ns (18.616%)  route 0.717ns (81.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.717     0.279    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.432     0.236    
    SLICE_X38Y150        FDCE (Remov_fdce_C_CLR)     -0.067     0.169    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.066%)  route 0.653ns (79.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.653     0.215    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y148        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.835    -0.838    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y148        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.432     0.150    
    SLICE_X38Y148        FDCE (Remov_fdce_C_CLR)     -0.067     0.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.066%)  route 0.653ns (79.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.653     0.215    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y148        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.835    -0.838    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y148        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[11]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.432     0.150    
    SLICE_X38Y148        FDCE (Remov_fdce_C_CLR)     -0.067     0.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.066%)  route 0.653ns (79.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.653     0.215    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X38Y148        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.835    -0.838    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X38Y148        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[16]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.432     0.150    
    SLICE_X38Y148        FDCE (Remov_fdce_C_CLR)     -0.067     0.083    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.290%)  route 0.644ns (79.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.644     0.206    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X41Y147        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.835    -0.838    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y147        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.432     0.150    
    SLICE_X41Y147        FDCE (Remov_fdce_C_CLR)     -0.092     0.058    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.290%)  route 0.644ns (79.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.644     0.206    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X41Y147        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.835    -0.838    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X41Y147        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[8]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.432     0.150    
    SLICE_X41Y147        FDCE (Remov_fdce_C_CLR)     -0.092     0.058    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.164ns (17.973%)  route 0.749ns (82.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.749     0.310    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X39Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.432     0.236    
    SLICE_X39Y150        FDCE (Remov_fdce_C_CLR)     -0.092     0.144    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_out5_m3_for_arty_a7_clk_wiz_0_0  {rise@0.000ns fall@91.429ns period=182.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.164ns (17.973%)  route 0.749ns (82.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.619ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.562    -0.602    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X38Y146        FDRE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164    -0.438 f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=55, routed)          0.749     0.310    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/Q[0]
    SLICE_X39Y150        FDCE                                         f  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_m3_for_arty_a7_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=50, routed)          0.921    -0.752    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/clk
    SLICE_X39Y150        FDCE                                         r  m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]/C
                         clock pessimism              0.557    -0.195    
                         clock uncertainty            0.432     0.236    
    SLICE_X39Y150        FDCE (Remov_fdce_C_CLR)     -0.092     0.144    m3_for_arty_a7_i/Exin_IO_printer_0/inst/Exin_IO_printer_v1_0_S0_AXI_inst/printer/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[19]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 0.580ns (5.567%)  route 9.839ns (94.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.787     9.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X9Y186         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.680    18.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X9Y186         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[19]/C
                         clock pessimism              0.569    19.228    
                         clock uncertainty           -0.180    19.049    
    SLICE_X9Y186         FDCE (Recov_fdce_C_CLR)     -0.405    18.644    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[22]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 0.580ns (5.567%)  route 9.839ns (94.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.787     9.684    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X9Y186         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.680    18.660    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X9Y186         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[22]/C
                         clock pessimism              0.569    19.228    
                         clock uncertainty           -0.180    19.049    
    SLICE_X9Y186         FDCE (Recov_fdce_C_CLR)     -0.405    18.644    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 0.580ns (5.575%)  route 9.824ns (94.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.773     9.670    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X9Y194         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.685    18.665    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X9Y194         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[0]/C
                         clock pessimism              0.569    19.233    
                         clock uncertainty           -0.180    19.054    
    SLICE_X9Y194         FDCE (Recov_fdce_C_CLR)     -0.405    18.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 0.580ns (5.575%)  route 9.824ns (94.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.773     9.670    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X9Y194         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.685    18.665    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X9Y194         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[1]/C
                         clock pessimism              0.569    19.233    
                         clock uncertainty           -0.180    19.054    
    SLICE_X9Y194         FDCE (Recov_fdce_C_CLR)     -0.405    18.649    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[1]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             9.203ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 0.580ns (5.650%)  route 9.686ns (94.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.635     9.531    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X8Y193         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.685    18.665    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X8Y193         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[2]/C
                         clock pessimism              0.569    19.233    
                         clock uncertainty           -0.180    19.054    
    SLICE_X8Y193         FDCE (Recov_fdce_C_CLR)     -0.319    18.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_lvl_reg[2]
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  9.203    

Slack (MET) :             9.207ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_bf_lvl_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 0.580ns (5.652%)  route 9.681ns (94.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.630     9.527    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg
    SLICE_X10Y190        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_bf_lvl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.684    18.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X10Y190        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_bf_lvl_reg[1]/C
                         clock pessimism              0.569    19.232    
                         clock uncertainty           -0.180    19.053    
    SLICE_X10Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.734    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_bf_lvl_reg[1]
  -------------------------------------------------------------------
                         required time                         18.734    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  9.207    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 0.580ns (5.733%)  route 9.538ns (94.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.486     9.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X9Y192         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.684    18.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X9Y192         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[1]/C
                         clock pessimism              0.569    19.232    
                         clock uncertainty           -0.180    19.053    
    SLICE_X9Y192         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 0.580ns (5.733%)  route 9.538ns (94.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.486     9.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X9Y192         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.684    18.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X9Y192         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[2]/C
                         clock pessimism              0.569    19.232    
                         clock uncertainty           -0.180    19.053    
    SLICE_X9Y192         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 0.580ns (5.733%)  route 9.538ns (94.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.486     9.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X9Y192         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.684    18.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X9Y192         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[3]/C
                         clock pessimism              0.569    19.232    
                         clock uncertainty           -0.180    19.053    
    SLICE_X9Y192         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 0.580ns (5.733%)  route 9.538ns (94.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.805    -0.735    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X33Y162        FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y162        FDPE (Prop_fdpe_C_Q)         0.456    -0.279 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=3, routed)           1.051     0.773    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y153        LUT3 (Prop_lut3_I2_O)        0.124     0.897 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=879, routed)         8.486     9.383    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/actv_state_reg[0]_5
    SLICE_X9Y192         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    16.888    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.979 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       1.684    18.664    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X9Y192         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[4]/C
                         clock pessimism              0.569    19.232    
                         clock uncertainty           -0.180    19.053    
    SLICE_X9Y192         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_nxt_isr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  9.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.756%)  route 0.239ns (56.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.180    -0.091    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_out_idle_async_reg_0
    SLICE_X36Y151        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.922    -0.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X36Y151        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[1]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X36Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.756%)  route 0.239ns (56.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.180    -0.091    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_out_idle_async_reg_0
    SLICE_X36Y151        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.922    -0.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X36Y151        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[2]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X36Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.439%)  route 0.298ns (61.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.238    -0.032    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X34Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.922    -0.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X34Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[1]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X34Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.439%)  route 0.298ns (61.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.238    -0.032    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X34Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.922    -0.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X34Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[2]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X34Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.439%)  route 0.298ns (61.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.238    -0.032    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X34Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.922    -0.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X34Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[3]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X34Y150        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.605%)  route 0.351ns (65.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.292     0.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X32Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.923    -0.750    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X32Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[0]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X32Y150        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/frames_without_id_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/id_in_this_frame_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.605%)  route 0.351ns (65.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.292     0.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X32Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/id_in_this_frame_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.923    -0.750    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X32Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/id_in_this_frame_reg/C
                         clock pessimism              0.271    -0.479    
    SLICE_X32Y150        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/id_in_this_frame_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_count_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.605%)  route 0.351ns (65.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.292     0.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X32Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.923    -0.750    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X32Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_count_reg[3]/C
                         clock pessimism              0.271    -0.479    
    SLICE_X32Y150        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_last_byte_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.605%)  route 0.351ns (65.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.292     0.022    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq_reg
    SLICE_X32Y150        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_last_byte_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.923    -0.750    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/HCLK
    SLICE_X32Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_last_byte_reg/C
                         clock pessimism              0.271    -0.479    
    SLICE_X32Y150        FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/packet_last_byte_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/FSM_onehot_serial_state_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.993%)  route 0.361ns (66.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.648    -0.516    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X37Y150        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y150        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/Q
                         net (fo=1, routed)           0.059    -0.315    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/refreset_n_qq
    SLICE_X36Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.270 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_clk_i_2/O
                         net (fo=63, routed)          0.302     0.031    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/trace_out_idle_async_reg_0
    SLICE_X34Y151        FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/FSM_onehot_serial_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10171, routed)       0.922    -0.751    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/HCLK
    SLICE_X34Y151        FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/FSM_onehot_serial_state_reg[0]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X34Y151        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/FSM_onehot_serial_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.598    





