Fitter report for EX11
Fri May 10 10:00:38 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Interconnect Usage Summary
 22. Other Routing Usage Summary
 23. I/O Rules Summary
 24. I/O Rules Details
 25. I/O Rules Matrix
 26. Fitter Device Options
 27. Operating Settings and Conditions
 28. Estimated Delay Added for Hold Timing Summary
 29. Estimated Delay Added for Hold Timing Details
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+-------------------------------------+-------------------------------------------------+
; Fitter Status                       ; Successful - Fri May 10 10:00:38 2024           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; EX11                                            ;
; Top-level Entity Name               ; EX11                                            ;
; Family                              ; Cyclone V                                       ;
; Device                              ; 5CSEBA2U19C6                                    ;
; Timing Models                       ; Preliminary                                     ;
; Logic utilization (in ALMs)         ; 2 / 9,430 ( < 1 % )                             ;
; Total registers                     ; 5                                               ;
; Total pins                          ; 4 / 205 ( 2 % )                                 ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0 / 1,433,600 ( 0 % )                           ;
; Total DSP Blocks                    ; 0 / 36 ( 0 % )                                  ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                          ; 0 / 4 ( 0 % )                                   ;
+-------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA2U19C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; q1       ; Incomplete set of assignments ;
; q2       ; Incomplete set of assignments ;
; q3       ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                              ;
+------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node             ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; clk~inputCLKENA0 ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
; q1~reg0          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; q1~reg0DUPLICATE ;                  ;                       ;
; q2~reg0          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; q2~reg0DUPLICATE ;                  ;                       ;
+------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 16 ( 0.00 % )      ;
;     -- Achieved     ; 0 / 16 ( 0.00 % )      ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 16      ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 0       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+-------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                       ;
+-------------------------------------------------------------+---------------+-------+
; Resource                                                    ; Usage         ; %     ;
+-------------------------------------------------------------+---------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2 / 9,430     ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 2             ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3 / 9,430     ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 2             ;       ;
;         [b] ALMs used for LUT logic                         ; 1             ;       ;
;         [c] ALMs used for registers                         ; 0             ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0             ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1 / 9,430     ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9,430     ; 0 %   ;
;         [a] Due to location constrained logic               ; 0             ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0             ;       ;
;         [c] Due to LAB input limits                         ; 0             ;       ;
;         [d] Due to virtual I/Os                             ; 0             ;       ;
;                                                             ;               ;       ;
; Difficulty packing design                                   ; Low           ;       ;
;                                                             ;               ;       ;
; Total LABs:  partially or completely used                   ; 2 / 943       ; < 1 % ;
;     -- Logic LABs                                           ; 2             ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0             ;       ;
;                                                             ;               ;       ;
; Combinational ALUT usage for logic                          ; 4             ;       ;
;     -- 7 input functions                                    ; 0             ;       ;
;     -- 6 input functions                                    ; 0             ;       ;
;     -- 5 input functions                                    ; 0             ;       ;
;     -- 4 input functions                                    ; 0             ;       ;
;     -- <=3 input functions                                  ; 4             ;       ;
; Combinational ALUT usage for route-throughs                 ; 0             ;       ;
; Dedicated logic registers                                   ; 5             ;       ;
;     -- By type:                                             ;               ;       ;
;         -- Primary logic registers                          ; 3 / 18,860    ; < 1 % ;
;         -- Secondary logic registers                        ; 2 / 18,860    ; < 1 % ;
;     -- By function:                                         ;               ;       ;
;         -- Design implementation registers                  ; 3             ;       ;
;         -- Routing optimization registers                   ; 2             ;       ;
;                                                             ;               ;       ;
; Virtual pins                                                ; 0             ;       ;
; I/O pins                                                    ; 4 / 205       ; 2 %   ;
;     -- Clock pins                                           ; 1 / 6         ; 17 %  ;
;     -- Dedicated input pins                                 ; 0 / 21        ; 0 %   ;
;                                                             ;               ;       ;
; Hard processor system peripheral utilization                ;               ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % ) ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % ) ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % ) ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % ) ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % ) ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % ) ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % ) ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % ) ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % ) ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % ) ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % ) ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % ) ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % ) ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % ) ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % ) ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % ) ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % ) ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % ) ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % ) ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % ) ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % ) ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % ) ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % ) ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % ) ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % ) ;       ;
;                                                             ;               ;       ;
; Global signals                                              ; 1             ;       ;
; M10K blocks                                                 ; 0 / 140       ; 0 %   ;
; Total MLAB memory bits                                      ; 0             ;       ;
; Total block memory bits                                     ; 0 / 1,433,600 ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 1,433,600 ; 0 %   ;
; Total DSP Blocks                                            ; 0 / 36        ; 0 %   ;
; Fractional PLLs                                             ; 0 / 5         ; 0 %   ;
; Global clocks                                               ; 1 / 16        ; 6 %   ;
; Quadrant clocks                                             ; 0 / 72        ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 12        ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76        ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76        ; 0 %   ;
; JTAGs                                                       ; 0 / 1         ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1         ; 0 %   ;
; CRC blocks                                                  ; 0 / 1         ; 0 %   ;
; Remote update blocks                                        ; 0 / 1         ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3         ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1         ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0% / 0% / 0%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 0% / 0% / 0%  ;       ;
; Maximum fan-out                                             ; 5             ;       ;
; Highest non-global fan-out                                  ; 2             ;       ;
; Total fan-out                                               ; 24            ;       ;
; Average fan-out                                             ; 1.33          ;       ;
+-------------------------------------------------------------+---------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                        ;
+-------------------------------------------------------------+---------------------+--------------------------------+
; Statistic                                                   ; Top                 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+---------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
; ALMs needed [=A-B+C]                                        ; 2                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
;         [a] ALMs used for LUT logic and registers           ; 2                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                   ; 0                              ;
;         [c] ALMs used for registers                         ; 0                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9430 ( 0 % )    ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 0                   ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                   ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Difficulty packing design                                   ; Low                 ; Low                            ;
;                                                             ;                     ;                                ;
; Total LABs:  partially or completely used                   ; 2 / 943 ( < 1 % )   ; 0 / 943 ( 0 % )                ;
;     -- Logic LABs                                           ; 2                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Combinational ALUT usage for logic                          ; 4                   ; 0                              ;
;     -- 7 input functions                                    ; 0                   ; 0                              ;
;     -- 6 input functions                                    ; 0                   ; 0                              ;
;     -- 5 input functions                                    ; 0                   ; 0                              ;
;     -- 4 input functions                                    ; 0                   ; 0                              ;
;     -- <=3 input functions                                  ; 4                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 0                   ; 0                              ;
; Memory ALUT usage                                           ; 0                   ; 0                              ;
;     -- 64-address deep                                      ; 0                   ; 0                              ;
;     -- 32-address deep                                      ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Dedicated logic registers                                   ; 0                   ; 0                              ;
;     -- By type:                                             ;                     ;                                ;
;         -- Primary logic registers                          ; 3 / 18860 ( < 1 % ) ; 0 / 18860 ( 0 % )              ;
;         -- Secondary logic registers                        ; 2 / 18860 ( < 1 % ) ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                     ;                                ;
;         -- Design implementation registers                  ; 3                   ; 0                              ;
;         -- Routing optimization registers                   ; 2                   ; 0                              ;
;                                                             ;                     ;                                ;
;                                                             ;                     ;                                ;
; Virtual pins                                                ; 0                   ; 0                              ;
; I/O pins                                                    ; 4                   ; 0                              ;
; I/O registers                                               ; 0                   ; 0                              ;
; Total block memory bits                                     ; 0                   ; 0                              ;
; Total block memory implementation bits                      ; 0                   ; 0                              ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )   ; 0 / 110 ( 0 % )                ;
;                                                             ;                     ;                                ;
; Connections                                                 ;                     ;                                ;
;     -- Input Connections                                    ; 0                   ; 0                              ;
;     -- Registered Input Connections                         ; 0                   ; 0                              ;
;     -- Output Connections                                   ; 0                   ; 0                              ;
;     -- Registered Output Connections                        ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Internal Connections                                        ;                     ;                                ;
;     -- Total Connections                                    ; 24                  ; 0                              ;
;     -- Registered Connections                               ; 9                   ; 0                              ;
;                                                             ;                     ;                                ;
; External Connections                                        ;                     ;                                ;
;     -- Top                                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Partition Interface                                         ;                     ;                                ;
;     -- Input Ports                                          ; 1                   ; 0                              ;
;     -- Output Ports                                         ; 3                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Registered Ports                                            ;                     ;                                ;
;     -- Registered Input Ports                               ; 0                   ; 0                              ;
;     -- Registered Output Ports                              ; 0                   ; 0                              ;
;                                                             ;                     ;                                ;
; Port Connectivity                                           ;                     ;                                ;
;     -- Input Ports driven by GND                            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                   ; 0                              ;
;     -- Input Ports with no Source                           ; 0                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                   ; 0                              ;
+-------------------------------------------------------------+---------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+------+-------------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name ; Pin #       ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------+-------------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk  ; X22_Y61_N17 ; 8A       ; 22           ; 61           ; 17           ; 5                     ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+------+-------------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------+-----------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin #     ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-----------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; q1   ; X8_Y0_N0  ; 3A       ; 8            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q2   ; X8_Y0_N17 ; 3A       ; 8            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q3   ; X8_Y0_N51 ; 3A       ; 8            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------+-----------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; 3A       ; 3 / 16 ( 19 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 6 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 53 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 21 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 6 ( 17 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-----------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------+--------------+
; |EX11                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 4    ; 0            ; |EX11               ; work         ;
+----------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                 ;
+------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; q1   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q2   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q3   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                           ;
+------+-------------------+---------+-------+--------+----------------------+------------------+---------------------------+
; Name ; Location          ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+-------------------+---------+-------+--------+----------------------+------------------+---------------------------+
; clk  ; IOPAD_X22_Y61_N17 ; 5       ; Clock ; yes    ; Global Clock         ; GCLK13           ; --                        ;
+------+-------------------+---------+-------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                              ;
+------+-------------------+---------+----------------------+------------------+---------------------------+
; Name ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+-------------------+---------+----------------------+------------------+---------------------------+
; clk  ; IOPAD_X22_Y61_N17 ; 5       ; Global Clock         ; GCLK13           ; --                        ;
+------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+------------------+--------------+
; Name             ; Fan-Out      ;
+------------------+--------------+
; q1~reg0DUPLICATE ; 2            ;
; q1~0             ; 2            ;
; q2~0             ; 2            ;
; q3~reg0          ; 2            ;
; q2~reg0          ; 2            ;
; q1~reg0          ; 2            ;
; q2~reg0DUPLICATE ; 1            ;
; q3~0             ; 1            ;
+------------------+--------------+


+----------------------------------------------------+
; Interconnect Usage Summary                         ;
+----------------------------+-----------------------+
; Interconnect Resource Type ; Usage                 ;
+----------------------------+-----------------------+
; Block interconnects        ; 5 / 130,276 ( < 1 % ) ;
; C12 interconnects          ; 0 / 6,848 ( 0 % )     ;
; C2 interconnects           ; 0 / 51,436 ( 0 % )    ;
; C4 interconnects           ; 3 / 25,120 ( < 1 % )  ;
; Local interconnects        ; 1 / 31,760 ( < 1 % )  ;
; R14 interconnects          ; 0 / 6,046 ( 0 % )     ;
; R3 interconnects           ; 1 / 56,712 ( < 1 % )  ;
; R6 interconnects           ; 0 / 131,000 ( 0 % )   ;
+----------------------------+-----------------------+


+---------------------------------------------------------------------+
; Other Routing Usage Summary                                         ;
+---------------------------------------------+-----------------------+
; Other Routing Resource Type                 ; Usage                 ;
+---------------------------------------------+-----------------------+
; DQS bus muxes                               ; 0 / 19 ( 0 % )        ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )        ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )        ;
; Direct links                                ; 2 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )        ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )         ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )         ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )         ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )         ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )         ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )        ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )        ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )        ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )        ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )        ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )       ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )       ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )       ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )       ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )       ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )       ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )       ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )        ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )        ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )       ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )        ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )         ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )         ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )        ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )         ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )        ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )        ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )        ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )       ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )       ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )        ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )        ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )        ;
; R14/C12 interconnect drivers                ; 0 / 8,584 ( 0 % )     ;
; Spine clocks                                ; 1 / 150 ( < 1 % )     ;
; Wire stub REs                               ; 0 / 6,638 ( 0 % )     ;
+---------------------------------------------+-----------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 4         ; 0            ; 0            ; 4         ; 4         ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 4            ; 4            ; 4            ; 4            ; 4            ; 0         ; 4            ; 4            ; 0         ; 0         ; 4            ; 1            ; 4            ; 4            ; 4            ; 4            ; 1            ; 4            ; 4            ; 4            ; 4            ; 1            ; 4            ; 4            ; 4            ; 4            ; 4            ; 4            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; q1                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q2                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q3                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; q1~reg0         ; q2~reg0              ; 0.158             ;
; q2~reg0         ; q3~reg0              ; 0.147             ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 2 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEBA2U19C6 for design "EX11"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119007): Compilation Report contains advance information. Specifications for device 5CSEBA2U19C6 are subject to change. Contact Altera for information on availability. No programming file will be generated.
Info (119009): Compilation Report contains advance information. Specifications for device(s) in the current compile are subject to change. Contact Altera for information on availability. No pin-out will be generated.
    Info (119010): Specifications for device 5CSEBA2U19C6 are subject to change. Contact Altera for information on availability.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 4 total pins
    Info (169086): Pin q1 not assigned to an exact location on the device
    Info (169086): Pin q2 not assigned to an exact location on the device
    Info (169086): Pin q3 not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G13
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Critical Warning (332012): Synopsys Design Constraints File file not found: 'EX11.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.06 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEBA2U19C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEBA2U19C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/Admin/Desktop/digital/EX11/output_files/EX11.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5649 megabytes
    Info: Processing ended: Fri May 10 10:00:38 2024
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Admin/Desktop/digital/EX11/output_files/EX11.fit.smsg.


