//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__closesthit__mesh_radiance__blurred_dot
.const .align 8 .b8 params[288];

.visible .entry __closesthit__mesh_radiance__blurred_dot(

)
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<319>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<63>;


	// inline asm
	call (%rd16), _optix_get_sbt_data_ptr_64, ();
	// inline asm
	add.s64 	%rd2, %rd16, 96;
	ld.u32 	%r9, [%rd16+96];
	and.b32  	%r38, %r9, 1073741823;
	// inline asm
	call (%r8), _optix_read_primitive_idx, ();
	// inline asm
	ld.v2.u64 	{%rd17, %rd18}, [%rd16];
	ld.u64 	%rd20, [%rd16+16];
	cvt.s64.s32	%rd3, %r8;
	mul.wide.s32 	%rd21, %r8, 12;
	add.s64 	%rd22, %rd20, %rd21;
	ld.u32 	%r10, [%rd22];
	cvt.u64.u32	%rd4, %r10;
	mul.wide.u32 	%rd23, %r10, 12;
	add.s64 	%rd24, %rd17, %rd23;
	ld.f32 	%f1, [%rd24];
	ld.f32 	%f2, [%rd24+4];
	ld.f32 	%f3, [%rd24+8];
	ld.u32 	%r11, [%rd22+4];
	cvt.u64.u32	%rd5, %r11;
	mul.wide.u32 	%rd25, %r11, 12;
	add.s64 	%rd26, %rd17, %rd25;
	ld.f32 	%f4, [%rd26];
	ld.f32 	%f5, [%rd26+4];
	ld.f32 	%f6, [%rd26+8];
	ld.u32 	%r12, [%rd22+8];
	cvt.u64.u32	%rd6, %r12;
	mul.wide.u32 	%rd27, %r12, 12;
	add.s64 	%rd28, %rd17, %rd27;
	ld.f32 	%f7, [%rd28];
	ld.f32 	%f8, [%rd28+4];
	ld.f32 	%f9, [%rd28+8];
	// inline asm
	call (%f306, %f307), _optix_get_triangle_barycentrics, ();
	// inline asm
	mov.f32 	%f92, 0f3F800000;
	sub.ftz.f32 	%f93, %f92, %f306;
	sub.ftz.f32 	%f12, %f93, %f307;
	sub.ftz.f32 	%f94, %f4, %f1;
	sub.ftz.f32 	%f95, %f5, %f2;
	sub.ftz.f32 	%f96, %f6, %f3;
	sub.ftz.f32 	%f97, %f7, %f1;
	sub.ftz.f32 	%f98, %f8, %f2;
	sub.ftz.f32 	%f99, %f9, %f3;
	mul.ftz.f32 	%f100, %f95, %f99;
	mul.ftz.f32 	%f101, %f96, %f98;
	sub.ftz.f32 	%f294, %f100, %f101;
	mul.ftz.f32 	%f102, %f96, %f97;
	mul.ftz.f32 	%f103, %f94, %f99;
	sub.ftz.f32 	%f295, %f102, %f103;
	mul.ftz.f32 	%f104, %f94, %f98;
	mul.ftz.f32 	%f105, %f95, %f97;
	sub.ftz.f32 	%f296, %f104, %f105;
	mul.ftz.f32 	%f106, %f1, %f12;
	mul.ftz.f32 	%f107, %f2, %f12;
	mul.ftz.f32 	%f108, %f3, %f12;
	fma.rn.ftz.f32 	%f109, %f4, %f306, %f106;
	fma.rn.ftz.f32 	%f110, %f5, %f306, %f107;
	fma.rn.ftz.f32 	%f111, %f6, %f306, %f108;
	fma.rn.ftz.f32 	%f16, %f7, %f307, %f109;
	fma.rn.ftz.f32 	%f17, %f8, %f307, %f110;
	fma.rn.ftz.f32 	%f18, %f9, %f307, %f111;
	ld.u32 	%r13, [%rd16+100];
	setp.eq.s32	%p1, %r13, 10;
	@%p1 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_2:
	cvt.u32.u64	%r17, %rd6;
	// inline asm
	call _optix_set_payload_3, (%r8);
	// inline asm
	setp.gt.ftz.f32	%p2, %f307, %f306;
	cvt.u32.u64	%r18, %rd5;
	selp.b32	%r19, %r17, %r18, %p2;
	selp.b32	%r20, -2147483648, 1073741824, %p2;
	selp.f32	%f112, %f307, %f306, %p2;
	setp.gt.ftz.f32	%p3, %f12, %f112;
	cvt.u32.u64	%r21, %rd4;
	selp.b32	%r39, %r21, %r19, %p3;
	selp.b32	%r22, 0, %r20, %p3;
	or.b32  	%r38, %r22, %r38;
	ld.u64 	%rd7, [%rd16+24];
	setp.eq.s64	%p4, %rd7, 0;
	@%p4 bra 	BB0_4;

	ld.u64 	%rd29, [%rd16+32];
	mul.lo.s64 	%rd30, %rd3, 12;
	add.s64 	%rd31, %rd29, %rd30;
	ld.u32 	%r23, [%rd31];
	mul.wide.u32 	%rd32, %r23, 12;
	add.s64 	%rd33, %rd7, %rd32;
	ld.f32 	%f113, [%rd33];
	ld.f32 	%f114, [%rd33+4];
	ld.f32 	%f115, [%rd33+8];
	ld.u32 	%r24, [%rd31+4];
	mul.wide.u32 	%rd34, %r24, 12;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f116, [%rd35];
	mul.ftz.f32 	%f117, %f306, %f116;
	ld.f32 	%f118, [%rd35+4];
	mul.ftz.f32 	%f119, %f306, %f118;
	ld.f32 	%f120, [%rd35+8];
	mul.ftz.f32 	%f121, %f306, %f120;
	fma.rn.ftz.f32 	%f122, %f12, %f113, %f117;
	fma.rn.ftz.f32 	%f123, %f12, %f114, %f119;
	fma.rn.ftz.f32 	%f124, %f12, %f115, %f121;
	ld.u32 	%r25, [%rd31+8];
	mul.wide.u32 	%rd36, %r25, 12;
	add.s64 	%rd37, %rd7, %rd36;
	ld.f32 	%f125, [%rd37];
	ld.f32 	%f126, [%rd37+4];
	ld.f32 	%f127, [%rd37+8];
	fma.rn.ftz.f32 	%f294, %f307, %f125, %f122;
	fma.rn.ftz.f32 	%f295, %f307, %f126, %f123;
	fma.rn.ftz.f32 	%f296, %f307, %f127, %f124;
	bra.uni 	BB0_4;

BB0_1:
	cvt.u32.u64	%r15, %rd3;
	shr.s32 	%r39, %r15, 2;
	// inline asm
	call _optix_set_payload_3, (%r39);
	// inline asm

BB0_4:
	// inline asm
	call _optix_set_payload_2, (%r38);
	// inline asm
	ld.v4.f32 	{%f128, %f129, %f130, %f315}, [%rd16+112];
	ld.f32 	%f297, [%rd16+80];
	setp.lt.ftz.f32	%p5, %f297, 0f00000000;
	@%p5 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	ld.u64 	%rd8, [%rd16+8];
	ld.u32 	%r27, [%rd2+4];
	setp.eq.s32	%p6, %r27, 9;
	@%p6 bra 	BB0_11;
	bra.uni 	BB0_7;

BB0_11:
	mul.wide.u32 	%rd46, %r39, 12;
	add.s64 	%rd47, %rd8, %rd46;
	ld.f32 	%f297, [%rd47];
	ld.f32 	%f298, [%rd47+4];
	ld.f32 	%f299, [%rd47+8];
	bra.uni 	BB0_12;

BB0_5:
	ld.f32 	%f298, [%rd16+84];
	ld.f32 	%f299, [%rd16+88];
	bra.uni 	BB0_12;

BB0_7:
	setp.ne.s32	%p7, %r27, 10;
	@%p7 bra 	BB0_12;

	ld.u8 	%rs1, [%rd16+188];
	and.b16  	%rs2, %rs1, 64;
	setp.eq.s16	%p8, %rs2, 0;
	@%p8 bra 	BB0_10;

	mul.lo.s64 	%rd38, %rd3, 12;
	add.s64 	%rd39, %rd8, %rd38;
	ld.f32 	%f297, [%rd39];
	ld.f32 	%f298, [%rd39+4];
	ld.f32 	%f299, [%rd39+8];
	bra.uni 	BB0_12;

BB0_10:
	mul.lo.s64 	%rd40, %rd4, 12;
	add.s64 	%rd41, %rd8, %rd40;
	ld.f32 	%f133, [%rd41];
	ld.f32 	%f134, [%rd41+4];
	ld.f32 	%f135, [%rd41+8];
	mul.lo.s64 	%rd42, %rd5, 12;
	add.s64 	%rd43, %rd8, %rd42;
	ld.f32 	%f136, [%rd43];
	mul.ftz.f32 	%f137, %f306, %f136;
	ld.f32 	%f138, [%rd43+4];
	mul.ftz.f32 	%f139, %f306, %f138;
	ld.f32 	%f140, [%rd43+8];
	mul.ftz.f32 	%f141, %f306, %f140;
	fma.rn.ftz.f32 	%f142, %f12, %f133, %f137;
	fma.rn.ftz.f32 	%f143, %f12, %f134, %f139;
	fma.rn.ftz.f32 	%f144, %f12, %f135, %f141;
	mul.lo.s64 	%rd44, %rd6, 12;
	add.s64 	%rd45, %rd8, %rd44;
	ld.f32 	%f145, [%rd45];
	ld.f32 	%f146, [%rd45+4];
	ld.f32 	%f147, [%rd45+8];
	fma.rn.ftz.f32 	%f297, %f307, %f145, %f142;
	fma.rn.ftz.f32 	%f298, %f307, %f146, %f143;
	fma.rn.ftz.f32 	%f299, %f307, %f147, %f144;

BB0_12:
	mul.ftz.f32 	%f314, %f130, %f299;
	mul.ftz.f32 	%f313, %f129, %f298;
	mul.ftz.f32 	%f312, %f128, %f297;
	ld.u32 	%r28, [%rd16+224];
	setp.eq.s32	%p9, %r28, 0;
	@%p9 bra 	BB0_24;

	ld.u64 	%rd9, [%rd16+40];
	setp.eq.s64	%p10, %rd9, 0;
	mov.f32 	%f302, 0f3F7EB852;
	mov.f32 	%f301, 0f3BA3D70A;
	mov.f32 	%f300, 0f3F000000;
	@%p10 bra 	BB0_14;

	ld.u64 	%rd48, [%rd16+48];
	mul.lo.s64 	%rd49, %rd3, 12;
	add.s64 	%rd50, %rd48, %rd49;
	ld.u32 	%r29, [%rd50];
	mul.wide.u32 	%rd51, %r29, 8;
	add.s64 	%rd52, %rd9, %rd51;
	ld.v2.f32 	{%f304, %f305}, [%rd52];
	ld.u32 	%r30, [%rd50+4];
	mul.wide.u32 	%rd53, %r30, 8;
	add.s64 	%rd54, %rd9, %rd53;
	ld.v2.f32 	{%f302, %f303}, [%rd54];
	ld.u32 	%r31, [%rd50+8];
	mul.wide.u32 	%rd55, %r31, 8;
	add.s64 	%rd56, %rd9, %rd55;
	ld.v2.f32 	{%f300, %f301}, [%rd56];
	mul.ftz.f32 	%f160, %f306, %f302;
	mul.ftz.f32 	%f161, %f306, %f303;
	fma.rn.ftz.f32 	%f162, %f12, %f304, %f160;
	fma.rn.ftz.f32 	%f163, %f12, %f305, %f161;
	fma.rn.ftz.f32 	%f306, %f307, %f300, %f162;
	fma.rn.ftz.f32 	%f307, %f307, %f301, %f163;
	bra.uni 	BB0_16;

BB0_14:
	mov.f32 	%f303, %f302;
	mov.f32 	%f304, %f301;
	mov.f32 	%f305, %f302;

BB0_16:
	ld.u64 	%rd57, [%rd16+192];
	ld.u64 	%rd10, [%rd57];
	setp.eq.s64	%p11, %rd10, 0;
	@%p11 bra 	BB0_18;

	tex.2d.v4.f32.f32	{%f164, %f165, %f166, %f167}, [%rd10, {%f306, %f307}];
	mul.ftz.f32 	%f312, %f312, %f164;
	mul.ftz.f32 	%f313, %f313, %f165;
	mul.ftz.f32 	%f314, %f314, %f166;
	mul.ftz.f32 	%f315, %f315, %f167;

BB0_18:
	ld.u64 	%rd58, [%rd16+200];
	ld.u64 	%rd11, [%rd58];
	setp.eq.s64	%p12, %rd11, 0;
	@%p12 bra 	BB0_20;

	tex.2d.v4.f32.f32	{%f168, %f169, %f170, %f171}, [%rd11, {%f306, %f307}];

BB0_20:
	ld.u64 	%rd59, [%rd16+208];
	ld.u64 	%rd12, [%rd59];
	setp.eq.s64	%p13, %rd12, 0;
	@%p13 bra 	BB0_22;

	tex.2d.v4.f32.f32	{%f172, %f173, %f174, %f175}, [%rd12, {%f306, %f307}];

BB0_22:
	ld.u64 	%rd60, [%rd16+216];
	ld.u64 	%rd13, [%rd60];
	setp.eq.s64	%p14, %rd13, 0;
	@%p14 bra 	BB0_24;

	sub.ftz.f32 	%f176, %f303, %f301;
	sub.ftz.f32 	%f177, %f304, %f300;
	mul.ftz.f32 	%f178, %f176, %f177;
	sub.ftz.f32 	%f179, %f305, %f301;
	sub.ftz.f32 	%f180, %f302, %f300;
	mul.ftz.f32 	%f181, %f180, %f179;
	sub.ftz.f32 	%f182, %f178, %f181;
	rcp.approx.ftz.f32 	%f183, %f182;
	sub.ftz.f32 	%f184, %f1, %f7;
	mul.ftz.f32 	%f185, %f184, %f176;
	sub.ftz.f32 	%f186, %f2, %f8;
	mul.ftz.f32 	%f187, %f186, %f176;
	sub.ftz.f32 	%f188, %f3, %f9;
	mul.ftz.f32 	%f189, %f188, %f176;
	sub.ftz.f32 	%f190, %f4, %f7;
	mul.ftz.f32 	%f191, %f190, %f179;
	sub.ftz.f32 	%f192, %f5, %f8;
	mul.ftz.f32 	%f193, %f192, %f179;
	sub.ftz.f32 	%f194, %f6, %f9;
	mul.ftz.f32 	%f195, %f194, %f179;
	sub.ftz.f32 	%f196, %f185, %f191;
	sub.ftz.f32 	%f197, %f187, %f193;
	sub.ftz.f32 	%f198, %f189, %f195;
	mul.ftz.f32 	%f199, %f196, %f183;
	mul.ftz.f32 	%f200, %f197, %f183;
	mul.ftz.f32 	%f201, %f198, %f183;
	mul.ftz.f32 	%f202, %f184, %f180;
	mul.ftz.f32 	%f203, %f186, %f180;
	mul.ftz.f32 	%f204, %f188, %f180;
	mul.ftz.f32 	%f205, %f190, %f177;
	mul.ftz.f32 	%f206, %f192, %f177;
	mul.ftz.f32 	%f207, %f194, %f177;
	sub.ftz.f32 	%f208, %f205, %f202;
	sub.ftz.f32 	%f209, %f206, %f203;
	sub.ftz.f32 	%f210, %f207, %f204;
	mul.ftz.f32 	%f211, %f208, %f183;
	mul.ftz.f32 	%f212, %f209, %f183;
	mul.ftz.f32 	%f213, %f210, %f183;
	tex.2d.v4.f32.f32	{%f214, %f215, %f216, %f217}, [%rd13, {%f306, %f307}];
	mul.ftz.f32 	%f218, %f295, %f295;
	fma.rn.ftz.f32 	%f219, %f294, %f294, %f218;
	fma.rn.ftz.f32 	%f220, %f296, %f296, %f219;
	rsqrt.approx.ftz.f32 	%f221, %f220;
	mul.ftz.f32 	%f222, %f200, %f200;
	fma.rn.ftz.f32 	%f223, %f199, %f199, %f222;
	fma.rn.ftz.f32 	%f224, %f201, %f201, %f223;
	rsqrt.approx.ftz.f32 	%f225, %f224;
	mul.ftz.f32 	%f226, %f199, %f225;
	mul.ftz.f32 	%f227, %f200, %f225;
	mul.ftz.f32 	%f228, %f201, %f225;
	mul.ftz.f32 	%f229, %f214, %f226;
	mul.ftz.f32 	%f230, %f214, %f227;
	mul.ftz.f32 	%f231, %f214, %f228;
	fma.rn.ftz.f32 	%f232, %f294, %f221, %f229;
	fma.rn.ftz.f32 	%f233, %f295, %f221, %f230;
	fma.rn.ftz.f32 	%f234, %f296, %f221, %f231;
	ld.f32 	%f235, [%rd16+184];
	mul.ftz.f32 	%f236, %f215, %f235;
	mul.ftz.f32 	%f237, %f212, %f212;
	fma.rn.ftz.f32 	%f238, %f211, %f211, %f237;
	fma.rn.ftz.f32 	%f239, %f213, %f213, %f238;
	rsqrt.approx.ftz.f32 	%f240, %f239;
	mul.ftz.f32 	%f241, %f211, %f240;
	mul.ftz.f32 	%f242, %f212, %f240;
	mul.ftz.f32 	%f243, %f213, %f240;
	fma.rn.ftz.f32 	%f294, %f236, %f241, %f232;
	fma.rn.ftz.f32 	%f295, %f236, %f242, %f233;
	fma.rn.ftz.f32 	%f296, %f236, %f243, %f234;

BB0_24:
	// inline asm
	call (%r32), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r33), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd61, %r32;
	cvt.u64.u32	%rd62, %r33;
	bfi.b64 	%rd14, %rd61, %rd62, 32, 32;
	add.s64 	%rd15, %rd14, 96;
	// inline asm
	call (%f244), _optix_get_ray_tmax, ();
	// inline asm
	st.v4.f32 	[%rd14+96], {%f16, %f17, %f18, %f244};
	mul.ftz.f32 	%f245, %f295, %f295;
	fma.rn.ftz.f32 	%f246, %f294, %f294, %f245;
	fma.rn.ftz.f32 	%f247, %f296, %f296, %f246;
	rsqrt.approx.ftz.f32 	%f248, %f247;
	mul.ftz.f32 	%f82, %f294, %f248;
	mul.ftz.f32 	%f83, %f295, %f248;
	mul.ftz.f32 	%f84, %f296, %f248;
	ld.f32 	%f249, [%rd14+128];
	ld.f32 	%f250, [%rd14+132];
	mul.ftz.f32 	%f251, %f83, %f250;
	fma.rn.ftz.f32 	%f252, %f82, %f249, %f251;
	ld.f32 	%f253, [%rd14+136];
	fma.rn.ftz.f32 	%f85, %f84, %f253, %f252;
	setp.lt.ftz.f32	%p15, %f85, 0f00000000;
	@%p15 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	mul.ftz.f32 	%f256, %f85, 0f3F7BE76D;
	mul.ftz.f32 	%f257, %f85, %f256;
	mul.ftz.f32 	%f258, %f315, %f257;
	mul.ftz.f32 	%f259, %f257, %f258;
	mul.ftz.f32 	%f86, %f312, %f259;
	mul.ftz.f32 	%f87, %f313, %f259;
	mul.ftz.f32 	%f88, %f314, %f259;
	st.v2.f32 	[%rd14], {%f86, %f87};
	st.f32 	[%rd14+8], %f88;
	sub.ftz.f32 	%f89, %f92, %f259;
	st.v2.f32 	[%rd15+-48], {%f89, %f89};
	st.f32 	[%rd14+56], %f89;
	ld.u8 	%rs3, [%rd14+15];
	and.b16  	%rs4, %rs3, 1;
	setp.eq.b16	%p16, %rs4, 1;
	@!%p16 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_27:
	ld.f32 	%f261, [%rd14+16];
	add.ftz.f32 	%f262, %f89, %f86;
	mul.ftz.f32 	%f263, %f262, %f261;
	st.f32 	[%rd14+16], %f263;
	ld.f32 	%f264, [%rd14+20];
	add.ftz.f32 	%f265, %f89, %f87;
	mul.ftz.f32 	%f266, %f265, %f264;
	st.f32 	[%rd14+20], %f266;
	ld.f32 	%f267, [%rd14+24];
	add.ftz.f32 	%f268, %f89, %f88;
	mul.ftz.f32 	%f269, %f268, %f267;
	st.f32 	[%rd14+24], %f269;

BB0_28:
	ld.u32 	%r36, [%rd14+44];
	setp.ne.s32	%p17, %r36, 0;
	@%p17 bra 	BB0_30;

	ld.const.v2.f32 	{%f270, %f271}, [params+144];
	mul.ftz.f32 	%f274, %f83, %f271;
	fma.rn.ftz.f32 	%f275, %f82, %f270, %f274;
	ld.const.f32 	%f276, [params+152];
	ld.const.v2.f32 	{%f277, %f278}, [params+160];
	mul.ftz.f32 	%f281, %f83, %f278;
	fma.rn.ftz.f32 	%f282, %f82, %f277, %f281;
	ld.const.f32 	%f283, [params+168];
	ld.const.v2.f32 	{%f284, %f285}, [params+176];
	mul.ftz.f32 	%f288, %f83, %f285;
	fma.rn.ftz.f32 	%f289, %f82, %f284, %f288;
	ld.const.f32 	%f290, [params+184];
	fma.rn.ftz.f32 	%f291, %f84, %f290, %f289;
	fma.rn.ftz.f32 	%f292, %f84, %f283, %f282;
	fma.rn.ftz.f32 	%f293, %f84, %f276, %f275;
	st.v2.f32 	[%rd14+32], {%f293, %f292};
	st.f32 	[%rd14+40], %f291;
	bra.uni 	BB0_30;

BB0_25:
	mov.f32 	%f254, 0f00000000;
	st.v2.f32 	[%rd14], {%f254, %f254};
	mov.u32 	%r34, 0;
	st.u32 	[%rd14+8], %r34;
	st.v2.f32 	[%rd15+-48], {%f92, %f92};
	mov.u32 	%r35, 1065353216;
	st.u32 	[%rd14+56], %r35;

BB0_30:
	mov.u32 	%r37, 1065353216;
	st.u32 	[%rd14+60], %r37;
	ret;
}


