This is my first ever attempt on trying Verilog. Just a random circuit + testbench.
Developed around June 2025.
