#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Feb 07 16:09:35 2020
# Process ID: 18008
# Current directory: C:/Users/port3116/Desktop/lab_3/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21288 C:\Users\port3116\Desktop\lab_3\project_3\project_3.xpr
# Log file: C:/Users/port3116/Desktop/lab_3/project_3/vivado.log
# Journal file: C:/Users/port3116/Desktop/lab_3/project_3\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
start_gui
open_project C:/Users/port3116/Desktop/lab_3/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always_comb". [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:122]
[Fri Feb 07 16:18:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 16:24:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 07 16:30:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 864.887 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210279772555A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210279772555A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772555A
set_property PROGRAM.FILE {C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/impl_1/gcd_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
current_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/impl_1/gcd_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 07 16:52:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
[Fri Feb 07 16:52:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/impl_1/gcd_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 16:59:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 17:01:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4880e8d4561a4983b9934fde9972101d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.852 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 17:04:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.281 ; gain = 311.430
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 17:36:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3/project_3.runs/synth_1/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/port3116/Desktop/lab_3/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
save_project_as project_3_1 C:/Users/port3116/Desktop/lab_3/project_3_1 -force
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1851.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:75]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/debounce.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/debounce.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 17:45:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Feb 07 17:46:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 07 17:47:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1851.207 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210279772555A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210279772555A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772555A
set_property PROGRAM.FILE {C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/gcd_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
current_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/gcd_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:75]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-1241] port btn is not defined [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:15]
ERROR: [VRFC 10-1241] port sw is not defined [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:16]
ERROR: [VRFC 10-1241] port clk is not defined [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:17]
ERROR: [VRFC 10-1241] port led is not defined [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:48]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:75]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable led might have multiple concurrent drivers [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable led might have multiple concurrent drivers [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable led might have multiple concurrent drivers [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:77]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/debounce.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/debounce.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/dp.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/fsm.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/imports/lab_3/gcd_core.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3/project_3.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 17:55:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:67]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:67]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 18:23:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 18:24:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 18:27:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:67]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library work [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv:1]
[Fri Feb 07 18:31:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:68]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1937.379 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/constrs_1/imports/lab_3/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func/gcd_wrapper_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func/gcd_wrapper_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func/gcd_wrapper_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot gcd_wrapper_tb_func_synth xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.debounce
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_func_synth -key {Post-Synthesis:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.379 ; gain = 0.000
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/gcd_wrapper_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1937.379 ; gain = 0.000
set_property simulator_language Verilog [current_project]
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing/gcd_wrapper_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot gcd_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "gcd_wrapper_tb_time_synth.sdf", for root module "gcd_wrapper_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "gcd_wrapper_tb_time_synth.sdf", for root module "gcd_wrapper_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.debounce
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1937.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_time_synth -key {Post-Synthesis:sim_1:Timing:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.379 ; gain = 0.000
launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1937.379 ; gain = 0.000
[Fri Feb 07 18:37:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3/.Xil/Vivado-18008-ece-bel215-15/dcp/gcd_wrapper.xdc]
Finished Parsing XDC File [C:/Users/port3116/Desktop/lab_3/project_3/.Xil/Vivado-18008-ece-bel215-15/dcp/gcd_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1967.609 ; gain = 0.023
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1967.613 ; gain = 0.027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing/gcd_wrapper_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing/gcd_wrapper_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing/gcd_wrapper_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing/gcd_wrapper_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing/gcd_wrapper_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot gcd_wrapper_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "gcd_wrapper_tb_time_impl.sdf", for root module "gcd_wrapper_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "gcd_wrapper_tb_time_impl.sdf", for root module "gcd_wrapper_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.debounce
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_time_impl -key {Post-Implementation:sim_1:Timing:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.785 ; gain = 110.406
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/gcd_wrapper_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-91] done is not declared [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:68]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/gcd_wrapper_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.785 ; gain = 0.000
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 07 18:46:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2047.785 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210279772555A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210279772555A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772555A
current_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.runs/impl_1/gcd_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210279772555A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] sate is not declared under prefix uut [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:68]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
                   0Current State = start
$finish called at time : 740 ns : File "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/gcd_wrapper_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_behav xil_defaultlib.gcd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_behav -key {Behavioral:sim_1:Functional:gcd_wrapper} -tclbatch {gcd_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_behav xil_defaultlib.gcd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_behav -key {Behavioral:sim_1:Functional:gcd_wrapper} -tclbatch {gcd_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_behav xil_defaultlib.gcd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_behav -key {Behavioral:sim_1:Functional:gcd_wrapper} -tclbatch {gcd_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/gcd_wrapper_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_behav xil_defaultlib.gcd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_behav -key {Behavioral:sim_1:Functional:gcd_wrapper} -tclbatch {gcd_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
ERROR: [VRFC 10-1412] syntax error near $finish [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:65]
ERROR: [VRFC 10-1040] module gcd_wrapper_tb ignored due to previous errors [C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
$finish called at time : 740 ns : File "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'gcd_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj gcd_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gcd_wrapper_tb_behav -key {Behavioral:sim_1:Functional:gcd_wrapper_tb} -tclbatch {gcd_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source gcd_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
$finish called at time : 790 ns : File "C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gcd_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 07 19:08:29 2020...
