// Seed: 3727838677
program module_0 ();
  assign id_2 = -1;
  uwire   id_3;
  supply0 id_4 = 1;
  assign id_1 = 1, id_1 = id_3;
  assign id_1 = 1;
  id_5 :
  assert property (@(posedge 'b0 * id_2 or 1) -1)
  else;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wor id_12,
    input wand id_13,
    inout tri0 id_14,
    input wire id_15,
    output wor id_16,
    input wor id_17,
    output wand id_18,
    input tri1 id_19
);
  module_0 modCall_1 ();
  assign id_7  = id_13;
  assign id_16 = id_8;
endmodule
