<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[31]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[30]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[29]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[28]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[27]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[26]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[25]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[24]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[23]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[22]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[21]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[20]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[19]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[18]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[17]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[16]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[15]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[14]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[13]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[12]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[11]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[10]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[9]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[8]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[7]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[6]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[5]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[4]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[3]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[2]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[1]"/>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/miso_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_sclk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/Net"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[31]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[30]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[29]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[28]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[27]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[26]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[25]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[24]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[23]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[22]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[21]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[20]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[19]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[18]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[17]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[16]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[15]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[14]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[13]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[12]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[11]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[10]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[9]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[8]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[7]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[6]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[5]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[4]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[3]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[2]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[1]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tkeep[3]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tkeep[2]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tkeep[1]"/>
        <net name="DMA_design_i/axi_dma_0_m_axis_mm2s_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="529c59e261ae50a8986c7f8e482e0243"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="DMA_design_i/ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DMA_design_i/PMOD_AD1_Driver_0_m00_axis_tlast"/>
      </nets>
    </probe>
  </probeset>
</probeData>
