# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fpga-demo.srcs/sources_1/imports/src/clk_div.vhdl" \

vhdl2008 xil_defaultlib  \
"../../../../fpga-demo.srcs/sim_1/imports/test/clk_div_tb.vhdl" \

# Do not sort compile order
nosort
