#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x128e05d80 .scope module, "controle_tb" "controle_tb" 2 1;
 .timescale 0 0;
v0x6000010985a0_0 .net "aluOp_out", 1 0, v0x600001098000_0;  1 drivers
v0x600001098630_0 .net "aluSrc_out", 0 0, v0x600001098090_0;  1 drivers
v0x6000010986c0_0 .net "beq_instruction_out", 0 0, v0x600001098120_0;  1 drivers
v0x600001098750_0 .var "clock", 0 0;
v0x6000010987e0_0 .net "mem_read_out", 0 0, v0x600001098240_0;  1 drivers
v0x600001098870_0 .net "mem_to_reg_out", 0 0, v0x6000010982d0_0;  1 drivers
v0x600001098900_0 .net "mem_write_out", 0 0, v0x600001098360_0;  1 drivers
v0x600001098990_0 .var "opcode", 6 0;
v0x600001098a20_0 .net "reg_write_out", 0 0, v0x600001098480_0;  1 drivers
v0x600001098ab0_0 .var "reset", 0 0;
S_0x128e05ef0 .scope module, "uut" "controle" 2 18, 3 1 0, S_0x128e05d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "mem_to_reg_out";
    .port_info 4 /OUTPUT 1 "reg_write_out";
    .port_info 5 /OUTPUT 1 "mem_read_out";
    .port_info 6 /OUTPUT 1 "mem_write_out";
    .port_info 7 /OUTPUT 1 "beq_instruction_out";
    .port_info 8 /OUTPUT 1 "aluSrc_out";
    .port_info 9 /OUTPUT 2 "aluOp_out";
v0x600001098000_0 .var "aluOp_out", 1 0;
v0x600001098090_0 .var "aluSrc_out", 0 0;
v0x600001098120_0 .var "beq_instruction_out", 0 0;
v0x6000010981b0_0 .net "clock", 0 0, v0x600001098750_0;  1 drivers
v0x600001098240_0 .var "mem_read_out", 0 0;
v0x6000010982d0_0 .var "mem_to_reg_out", 0 0;
v0x600001098360_0 .var "mem_write_out", 0 0;
v0x6000010983f0_0 .net "opcode", 6 0, v0x600001098990_0;  1 drivers
v0x600001098480_0 .var "reg_write_out", 0 0;
v0x600001098510_0 .net "reset", 0 0, v0x600001098ab0_0;  1 drivers
E_0x60000379b600 .event posedge, v0x600001098510_0, v0x6000010981b0_0;
    .scope S_0x128e05ef0;
T_0 ;
    %wait E_0x60000379b600;
    %load/vec4 v0x600001098510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010982d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001098000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000010983f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010982d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001098000_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010982d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098090_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001098000_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010982d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001098000_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010982d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001098000_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010982d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001098120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001098090_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001098000_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x128e05d80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001098750_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x600001098750_0;
    %inv;
    %store/vec4 v0x600001098750_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x128e05d80;
T_2 ;
    %vpi_call 2 39 "$dumpfile", "controle_tb.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x128e05d80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001098ab0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x600001098990_0, 0, 7;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001098ab0_0, 0, 1;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x600001098990_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "R-Type: mem_to_reg=%b, reg_write=%b, mem_read=%b, mem_write=%b, beq_instruction=%b, aluSrc=%b, aluOp=%b", v0x600001098870_0, v0x600001098a20_0, v0x6000010987e0_0, v0x600001098900_0, v0x6000010986c0_0, v0x600001098630_0, v0x6000010985a0_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x600001098990_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 57 "$display", "Load: mem_to_reg=%b, reg_write=%b, mem_read=%b, mem_write=%b, beq_instruction=%b, aluSrc=%b, aluOp=%b", v0x600001098870_0, v0x600001098a20_0, v0x6000010987e0_0, v0x600001098900_0, v0x6000010986c0_0, v0x600001098630_0, v0x6000010985a0_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x600001098990_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 63 "$display", "Store: mem_to_reg=%b, reg_write=%b, mem_read=%b, mem_write=%b, beq_instruction=%b, aluSrc=%b, aluOp=%b", v0x600001098870_0, v0x600001098a20_0, v0x6000010987e0_0, v0x600001098900_0, v0x6000010986c0_0, v0x600001098630_0, v0x6000010985a0_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x600001098990_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "Branch: mem_to_reg=%b, reg_write=%b, mem_read=%b, mem_write=%b, beq_instruction=%b, aluSrc=%b, aluOp=%b", v0x600001098870_0, v0x600001098a20_0, v0x6000010987e0_0, v0x600001098900_0, v0x6000010986c0_0, v0x600001098630_0, v0x6000010985a0_0 {0 0 0};
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x600001098990_0, 0, 7;
    %delay 10, 0;
    %vpi_call 2 75 "$display", "Desconhecido: mem_to_reg=%b, reg_write=%b, mem_read=%b, mem_write=%b, beq_instruction=%b, aluSrc=%b, aluOp=%b", v0x600001098870_0, v0x600001098a20_0, v0x6000010987e0_0, v0x600001098900_0, v0x6000010986c0_0, v0x600001098630_0, v0x6000010985a0_0 {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controle_tb.v";
    "controle.v";
