INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/mlite_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/bus_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bus_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/pc_next.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_next
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/reg_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/mem_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/mlite_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mlite_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cache
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/eth_dma.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eth_dma
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/plasma.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity plasma
INFO: [VRFC 10-163] Analyzing VHDL file "C:/cygwin/home/redal/plasma/vhdl/tbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tbench
