// Seed: 1510091740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[1'b0 : ""],
    id_9[-1 :-1],
    id_10
);
  inout wire id_10;
  output logic [7:0] id_9;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_10,
      id_10,
      id_5
  );
  inout logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_11;
  ;
endmodule
