Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 10 14:07:54 2025
| Host         : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : vitis_design_wrapper
| Device       : xcvc1902-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 94169 |     0 |          0 |   1799680 |  5.23 |
|   Register as Flip Flop    | 94169 |     0 |          0 |   1799680 |  5.23 |
|   Register as Latch        |     0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs                   | 49274 |     0 |          0 |    899840 |  5.48 |
|   LUT as Logic             | 42903 |     0 |          0 |    899840 |  4.77 |
|   LUT as Memory            |  6371 |     0 |          0 |    449920 |  1.42 |
|     LUT as Distributed RAM |  2159 |     0 |            |           |       |
|     LUT as Shift Register  |  4212 |     0 |            |           |       |
|       Variable Length SRL  |  3810 |     0 |            |           |       |
|       Fixed Length SRL     |   402 |     0 |            |           |       |
| LOOKAHEAD8                 |  1842 |     0 |          0 |    112480 |  1.64 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+-------+-------+------------+-----------+-------+
|                   Site Type                   |  Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
| SLICE                                         | 13030 |     0 |          0 |    112480 | 11.58 |
|   SLICEL                                      |  6594 |     0 |            |           |       |
|   SLICEM                                      |  6436 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |  2686 |     0 |            |           |       |
| CLB LUTs                                      | 49274 |     0 |          0 |    899840 |  5.48 |
|    using CASCADE                              | 11955 |     0 |            |           |       |
|   LUT as Logic                                | 42903 |     0 |          0 |    899840 |  4.77 |
|     single output                             | 18219 |       |            |           |       |
|     dual output                               | 24684 |       |            |           |       |
|   LUT as Memory                               |  6371 |     0 |          0 |    449920 |  1.42 |
|     LUT as Distributed RAM                    |  2159 |     0 |            |           |       |
|       single output                           |   367 |       |            |           |       |
|       dual output                             |  1792 |       |            |           |       |
|     LUT as Shift Register                     |  4212 |     0 |            |           |       |
|       single output                           |  1685 |       |            |           |       |
|       dual output                             |  2527 |       |            |           |       |
| CLB Registers                                 | 94169 |     0 |          0 |   1799680 |  5.23 |
|   Register driven from within the CLB         | 31830 |       |            |           |       |
|   Register driven from outside the CLB        | 62339 |       |            |           |       |
|     LUT in front of the register is unused    | 50022 |       |            |           |       |
|     LUT in front of the register is used      | 12317 |       |            |           |       |
| CLB Imux registers                            |     0 |     0 |            |           |       |
|   Pipelining                                  |     0 |       |            |           |       |
| Unique Control Sets                           |  3416 |       |          0 |    224960 |  1.52 |
+-----------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+-------+-------+------------+-----------+-------+
|         Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile           | 139.5 |     0 |          0 |       967 | 14.43 |
|   RAMB36E5               |   135 |     0 |          0 |       967 | 13.96 |
|   RAMB18E5*              |     9 |     0 |          0 |      1934 |  0.47 |
| Block RAM Imux registers |     0 |     0 |            |           |       |
|   Pipelining             |     0 |       |            |           |       |
| URAM                     |     3 |     0 |          0 |       463 |  0.65 |
| URAM Imux registers      |     0 |     0 |            |           |       |
|   Pipelining             |     0 |       |            |           |       |
+--------------------------+-------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |  118 |     0 |          0 |      1968 |  6.00 |
|   DSP58            |  118 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  382 |   382 |          0 |       692 | 55.20 |
|   XPIO IOB |  382 |   382 |          0 |       648 | 58.95 |
|     INPUT  |    6 |       |            |           |       |
|     OUTPUT |  112 |       |            |           |       |
|     BIDIR  |  264 |       |            |           |       |
|   HDIO IOB |    0 |     0 |          0 |        44 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Refer to report_io for information on MIO pins.


6. CLOCK
--------

+------------------------+------+-------+------------+-----------+-------+
|        Site Type       | Used | Fixed | Prohibited | Available | Util% |
+------------------------+------+-------+------------+-----------+-------+
| BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
| BUFG_PS/MBUFG_PS       |    1 |     0 |          0 |        12 |  8.33 |
| BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
| BUFGCE/MBUFGCE         |    5 |     0 |          0 |       296 |  1.69 |
| BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
| BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                   |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                   |    9 |     9 |          0 |        24 | 37.50 |
| MMCM                   |    2 |     0 |          0 |        12 | 16.67 |
+------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    3 |     0 |          0 |        28 | 10.71 |
| NOC Slave 512 bit  |    1 |     0 |          0 |        28 |  3.57 |
| NOC Master 128 bit |    8 |     0 |          0 |        26 | 30.77 |
| NOC Slave 128 bit  |    1 |     0 |          0 |        22 |  4.55 |
+--------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    1 |     0 |          0 |        16 |  6.25 |
+------------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    3 |     3 |          0 |         4 |  75.00 |
| DDRMC_RIU          |    3 |     3 |          0 |         4 |  75.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
| ADVANCED Imux      |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 93204 |            Register |
| LUT3          | 13509 |                 CLB |
| LUTCY2        | 12500 |                 CLB |
| LUTCY1        | 12500 |                 CLB |
| LUT6          | 12220 |                 CLB |
| LUT2          |  5570 |                 CLB |
| LUT4          |  5302 |                 CLB |
| LUT5          |  5216 |                 CLB |
| SRL16E        |  3476 |                 CLB |
| SRLC32E       |  3263 |                 CLB |
| RAMD32        |  3138 |                 CLB |
| LOOKAHEAD8    |  1842 |                 CLB |
| LUT1          |   770 |                 CLB |
| FDSE          |   524 |            Register |
| RAMS32        |   447 |                 CLB |
| FDCE          |   440 |            Register |
| RAMD64E5      |   366 |                 CLB |
| IOBUF         |   216 |                 I/O |
| RAMB36E5_INT  |   135 |            BLOCKRAM |
| DSP58         |   118 |          Arithmetic |
| OBUF          |    94 |                 I/O |
| XPHY          |    71 |                 I/O |
| XPIO_VREF     |    48 |                 I/O |
| IOBUFDS_COMP  |    16 |                 I/O |
| XPLL          |     9 |               Clock |
| RAMB18E5_INT  |     9 |            BLOCKRAM |
| OBUFDS        |     9 |                 I/O |
| NOC_NMU128    |     8 |            Advanced |
| IOBUFDS       |     8 |                 I/O |
| BUFGCE        |     4 |               Clock |
| URAM288E5     |     3 |            BLOCKRAM |
| NOC_NMU512    |     3 |            Advanced |
| IBUFDS        |     3 |                 I/O |
| DDRMC_RIU     |     3 |            Advanced |
| DDRMC         |     3 |            Advanced |
| MMCME5        |     2 |               Clock |
| PS9           |     1 |            Advanced |
| NOC_NSU512    |     1 |            Advanced |
| NOC_NSU128    |     1 |            Advanced |
| MBUFGCE       |     1 |               Clock |
| FDPE          |     1 |            Register |
| BUFG_PS       |     1 |               Clock |
| AIE_NOC_S_AXI |     1 |            Advanced |
+---------------+-------+---------------------+


11. Black Boxes
---------------

+----------------------------------------------------------------------+------+
|                               Ref Name                               | Used |
+----------------------------------------------------------------------+------+
| vitis_design_icn_ctrl_3_0_sc_node_v1_0_17_si_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_3_0_sc_node_v1_0_17_si_handler__parameterized2 |    1 |
| vitis_design_icn_ctrl_3_0_sc_node_v1_0_17_si_handler__parameterized1 |    1 |
| vitis_design_icn_ctrl_3_0_sc_node_v1_0_17_mi_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_2_0_sc_node_v1_0_17_si_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_2_0_sc_node_v1_0_17_si_handler__parameterized2 |    1 |
| vitis_design_icn_ctrl_2_0_sc_node_v1_0_17_si_handler__parameterized1 |    1 |
| vitis_design_icn_ctrl_2_0_sc_node_v1_0_17_mi_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_1_0_sc_node_v1_0_17_si_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_1_0_sc_node_v1_0_17_si_handler__parameterized2 |    1 |
| vitis_design_icn_ctrl_1_0_sc_node_v1_0_17_si_handler__parameterized1 |    1 |
| vitis_design_icn_ctrl_1_0_sc_node_v1_0_17_mi_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_0_0_sc_node_v1_0_17_si_handler__parameterized3 |    1 |
| vitis_design_icn_ctrl_0_0_sc_node_v1_0_17_si_handler__parameterized2 |    1 |
| vitis_design_icn_ctrl_0_0_sc_node_v1_0_17_si_handler__parameterized1 |    1 |
| vitis_design_icn_ctrl_0_0_sc_node_v1_0_17_mi_handler__parameterized3 |    1 |
+----------------------------------------------------------------------+------+


12. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| vitis_design_psr_clk_wiz_clk_out1_128mhz_0 |    1 |
| vitis_design_proc_sys_reset_6_0            |    1 |
| vitis_design_proc_sys_reset_1_0            |    1 |
| vitis_design_noc_lpddr4_0                  |    1 |
| vitis_design_noc_ddr4_0                    |    1 |
| vitis_design_icn_ctrl_3_0                  |    1 |
| vitis_design_icn_ctrl_2_0                  |    1 |
| vitis_design_icn_ctrl_1_0                  |    1 |
| vitis_design_icn_ctrl_0_0                  |    1 |
| vitis_design_icn_ctrl_0                    |    1 |
| vitis_design_harness_1_0                   |    1 |
| vitis_design_dummy_slave_3_0               |    1 |
| vitis_design_dummy_slave_2_0               |    1 |
| vitis_design_dummy_slave_1_0               |    1 |
| vitis_design_dummy_slave_0_0               |    1 |
| vitis_design_dpa_trace_s2mm_0              |    1 |
| vitis_design_dpa_mon2_0                    |    1 |
| vitis_design_dpa_mon1_0                    |    1 |
| vitis_design_dpa_mon0_0                    |    1 |
| vitis_design_dpa_hub_0                     |    1 |
| vitis_design_dpa_ctrl_interconnect_0       |    1 |
| vitis_design_clk_wizard_0_0                |    1 |
| vitis_design_clk_wiz_0                     |    1 |
| vitis_design_cips_noc_0                    |    1 |
| vitis_design_axis_ila_0_0                  |    1 |
| vitis_design_axi_intc_parent_0             |    1 |
| vitis_design_axi_intc_cascaded_1_0         |    1 |
| vitis_design_axi_ic_noc_ddr4_S00_AXI_0     |    1 |
| proc_sys_reset_proc_sys_reset_0            |    1 |
| design_axi_noc_axi_noc_0                   |    1 |
| bd_90d1_MC0_ddrc_0_phy                     |    1 |
| bd_28ba_MC1_ddrc_0_phy                     |    1 |
| bd_28ba_MC0_ddrc_0_phy                     |    1 |
| axi_dbg_hub_axi_dbg_hub_0                  |    1 |
+--------------------------------------------+------+


