{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631549067501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631549067501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 23:04:27 2021 " "Processing started: Mon Sep 13 23:04:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631549067501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631549067501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IC74LS151 -c IC74LS151 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IC74LS151 -c IC74LS151" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631549067502 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631549067814 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" IC74LS151.v(13) " "Verilog HDL syntax error at IC74LS151.v(13) near text \"else\";  expecting \"end\"" {  } { { "IC74LS151.v" "" { Text "E:/HDL/mo ta IC 74LS151/IC74LS151.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1631549067854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" IC74LS151.v(58) " "Verilog HDL syntax error at IC74LS151.v(58) near text \"endmodule\";  expecting \"end\"" {  } { { "IC74LS151.v" "" { Text "E:/HDL/mo ta IC 74LS151/IC74LS151.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1631549067855 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \"end\" IC74LS151.v(61) " "Verilog HDL syntax error at IC74LS151.v(61) near text \"reg\";  expecting \"end\"" {  } { { "IC74LS151.v" "" { Text "E:/HDL/mo ta IC 74LS151/IC74LS151.v" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1631549067855 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"D\";  expecting \"<=\", or \"=\" IC74LS151.v(100) " "Verilog HDL syntax error at IC74LS151.v(100) near text \"D\";  expecting \"<=\", or \"=\"" {  } { { "IC74LS151.v" "" { Text "E:/HDL/mo ta IC 74LS151/IC74LS151.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1631549067855 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" IC74LS151.v(101) " "Verilog HDL syntax error at IC74LS151.v(101) near text \"endmodule\";  expecting \"end\"" {  } { { "IC74LS151.v" "" { Text "E:/HDL/mo ta IC 74LS151/IC74LS151.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1631549067855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic74ls151.v 0 0 " "Found 0 design units, including 0 entities, in source file ic74ls151.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631549067856 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631549067919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 13 23:04:27 2021 " "Processing ended: Mon Sep 13 23:04:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631549067919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631549067919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631549067919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631549067919 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631549068538 ""}
