set ::env(PROJECT_NAME) dct
set ::env(DESIGN_TOP) DCT8_slow
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/dct/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/dct/rtl/dctslow.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
