
*** Running vivado
    with args -log dbe_bpm_dsp.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dbe_bpm_dsp.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source dbe_bpm_dsp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/chipscope_ila_synth_1/chipscope_ila.dcp' for cell 'cmp_chipscope_ila_wbm_top'
INFO: [Project 1-454] Reading design checkpoint 'D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/vio_boot_synth_1/vio_boot.dcp' for cell 'vio_boot_inst'
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from D:/DevelProgs/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ffg1156/Package.xml
Loading io standards from D:/DevelProgs/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.srcs/sources_1/ip/chipscope_ila/ila_v5_0/constraints/ila.xdc] for cell 'cmp_chipscope_ila_wbm_top'
Finished Parsing XDC File [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.srcs/sources_1/ip/chipscope_ila/ila_v5_0/constraints/ila.xdc] for cell 'cmp_chipscope_ila_wbm_top'
Parsing XDC File [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.srcs/sources_1/ip/vio_boot/vio_boot.xdc] for cell 'vio_boot_inst'
Finished Parsing XDC File [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.srcs/sources_1/ip/vio_boot/vio_boot.xdc] for cell 'vio_boot_inst'
Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/import/dbe_bpm_dsp.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/import/dbe_bpm_dsp.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/chipscope_ila_synth_1/chipscope_ila.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/vio_boot_synth_1/vio_boot.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  OBUFDS => OBUFDS: 5 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 527.418 ; gain = 334.867
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -324 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 529.836 ; gain = 0.461
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/DevelProgs/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1063.242 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 198110f63

Time (s): cpu = 00:00:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1063.242 ; gain = 21.660
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG boot_clk_i_IBUF_BUFG_inst to drive 1959 load(s) on clock net boot_clk_i_IBUF
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Phase 2 Retarget | Checksum: 1697bca86

Time (s): cpu = 00:00:02 ; elapsed = 00:02:23 . Memory (MB): peak = 1064.762 ; gain = 23.180

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 794 cells.
Phase 3 Constant Propagation | Checksum: f2b0c54b

Time (s): cpu = 00:00:03 ; elapsed = 00:02:24 . Memory (MB): peak = 1064.762 ; gain = 23.180

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 955 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 468 unconnected cells.
Phase 4 Sweep | Checksum: c0e254b9

Time (s): cpu = 00:00:03 ; elapsed = 00:02:25 . Memory (MB): peak = 1064.762 ; gain = 23.180
Ending Logic Optimization Task | Checksum: c0e254b9

Time (s): cpu = 00:00:00 ; elapsed = 00:02:25 . Memory (MB): peak = 1064.762 ; gain = 23.180
Implement Debug Cores | Checksum: 1bd3af69b
Logic Optimization | Checksum: 1f7a8f98c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: c0e254b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1073.977 ; gain = 0.000
Ending Power Optimization Task | Checksum: c0e254b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1073.977 ; gain = 9.215
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:02:46 . Memory (MB): peak = 1073.977 ; gain = 546.559
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1073.977 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/dbe_bpm_dsp_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -324 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 9016b2cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1073.977 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1073.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1073.977 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 830554c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1073.977 ; gain = 0.000
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus fmc1_in[LA_n] are not locked:  'fmc1_in[LA_n][32]'  'fmc1_in[LA_n][31]'  'fmc1_in[LA_n][30]'  'fmc1_in[LA_n][29]'  'fmc1_in[LA_n][28]'  'fmc1_in[LA_n][27]'  'fmc1_in[LA_n][26]'  'fmc1_in[LA_n][25]'  'fmc1_in[LA_n][24]'  'fmc1_in[LA_n][23]'  'fmc1_in[LA_n][22]'  'fmc1_in[LA_n][21]'  'fmc1_in[LA_n][19]'  'fmc1_in[LA_n][18]'  'fmc1_in[LA_n][17]'  'fmc1_in[LA_n][15]'  'fmc1_in[LA_n][14]'  'fmc1_in[LA_n][13]'  'fmc1_in[LA_n][12]'  'fmc1_in[LA_n][11]'  'fmc1_in[LA_n][10]'  'fmc1_in[LA_n][9]'  'fmc1_in[LA_n][8]'  'fmc1_in[LA_n][7]'  'fmc1_in[LA_n][6]'  'fmc1_in[LA_n][5]'  'fmc1_in[LA_n][4]'  'fmc1_in[LA_n][2]'  'fmc1_in[LA_n][1]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus fmc1_in[LA_p] are not locked:  'fmc1_in[LA_p][32]'  'fmc1_in[LA_p][31]'  'fmc1_in[LA_p][30]'  'fmc1_in[LA_p][29]'  'fmc1_in[LA_p][28]'  'fmc1_in[LA_p][27]'  'fmc1_in[LA_p][26]'  'fmc1_in[LA_p][25]'  'fmc1_in[LA_p][24]'  'fmc1_in[LA_p][23]'  'fmc1_in[LA_p][22]'  'fmc1_in[LA_p][21]'  'fmc1_in[LA_p][19]'  'fmc1_in[LA_p][18]'  'fmc1_in[LA_p][17]'  'fmc1_in[LA_p][15]'  'fmc1_in[LA_p][14]'  'fmc1_in[LA_p][13]'  'fmc1_in[LA_p][12]'  'fmc1_in[LA_p][11]'  'fmc1_in[LA_p][10]'  'fmc1_in[LA_p][9]'  'fmc1_in[LA_p][8]'  'fmc1_in[LA_p][7]'  'fmc1_in[LA_p][6]'  'fmc1_in[LA_p][5]'  'fmc1_in[LA_p][4]'  'fmc1_in[LA_p][2]'  'fmc1_in[LA_p][1]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus fmc1_out[LA_n] are not locked:  'fmc1_out[LA_n][33]'  'fmc1_out[LA_n][32]'  'fmc1_out[LA_n][31]'  'fmc1_out[LA_n][27]'  'fmc1_out[LA_n][26]'  'fmc1_out[LA_n][25]'  'fmc1_out[LA_n][23]'  'fmc1_out[LA_n][22]'  'fmc1_out[LA_n][21]'  'fmc1_out[LA_n][20]'  'fmc1_out[LA_n][19]'  'fmc1_out[LA_n][18]'  'fmc1_out[LA_n][17]'  'fmc1_out[LA_n][16]'  'fmc1_out[LA_n][14]'  'fmc1_out[LA_n][13]'  'fmc1_out[LA_n][12]'  'fmc1_out[LA_n][11]'  'fmc1_out[LA_n][10]'  'fmc1_out[LA_n][3]'  'fmc1_out[LA_n][2]'  'fmc1_out[LA_n][1]'  'fmc1_out[LA_n][0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus fmc1_out[LA_p] are not locked:  'fmc1_out[LA_p][33]'  'fmc1_out[LA_p][32]'  'fmc1_out[LA_p][31]'  'fmc1_out[LA_p][27]'  'fmc1_out[LA_p][26]'  'fmc1_out[LA_p][25]'  'fmc1_out[LA_p][24]'  'fmc1_out[LA_p][23]'  'fmc1_out[LA_p][22]'  'fmc1_out[LA_p][21]'  'fmc1_out[LA_p][20]'  'fmc1_out[LA_p][19]'  'fmc1_out[LA_p][18]'  'fmc1_out[LA_p][17]'  'fmc1_out[LA_p][16]'  'fmc1_out[LA_p][15]'  'fmc1_out[LA_p][14]'  'fmc1_out[LA_p][13]'  'fmc1_out[LA_p][12]'  'fmc1_out[LA_p][10]'  'fmc1_out[LA_p][6]'  'fmc1_out[LA_p][3]'  'fmc1_out[LA_p][2]'  'fmc1_out[LA_p][1]'  'fmc1_out[LA_p][0]' 
WARNING: [Place 30-12] An IO Bus fmc1_in[LA_n] with more than one IO standard is found. Components associated with this bus are: 
	fmc1_in[LA_n][33] of IOStandard LVDS_25
	fmc1_in[LA_n][32] of IOStandard LVCMOS18
	fmc1_in[LA_n][31] of IOStandard LVCMOS18
	fmc1_in[LA_n][30] of IOStandard LVCMOS18
	fmc1_in[LA_n][29] of IOStandard LVCMOS18
	fmc1_in[LA_n][28] of IOStandard LVCMOS18
	fmc1_in[LA_n][27] of IOStandard LVCMOS18
	fmc1_in[LA_n][26] of IOStandard LVCMOS18
	fmc1_in[LA_n][25] of IOStandard LVCMOS18
	fmc1_in[LA_n][24] of IOStandard LVCMOS18
	fmc1_in[LA_n][23] of IOStandard LVCMOS18
	fmc1_in[LA_n][22] of IOStandard LVCMOS18
	fmc1_in[LA_n][21] of IOStandard LVCMOS18
	fmc1_in[LA_n][20] of IOStandard LVDS_25
	fmc1_in[LA_n][19] of IOStandard LVCMOS18
	fmc1_in[LA_n][18] of IOStandard LVCMOS18
	fmc1_in[LA_n][17] of IOStandard LVCMOS18
	fmc1_in[LA_n][16] of IOStandard LVDS_25
	fmc1_in[LA_n][15] of IOStandard LVCMOS18
	fmc1_in[LA_n][14] of IOStandard LVCMOS18
	fmc1_in[LA_n][13] of IOStandard LVCMOS18
	fmc1_in[LA_n][12] of IOStandard LVCMOS18
	fmc1_in[LA_n][11] of IOStandard LVCMOS18
	fmc1_in[LA_n][10] of IOStandard LVCMOS18
	fmc1_in[LA_n][9] of IOStandard LVCMOS18
	fmc1_in[LA_n][8] of IOStandard LVCMOS18
	fmc1_in[LA_n][7] of IOStandard LVCMOS18
	fmc1_in[LA_n][6] of IOStandard LVCMOS18
	fmc1_in[LA_n][5] of IOStandard LVCMOS18
	fmc1_in[LA_n][4] of IOStandard LVCMOS18
	fmc1_in[LA_n][3] of IOStandard LVDS_25
	fmc1_in[LA_n][2] of IOStandard LVCMOS18
	fmc1_in[LA_n][1] of IOStandard LVCMOS18
	fmc1_in[LA_n][0] of IOStandard LVDS_25
WARNING: [Place 30-12] An IO Bus fmc1_in[LA_p] with more than one IO standard is found. Components associated with this bus are: 
	fmc1_in[LA_p][33] of IOStandard LVDS_25
	fmc1_in[LA_p][32] of IOStandard LVCMOS18
	fmc1_in[LA_p][31] of IOStandard LVCMOS18
	fmc1_in[LA_p][30] of IOStandard LVCMOS18
	fmc1_in[LA_p][29] of IOStandard LVCMOS18
	fmc1_in[LA_p][28] of IOStandard LVCMOS18
	fmc1_in[LA_p][27] of IOStandard LVCMOS18
	fmc1_in[LA_p][26] of IOStandard LVCMOS18
	fmc1_in[LA_p][25] of IOStandard LVCMOS18
	fmc1_in[LA_p][24] of IOStandard LVCMOS18
	fmc1_in[LA_p][23] of IOStandard LVCMOS18
	fmc1_in[LA_p][22] of IOStandard LVCMOS18
	fmc1_in[LA_p][21] of IOStandard LVCMOS18
	fmc1_in[LA_p][20] of IOStandard LVDS_25
	fmc1_in[LA_p][19] of IOStandard LVCMOS18
	fmc1_in[LA_p][18] of IOStandard LVCMOS18
	fmc1_in[LA_p][17] of IOStandard LVCMOS18
	fmc1_in[LA_p][16] of IOStandard LVDS_25
	fmc1_in[LA_p][15] of IOStandard LVCMOS18
	fmc1_in[LA_p][14] of IOStandard LVCMOS18
	fmc1_in[LA_p][13] of IOStandard LVCMOS18
	fmc1_in[LA_p][12] of IOStandard LVCMOS18
	fmc1_in[LA_p][11] of IOStandard LVCMOS18
	fmc1_in[LA_p][10] of IOStandard LVCMOS18
	fmc1_in[LA_p][9] of IOStandard LVCMOS18
	fmc1_in[LA_p][8] of IOStandard LVCMOS18
	fmc1_in[LA_p][7] of IOStandard LVCMOS18
	fmc1_in[LA_p][6] of IOStandard LVCMOS18
	fmc1_in[LA_p][5] of IOStandard LVCMOS18
	fmc1_in[LA_p][4] of IOStandard LVCMOS18
	fmc1_in[LA_p][3] of IOStandard LVDS_25
	fmc1_in[LA_p][2] of IOStandard LVCMOS18
	fmc1_in[LA_p][1] of IOStandard LVCMOS18
	fmc1_in[LA_p][0] of IOStandard LVDS_25
WARNING: [Place 30-12] An IO Bus fmc1_out[LA_n] with more than one IO standard is found. Components associated with this bus are: 
	fmc1_out[LA_n][33] of IOStandard LVCMOS18
	fmc1_out[LA_n][32] of IOStandard LVCMOS18
	fmc1_out[LA_n][31] of IOStandard LVCMOS18
	fmc1_out[LA_n][30] of IOStandard LVCMOS25
	fmc1_out[LA_n][29] of IOStandard LVDS_25
	fmc1_out[LA_n][28] of IOStandard LVDS_25
	fmc1_out[LA_n][27] of IOStandard LVCMOS18
	fmc1_out[LA_n][26] of IOStandard LVCMOS18
	fmc1_out[LA_n][25] of IOStandard LVCMOS18
	fmc1_out[LA_n][24] of IOStandard LVCMOS25
	fmc1_out[LA_n][23] of IOStandard LVCMOS18
	fmc1_out[LA_n][22] of IOStandard LVCMOS18
	fmc1_out[LA_n][21] of IOStandard LVCMOS18
	fmc1_out[LA_n][20] of IOStandard LVCMOS18
	fmc1_out[LA_n][19] of IOStandard LVCMOS18
	fmc1_out[LA_n][18] of IOStandard LVCMOS18
	fmc1_out[LA_n][17] of IOStandard LVCMOS18
	fmc1_out[LA_n][16] of IOStandard LVCMOS18
	fmc1_out[LA_n][15] of IOStandard LVCMOS25
	fmc1_out[LA_n][14] of IOStandard LVCMOS18
	fmc1_out[LA_n][13] of IOStandard LVCMOS18
	fmc1_out[LA_n][12] of IOStandard LVCMOS18
	fmc1_out[LA_n][11] of IOStandard LVCMOS18
	fmc1_out[LA_n][10] of IOStandard LVCMOS18
	fmc1_out[LA_n][9] of IOStandard LVCMOS25
	fmc1_out[LA_n][8] of IOStandard LVDS_25
	fmc1_out[LA_n][7] of IOStandard LVDS_25
	fmc1_out[LA_n][6] of IOStandard LVCMOS25
	fmc1_out[LA_n][5] of IOStandard LVCMOS25
	fmc1_out[LA_n][4] of IOStandard LVDS_25
	fmc1_out[LA_n][3] of IOStandard LVCMOS18
	fmc1_out[LA_n][2] of IOStandard LVCMOS18
	fmc1_out[LA_n][1] of IOStandard LVCMOS18
	fmc1_out[LA_n][0] of IOStandard LVCMOS18
WARNING: [Place 30-12] An IO Bus fmc1_out[LA_p] with more than one IO standard is found. Components associated with this bus are: 
	fmc1_out[LA_p][33] of IOStandard LVCMOS18
	fmc1_out[LA_p][32] of IOStandard LVCMOS18
	fmc1_out[LA_p][31] of IOStandard LVCMOS18
	fmc1_out[LA_p][30] of IOStandard LVCMOS25
	fmc1_out[LA_p][29] of IOStandard LVDS_25
	fmc1_out[LA_p][28] of IOStandard LVDS_25
	fmc1_out[LA_p][27] of IOStandard LVCMOS18
	fmc1_out[LA_p][26] of IOStandard LVCMOS18
	fmc1_out[LA_p][25] of IOStandard LVCMOS18
	fmc1_out[LA_p][24] of IOStandard LVCMOS18
	fmc1_out[LA_p][23] of IOStandard LVCMOS18
	fmc1_out[LA_p][22] of IOStandard LVCMOS18
	fmc1_out[LA_p][21] of IOStandard LVCMOS18
	fmc1_out[LA_p][20] of IOStandard LVCMOS18
	fmc1_out[LA_p][19] of IOStandard LVCMOS18
	fmc1_out[LA_p][18] of IOStandard LVCMOS18
	fmc1_out[LA_p][17] of IOStandard LVCMOS18
	fmc1_out[LA_p][16] of IOStandard LVCMOS18
	fmc1_out[LA_p][15] of IOStandard LVCMOS18
	fmc1_out[LA_p][14] of IOStandard LVCMOS18
	fmc1_out[LA_p][13] of IOStandard LVCMOS18
	fmc1_out[LA_p][12] of IOStandard LVCMOS18
	fmc1_out[LA_p][11] of IOStandard LVCMOS25
	fmc1_out[LA_p][10] of IOStandard LVCMOS18
	fmc1_out[LA_p][9] of IOStandard LVCMOS25
	fmc1_out[LA_p][8] of IOStandard LVDS_25
	fmc1_out[LA_p][7] of IOStandard LVDS_25
	fmc1_out[LA_p][6] of IOStandard LVCMOS18
	fmc1_out[LA_p][5] of IOStandard LVCMOS25
	fmc1_out[LA_p][4] of IOStandard LVDS_25
	fmc1_out[LA_p][3] of IOStandard LVCMOS18
	fmc1_out[LA_p][2] of IOStandard LVCMOS18
	fmc1_out[LA_p][1] of IOStandard LVCMOS18
	fmc1_out[LA_p][0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 830554c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 830554c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 2e627d61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d888851a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 158e4d1dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 2.1.2.1 Place Init Design | Checksum: eb216288

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 2.1.2 Build Placer Netlist Model | Checksum: eb216288

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: eb216288

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 2.1.3 Constrain Clocks/Macros | Checksum: eb216288

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 2.1 Placer Initialization Core | Checksum: eb216288

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 2 Placer Initialization | Checksum: eb216288

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 276b29eb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 276b29eb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19d4ed774

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 16a3fc095

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 16a3fc095

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 209d37c62

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 192d21c5a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 4.6 Small Shape Detail Placement | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 4 Detail Placement | Checksum: 1ac7975f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 109f90340

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 109f90340

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.977. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 5.2.2 Post Placement Optimization | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 5.2 Post Commit Optimization | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 5.5 Placer Reporting | Checksum: 1719f6c33

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1114.109 ; gain = 40.133

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 10d367397

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1114.109 ; gain = 40.133
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 10d367397

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1114.109 ; gain = 40.133
Ending Placer Task | Checksum: 7bdafc39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1114.109 ; gain = 40.133
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1114.109 ; gain = 40.133
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.878 . Memory (MB): peak = 1114.109 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1114.109 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1114.109 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1114.109 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -324 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus fmc1_in[LA_n][33:0] are not locked:  fmc1_in[LA_n][32] fmc1_in[LA_n][31] fmc1_in[LA_n][30] fmc1_in[LA_n][29] fmc1_in[LA_n][28] fmc1_in[LA_n][27] fmc1_in[LA_n][26] fmc1_in[LA_n][25] fmc1_in[LA_n][24] fmc1_in[LA_n][23] fmc1_in[LA_n][22] fmc1_in[LA_n][21] fmc1_in[LA_n][19] fmc1_in[LA_n][18] fmc1_in[LA_n][17] fmc1_in[LA_n][15] fmc1_in[LA_n][14] fmc1_in[LA_n][13] fmc1_in[LA_n][12] fmc1_in[LA_n][11] fmc1_in[LA_n][10] fmc1_in[LA_n][9] fmc1_in[LA_n][8] fmc1_in[LA_n][7] fmc1_in[LA_n][6] fmc1_in[LA_n][5] fmc1_in[LA_n][4] fmc1_in[LA_n][2] fmc1_in[LA_n][1]
WARNING: [Drc 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus fmc1_in[LA_p][33:0] are not locked:  fmc1_in[LA_p][32] fmc1_in[LA_p][31] fmc1_in[LA_p][30] fmc1_in[LA_p][29] fmc1_in[LA_p][28] fmc1_in[LA_p][27] fmc1_in[LA_p][26] fmc1_in[LA_p][25] fmc1_in[LA_p][24] fmc1_in[LA_p][23] fmc1_in[LA_p][22] fmc1_in[LA_p][21] fmc1_in[LA_p][19] fmc1_in[LA_p][18] fmc1_in[LA_p][17] fmc1_in[LA_p][15] fmc1_in[LA_p][14] fmc1_in[LA_p][13] fmc1_in[LA_p][12] fmc1_in[LA_p][11] fmc1_in[LA_p][10] fmc1_in[LA_p][9] fmc1_in[LA_p][8] fmc1_in[LA_p][7] fmc1_in[LA_p][6] fmc1_in[LA_p][5] fmc1_in[LA_p][4] fmc1_in[LA_p][2] fmc1_in[LA_p][1]
WARNING: [Drc 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus fmc1_out[LA_n][33:0] are not locked:  fmc1_out[LA_n][33] fmc1_out[LA_n][32] fmc1_out[LA_n][31] fmc1_out[LA_n][27] fmc1_out[LA_n][26] fmc1_out[LA_n][25] fmc1_out[LA_n][23] fmc1_out[LA_n][22] fmc1_out[LA_n][21] fmc1_out[LA_n][20] fmc1_out[LA_n][19] fmc1_out[LA_n][18] fmc1_out[LA_n][17] fmc1_out[LA_n][16] fmc1_out[LA_n][14] fmc1_out[LA_n][13] fmc1_out[LA_n][12] fmc1_out[LA_n][11] fmc1_out[LA_n][10] fmc1_out[LA_n][3] fmc1_out[LA_n][2] fmc1_out[LA_n][1] fmc1_out[LA_n][0]
WARNING: [Drc 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus fmc1_out[LA_p][33:0] are not locked:  fmc1_out[LA_p][33] fmc1_out[LA_p][32] fmc1_out[LA_p][31] fmc1_out[LA_p][27] fmc1_out[LA_p][26] fmc1_out[LA_p][25] fmc1_out[LA_p][24] fmc1_out[LA_p][23] fmc1_out[LA_p][22] fmc1_out[LA_p][21] fmc1_out[LA_p][20] fmc1_out[LA_p][19] fmc1_out[LA_p][18] fmc1_out[LA_p][17] fmc1_out[LA_p][16] fmc1_out[LA_p][15] fmc1_out[LA_p][14] fmc1_out[LA_p][13] fmc1_out[LA_p][12] fmc1_out[LA_p][10] fmc1_out[LA_p][6] fmc1_out[LA_p][3] fmc1_out[LA_p][2] fmc1_out[LA_p][1] fmc1_out[LA_p][0]
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fmc1_in[LA_n][33:0] with more than one IO standard is found. Components associated with this bus are:  fmc1_in[LA_n][33] of IOStandard LVDS_25; fmc1_in[LA_n][32] of IOStandard LVCMOS18; fmc1_in[LA_n][31] of IOStandard LVCMOS18; fmc1_in[LA_n][30] of IOStandard LVCMOS18; fmc1_in[LA_n][29] of IOStandard LVCMOS18; fmc1_in[LA_n][28] of IOStandard LVCMOS18; fmc1_in[LA_n][27] of IOStandard LVCMOS18; fmc1_in[LA_n][26] of IOStandard LVCMOS18; fmc1_in[LA_n][25] of IOStandard LVCMOS18; fmc1_in[LA_n][24] of IOStandard LVCMOS18; fmc1_in[LA_n][23] of IOStandard LVCMOS18; fmc1_in[LA_n][22] of IOStandard LVCMOS18; fmc1_in[LA_n][21] of IOStandard LVCMOS18; fmc1_in[LA_n][20] of IOStandard LVDS_25; fmc1_in[LA_n][19] of IOStandard LVCMOS18; fmc1_in[LA_n][18] of IOStandard LVCMOS18; fmc1_in[LA_n][17] of IOStandard LVCMOS18; fmc1_in[LA_n][16] of IOStandard LVDS_25; fmc1_in[LA_n][15] of IOStandard LVCMOS18; fmc1_in[LA_n][14] of IOStandard LVCMOS18; fmc1_in[LA_n][13] of IOStandard LVCMOS18; fmc1_in[LA_n][12] of IOStandard LVCMOS18; fmc1_in[LA_n][11] of IOStandard LVCMOS18; fmc1_in[LA_n][10] of IOStandard LVCMOS18; fmc1_in[LA_n][9] of IOStandard LVCMOS18; fmc1_in[LA_n][8] of IOStandard LVCMOS18; fmc1_in[LA_n][7] of IOStandard LVCMOS18; fmc1_in[LA_n][6] of IOStandard LVCMOS18; fmc1_in[LA_n][5] of IOStandard LVCMOS18; fmc1_in[LA_n][4] of IOStandard LVCMOS18; fmc1_in[LA_n][3] of IOStandard LVDS_25; fmc1_in[LA_n][2] of IOStandard LVCMOS18; fmc1_in[LA_n][1] of IOStandard LVCMOS18; fmc1_in[LA_n][0] of IOStandard LVDS_25;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fmc1_in[LA_p][33:0] with more than one IO standard is found. Components associated with this bus are:  fmc1_in[LA_p][33] of IOStandard LVDS_25; fmc1_in[LA_p][32] of IOStandard LVCMOS18; fmc1_in[LA_p][31] of IOStandard LVCMOS18; fmc1_in[LA_p][30] of IOStandard LVCMOS18; fmc1_in[LA_p][29] of IOStandard LVCMOS18; fmc1_in[LA_p][28] of IOStandard LVCMOS18; fmc1_in[LA_p][27] of IOStandard LVCMOS18; fmc1_in[LA_p][26] of IOStandard LVCMOS18; fmc1_in[LA_p][25] of IOStandard LVCMOS18; fmc1_in[LA_p][24] of IOStandard LVCMOS18; fmc1_in[LA_p][23] of IOStandard LVCMOS18; fmc1_in[LA_p][22] of IOStandard LVCMOS18; fmc1_in[LA_p][21] of IOStandard LVCMOS18; fmc1_in[LA_p][20] of IOStandard LVDS_25; fmc1_in[LA_p][19] of IOStandard LVCMOS18; fmc1_in[LA_p][18] of IOStandard LVCMOS18; fmc1_in[LA_p][17] of IOStandard LVCMOS18; fmc1_in[LA_p][16] of IOStandard LVDS_25; fmc1_in[LA_p][15] of IOStandard LVCMOS18; fmc1_in[LA_p][14] of IOStandard LVCMOS18; fmc1_in[LA_p][13] of IOStandard LVCMOS18; fmc1_in[LA_p][12] of IOStandard LVCMOS18; fmc1_in[LA_p][11] of IOStandard LVCMOS18; fmc1_in[LA_p][10] of IOStandard LVCMOS18; fmc1_in[LA_p][9] of IOStandard LVCMOS18; fmc1_in[LA_p][8] of IOStandard LVCMOS18; fmc1_in[LA_p][7] of IOStandard LVCMOS18; fmc1_in[LA_p][6] of IOStandard LVCMOS18; fmc1_in[LA_p][5] of IOStandard LVCMOS18; fmc1_in[LA_p][4] of IOStandard LVCMOS18; fmc1_in[LA_p][3] of IOStandard LVDS_25; fmc1_in[LA_p][2] of IOStandard LVCMOS18; fmc1_in[LA_p][1] of IOStandard LVCMOS18; fmc1_in[LA_p][0] of IOStandard LVDS_25;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fmc1_out[LA_n][33:0] with more than one IO standard is found. Components associated with this bus are:  fmc1_out[LA_n][33] of IOStandard LVCMOS18; fmc1_out[LA_n][32] of IOStandard LVCMOS18; fmc1_out[LA_n][31] of IOStandard LVCMOS18; fmc1_out[LA_n][30] of IOStandard LVCMOS25; fmc1_out[LA_n][29] of IOStandard LVDS_25; fmc1_out[LA_n][28] of IOStandard LVDS_25; fmc1_out[LA_n][27] of IOStandard LVCMOS18; fmc1_out[LA_n][26] of IOStandard LVCMOS18; fmc1_out[LA_n][25] of IOStandard LVCMOS18; fmc1_out[LA_n][24] of IOStandard LVCMOS25; fmc1_out[LA_n][23] of IOStandard LVCMOS18; fmc1_out[LA_n][22] of IOStandard LVCMOS18; fmc1_out[LA_n][21] of IOStandard LVCMOS18; fmc1_out[LA_n][20] of IOStandard LVCMOS18; fmc1_out[LA_n][19] of IOStandard LVCMOS18; fmc1_out[LA_n][18] of IOStandard LVCMOS18; fmc1_out[LA_n][17] of IOStandard LVCMOS18; fmc1_out[LA_n][16] of IOStandard LVCMOS18; fmc1_out[LA_n][15] of IOStandard LVCMOS25; fmc1_out[LA_n][14] of IOStandard LVCMOS18; fmc1_out[LA_n][13] of IOStandard LVCMOS18; fmc1_out[LA_n][12] of IOStandard LVCMOS18; fmc1_out[LA_n][11] of IOStandard LVCMOS18; fmc1_out[LA_n][10] of IOStandard LVCMOS18; fmc1_out[LA_n][9] of IOStandard LVCMOS25; fmc1_out[LA_n][8] of IOStandard LVDS_25; fmc1_out[LA_n][7] of IOStandard LVDS_25; fmc1_out[LA_n][6] of IOStandard LVCMOS25; fmc1_out[LA_n][5] of IOStandard LVCMOS25; fmc1_out[LA_n][4] of IOStandard LVDS_25; fmc1_out[LA_n][3] of IOStandard LVCMOS18; fmc1_out[LA_n][2] of IOStandard LVCMOS18; fmc1_out[LA_n][1] of IOStandard LVCMOS18; fmc1_out[LA_n][0] of IOStandard LVCMOS18;
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fmc1_out[LA_p][33:0] with more than one IO standard is found. Components associated with this bus are:  fmc1_out[LA_p][33] of IOStandard LVCMOS18; fmc1_out[LA_p][32] of IOStandard LVCMOS18; fmc1_out[LA_p][31] of IOStandard LVCMOS18; fmc1_out[LA_p][30] of IOStandard LVCMOS25; fmc1_out[LA_p][29] of IOStandard LVDS_25; fmc1_out[LA_p][28] of IOStandard LVDS_25; fmc1_out[LA_p][27] of IOStandard LVCMOS18; fmc1_out[LA_p][26] of IOStandard LVCMOS18; fmc1_out[LA_p][25] of IOStandard LVCMOS18; fmc1_out[LA_p][24] of IOStandard LVCMOS18; fmc1_out[LA_p][23] of IOStandard LVCMOS18; fmc1_out[LA_p][22] of IOStandard LVCMOS18; fmc1_out[LA_p][21] of IOStandard LVCMOS18; fmc1_out[LA_p][20] of IOStandard LVCMOS18; fmc1_out[LA_p][19] of IOStandard LVCMOS18; fmc1_out[LA_p][18] of IOStandard LVCMOS18; fmc1_out[LA_p][17] of IOStandard LVCMOS18; fmc1_out[LA_p][16] of IOStandard LVCMOS18; fmc1_out[LA_p][15] of IOStandard LVCMOS18; fmc1_out[LA_p][14] of IOStandard LVCMOS18; fmc1_out[LA_p][13] of IOStandard LVCMOS18; fmc1_out[LA_p][12] of IOStandard LVCMOS18; fmc1_out[LA_p][11] of IOStandard LVCMOS25; fmc1_out[LA_p][10] of IOStandard LVCMOS18; fmc1_out[LA_p][9] of IOStandard LVCMOS25; fmc1_out[LA_p][8] of IOStandard LVDS_25; fmc1_out[LA_p][7] of IOStandard LVDS_25; fmc1_out[LA_p][6] of IOStandard LVCMOS18; fmc1_out[LA_p][5] of IOStandard LVCMOS25; fmc1_out[LA_p][4] of IOStandard LVDS_25; fmc1_out[LA_p][3] of IOStandard LVCMOS18; fmc1_out[LA_p][2] of IOStandard LVCMOS18; fmc1_out[LA_p][1] of IOStandard LVCMOS18; fmc1_out[LA_p][0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ba5333ec

Time (s): cpu = 00:01:25 ; elapsed = 00:01:15 . Memory (MB): peak = 1289.141 ; gain = 175.031

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ba5333ec

Time (s): cpu = 00:01:25 ; elapsed = 00:01:15 . Memory (MB): peak = 1289.426 ; gain = 175.316

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ba5333ec

Time (s): cpu = 00:01:25 ; elapsed = 00:01:15 . Memory (MB): peak = 1299.016 ; gain = 184.906
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15589fa83

Time (s): cpu = 00:01:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1348.559 ; gain = 234.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.11   | TNS=0      | WHS=-0.344 | THS=-91.4  |

Phase 2 Router Initialization | Checksum: 20a81ee07

Time (s): cpu = 00:01:31 ; elapsed = 00:01:19 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24e10b49e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16aa32372

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.49   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ad265dc9

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449
Phase 4 Rip-up And Reroute | Checksum: 1ad265dc9

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1d626172e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1d626172e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1d626172e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1f1f4a730

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.59   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1db2bc291

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.453528 %
  Global Horizontal Routing Utilization  = 0.421712 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1abb6c010

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1abb6c010

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f1532b97

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1348.559 ; gain = 234.449

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.59   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1f1532b97

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 1348.559 ; gain = 234.449
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:23 . Memory (MB): peak = 1348.559 ; gain = 234.449
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1348.559 ; gain = 234.449
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1348.559 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/dbe_bpm_dsp_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -324 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port vadj2_clk_updaten_o expects both input and output buffering but the buffers are incomplete.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 8 net(s) have no routable loads. The problem net(s) are fmc1_dio_raw_o[2], fmc1_dio_raw_o[3], fmc1_dio_raw_o[4], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[3], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[4], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[5], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[6], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[7].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dbe_bpm_dsp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1644.957 ; gain = 296.398
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 17:01:07 2015...

*** Running vivado
    with args -log dbe_bpm_dsp.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dbe_bpm_dsp.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source dbe_bpm_dsp.tcl -notrace
Command: open_checkpoint dbe_bpm_dsp_routed.dcp
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from D:/DevelProgs/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ffg1156/Package.xml
Loading io standards from D:/DevelProgs/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6868-SDPC117/dcp/dbe_bpm_dsp_early.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6868-SDPC117/dcp/dbe_bpm_dsp_early.xdc]
Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6868-SDPC117/dcp/dbe_bpm_dsp.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-7980-SDPC117/dbg_hub_CV.0/out/xsdbm.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-7980-SDPC117/dbg_hub_CV.0/out/xsdbm.xdc:14]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1045.324 ; gain = 517.984
Finished Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6868-SDPC117/dcp/dbe_bpm_dsp.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.809 ; gain = 8.484
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.809 ; gain = 8.484
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  OBUFDS => OBUFDS: 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1054.641 ; gain = 878.426
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -324 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port vadj2_clk_updaten_o expects both input and output buffering but the buffers are incomplete.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 8 net(s) have no routable loads. The problem net(s) are fmc1_dio_raw_o[2], fmc1_dio_raw_o[3], fmc1_dio_raw_o[4], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[3], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[4], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[5], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[6], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[7].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dbe_bpm_dsp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.742 ; gain = 381.102
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 17:04:47 2015...

*** Running vivado
    with args -log dbe_bpm_dsp.vdi -applog -m64 -messageDb vivado.pb -mode batch -source dbe_bpm_dsp.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source dbe_bpm_dsp.tcl -notrace
Command: open_checkpoint dbe_bpm_dsp_routed.dcp
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from D:/DevelProgs/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ffg1156/Package.xml
Loading io standards from D:/DevelProgs/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6100-SDPC117/dcp/dbe_bpm_dsp_early.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6100-SDPC117/dcp/dbe_bpm_dsp_early.xdc]
Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6100-SDPC117/dcp/dbe_bpm_dsp.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-7980-SDPC117/dbg_hub_CV.0/out/xsdbm.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [d:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-7980-SDPC117/dbg_hub_CV.0/out/xsdbm.xdc:14]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1045.898 ; gain = 518.469
Finished Parsing XDC File [D:/Devel/projekty/TMS/lnls_out/tms_master/tms_master.runs/impl_1/.Xil/Vivado-6100-SDPC117/dcp/dbe_bpm_dsp.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.852 ; gain = 7.953
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1053.852 ; gain = 7.953
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  OBUFDS => OBUFDS: 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1054.695 ; gain = 878.254
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2016.03' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port vadj2_clk_updaten_o expects both input and output buffering but the buffers are incomplete.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 8 net(s) have no routable loads. The problem net(s) are fmc1_dio_raw_o[2], fmc1_dio_raw_o[3], fmc1_dio_raw_o[4], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[3], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[4], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[5], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[6], vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out[7].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dbe_bpm_dsp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1435.203 ; gain = 380.508
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 15:35:06 2016...
