23:43:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\temp_xsdb_launch_script.tcl
23:43:19 INFO  : XSCT server has started successfully.
23:43:19 INFO  : Successfully done setting XSCT server connection channel  
23:43:19 INFO  : plnx-install-location is set to ''
23:43:19 INFO  : Successfully done setting workspace for the tool. 
23:43:37 INFO  : Registering command handlers for Vitis TCF services
23:43:37 INFO  : Platform repository initialization has completed.
23:43:37 INFO  : Successfully done query RDI_DATADIR 
23:44:57 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
23:44:57 INFO  : Result from executing command 'getPlatforms': 
23:44:57 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:44:58 INFO  : Platform 'UART_DDR_wrapper' is added to custom repositories.
23:45:08 INFO  : Platform 'UART_DDR_wrapper' is added to custom repositories.
23:50:52 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
23:50:52 INFO  : Result from executing command 'getPlatforms': UART_DDR_wrapper|C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/UART_DDR_wrapper.xpfm
23:50:53 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
23:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
23:52:29 INFO  : 'jtag frequency' command is executed.
23:52:29 INFO  : Context for 'APU' is selected.
23:52:29 INFO  : System reset is completed.
23:52:32 INFO  : 'after 3000' command is executed.
23:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
23:52:37 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
23:52:39 INFO  : Context for 'APU' is selected.
23:52:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
23:52:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:42 INFO  : Context for 'APU' is selected.
23:52:42 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
23:53:27 INFO  : 'ps7_init' command is executed.
23:53:27 INFO  : 'ps7_post_config' command is executed.
23:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:35 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:47 INFO  : 'con' command is executed.
23:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:47 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
23:58:10 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
23:58:49 INFO  : Disconnected from the channel tcfchan#3.
23:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
23:58:54 INFO  : 'jtag frequency' command is executed.
23:58:54 INFO  : Context for 'APU' is selected.
23:58:54 INFO  : System reset is completed.
23:58:57 INFO  : 'after 3000' command is executed.
23:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
23:59:01 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
23:59:02 INFO  : Context for 'APU' is selected.
23:59:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
23:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:04 INFO  : Context for 'APU' is selected.
23:59:04 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
23:59:24 INFO  : 'ps7_init' command is executed.
23:59:27 INFO  : 'ps7_post_config' command is executed.
23:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:32 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:45 INFO  : 'con' command is executed.
23:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
00:01:43 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:01:57 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:02:07 INFO  : Disconnected from the channel tcfchan#5.
00:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
00:02:11 INFO  : 'jtag frequency' command is executed.
00:02:11 INFO  : Context for 'APU' is selected.
00:02:12 INFO  : System reset is completed.
00:02:15 INFO  : 'after 3000' command is executed.
00:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
00:02:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
00:02:19 INFO  : Context for 'APU' is selected.
00:02:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
00:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:22 INFO  : Context for 'APU' is selected.
00:02:22 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
00:02:57 INFO  : 'ps7_init' command is executed.
00:02:59 INFO  : 'ps7_post_config' command is executed.
00:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:05 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:15 INFO  : 'con' command is executed.
00:03:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:03:15 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
00:05:54 INFO  : Disconnected from the channel tcfchan#8.
00:07:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\temp_xsdb_launch_script.tcl
00:07:59 INFO  : XSCT server has started successfully.
00:07:59 INFO  : plnx-install-location is set to ''
00:07:59 INFO  : Successfully done setting XSCT server connection channel  
00:07:59 INFO  : Successfully done setting workspace for the tool. 
00:08:10 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:08:10 ERROR : Failed to get platform details for the project 'UART_DDR'. Cannot sync application flags.
00:08:20 INFO  : Platform repository initialization has completed.
00:08:21 INFO  : Registering command handlers for Vitis TCF services
00:08:24 INFO  : Successfully done query RDI_DATADIR 
00:08:28 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:08:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
00:08:49 INFO  : 'jtag frequency' command is executed.
00:08:49 INFO  : Context for 'APU' is selected.
00:08:49 INFO  : System reset is completed.
00:08:52 INFO  : 'after 3000' command is executed.
00:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
00:08:55 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
00:08:55 INFO  : Context for 'APU' is selected.
00:08:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
00:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:55 INFO  : Context for 'APU' is selected.
00:08:55 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
00:08:56 INFO  : 'ps7_init' command is executed.
00:08:56 INFO  : 'ps7_post_config' command is executed.
00:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:56 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:56 INFO  : 'con' command is executed.
00:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:56 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
00:10:31 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:10:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:10:55 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:10:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:11:19 INFO  : Disconnected from the channel tcfchan#2.
00:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:20 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
00:11:20 INFO  : 'jtag frequency' command is executed.
00:11:20 INFO  : Context for 'APU' is selected.
00:11:20 INFO  : System reset is completed.
00:11:23 INFO  : 'after 3000' command is executed.
00:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
00:11:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
00:11:26 INFO  : Context for 'APU' is selected.
00:11:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
00:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:29 INFO  : Context for 'APU' is selected.
00:11:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
00:11:29 INFO  : 'ps7_init' command is executed.
00:11:29 INFO  : 'ps7_post_config' command is executed.
00:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:30 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:30 INFO  : 'con' command is executed.
00:11:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
00:12:50 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:12:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:12:59 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:13:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:13:08 INFO  : Disconnected from the channel tcfchan#5.
00:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
00:13:10 INFO  : 'jtag frequency' command is executed.
00:13:10 INFO  : Context for 'APU' is selected.
00:13:10 INFO  : System reset is completed.
00:13:13 INFO  : 'after 3000' command is executed.
00:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
00:13:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
00:13:15 INFO  : Context for 'APU' is selected.
00:13:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
00:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:18 INFO  : Context for 'APU' is selected.
00:13:18 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
00:13:19 INFO  : 'ps7_init' command is executed.
00:13:19 INFO  : 'ps7_post_config' command is executed.
00:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:19 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:20 INFO  : 'con' command is executed.
00:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
00:14:53 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:14:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:15:19 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:15:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:15:32 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:15:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:15:44 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:15:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:15:57 INFO  : Disconnected from the channel tcfchan#8.
00:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
00:15:58 INFO  : 'jtag frequency' command is executed.
00:16:00 INFO  : Context for 'APU' is selected.
00:16:00 INFO  : System reset is completed.
00:16:03 INFO  : 'after 3000' command is executed.
00:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
00:16:06 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
00:16:06 INFO  : Context for 'APU' is selected.
00:16:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
00:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:09 INFO  : Context for 'APU' is selected.
00:16:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
00:16:10 INFO  : 'ps7_init' command is executed.
00:16:10 INFO  : 'ps7_post_config' command is executed.
00:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:10 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:10 INFO  : 'con' command is executed.
00:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:16:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
00:16:31 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:16:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:16:41 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
00:16:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa is already opened

00:16:52 INFO  : Disconnected from the channel tcfchan#13.
00:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017B5C7FEA' is selected.
00:16:54 INFO  : 'jtag frequency' command is executed.
00:16:54 INFO  : Context for 'APU' is selected.
00:16:54 INFO  : System reset is completed.
00:16:57 INFO  : 'after 3000' command is executed.
00:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}' command is executed.
00:16:59 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
00:16:59 INFO  : Context for 'APU' is selected.
00:17:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
00:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:02 INFO  : Context for 'APU' is selected.
00:17:02 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
00:17:03 INFO  : 'ps7_init' command is executed.
00:17:03 INFO  : 'ps7_post_config' command is executed.
00:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:03 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017B5C7FEA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017B5C7FEA-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:03 INFO  : 'con' command is executed.
00:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:17:03 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Pynq_Z1\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
