# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../modulo_counter.vhd" \
"../../../../../../modulo_counter_tb.vhd" \

# Do not sort compile order
nosort
