Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 14 18:05:37 2024
| Host         : LAPTOP-Q680ES50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK1Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/CLK25Hz_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK500Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_tree_u0/flag_reg[1]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timer_u0/min_unit_cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: timer_u0/sec_deca_cout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: timer_u0/sec_unit_cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.633        0.000                      0                   23        0.236        0.000                      0                   23       41.160        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.633        0.000                      0                   19        0.236        0.000                      0                   19       41.160        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             80.712        0.000                      0                    4        0.564        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.633ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.889ns (50.817%)  route 1.828ns (49.183%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.161    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/Q
                         net (fo=2, routed)           0.829     6.446    clk_tree_u0/CLK_CNTER_500Hz[2]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.103 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_tree_u0/CLK_CNTER_500Hz0_carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.337    clk_tree_u0/CLK_CNTER_500Hz0_carry__1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.999     8.555    clk_tree_u0/data0[13]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.323     8.878 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_1/O
                         net (fo=1, routed)           0.000     8.878    clk_tree_u0/CLK_CNTER_500Hz_1[13]
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    88.199    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    88.512    clk_tree_u0/CLK_CNTER_500Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         88.512    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 79.633    

Slack (MET) :             79.729ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.963ns (26.787%)  route 2.632ns (73.213%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.998     8.635    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.759 r  clk_tree_u0/CLK_CNTER_500Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     8.759    clk_tree_u0/CLK_CNTER_500Hz_1[10]
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    88.199    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
                         clock pessimism              0.295    88.494    
                         clock uncertainty           -0.035    88.459    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.029    88.488    clk_tree_u0/CLK_CNTER_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         88.488    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                 79.729    

Slack (MET) :             79.732ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.963ns (26.795%)  route 2.631ns (73.205%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.997     8.634    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.758 r  clk_tree_u0/CLK_CNTER_500Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     8.758    clk_tree_u0/CLK_CNTER_500Hz_1[11]
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    88.199    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                         clock pessimism              0.295    88.494    
                         clock uncertainty           -0.035    88.459    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.031    88.490    clk_tree_u0/CLK_CNTER_500Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 79.732    

Slack (MET) :             79.748ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.991ns (27.361%)  route 2.631ns (72.639%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.997     8.634    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.152     8.786 r  clk_tree_u0/CLK_CNTER_500Hz[12]_i_1/O
                         net (fo=1, routed)           0.000     8.786    clk_tree_u0/CLK_CNTER_500Hz_1[12]
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    88.199    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                         clock pessimism              0.295    88.494    
                         clock uncertainty           -0.035    88.459    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    88.534    clk_tree_u0/CLK_CNTER_500Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         88.534    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                 79.748    

Slack (MET) :             79.778ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.772ns (49.617%)  route 1.799ns (50.383%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.617     5.161    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.617 r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/Q
                         net (fo=2, routed)           0.829     6.446    clk_tree_u0/CLK_CNTER_500Hz[2]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.103 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    clk_tree_u0/CLK_CNTER_500Hz0_carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.439 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[0]
                         net (fo=1, routed)           0.970     8.409    clk_tree_u0/data0[9]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.323     8.732 r  clk_tree_u0/CLK_CNTER_500Hz[9]_i_1/O
                         net (fo=1, routed)           0.000     8.732    clk_tree_u0/CLK_CNTER_500Hz_1[9]
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.503    88.198    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.075    88.511    clk_tree_u0/CLK_CNTER_500Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         88.511    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                 79.778    

Slack (MET) :             79.846ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.963ns (27.874%)  route 2.492ns (72.126%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.858     8.495    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.619 r  clk_tree_u0/CLK_CNTER_500Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     8.619    clk_tree_u0/CLK_CNTER_500Hz_1[6]
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.503    88.198    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.029    88.465    clk_tree_u0/CLK_CNTER_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 79.846    

Slack (MET) :             79.846ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.963ns (27.857%)  route 2.494ns (72.143%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.860     8.497    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.621 r  clk_tree_u0/CLK_CNTER_500Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     8.621    clk_tree_u0/CLK_CNTER_500Hz_1[7]
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.503    88.198    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.031    88.467    clk_tree_u0/CLK_CNTER_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         88.467    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                 79.846    

Slack (MET) :             79.862ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.991ns (28.437%)  route 2.494ns (71.563%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.860     8.497    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.152     8.649 r  clk_tree_u0/CLK_CNTER_500Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     8.649    clk_tree_u0/CLK_CNTER_500Hz_1[8]
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.503    88.198    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.075    88.511    clk_tree_u0/CLK_CNTER_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         88.511    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 79.862    

Slack (MET) :             80.003ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK500Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.963ns (29.218%)  route 2.333ns (70.782%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.699     8.336    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.460 r  clk_tree_u0/CLK500Hz_i_1/O
                         net (fo=1, routed)           0.000     8.460    clk_tree_u0/CLK500Hz_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    88.196    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
                         clock pessimism              0.273    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.029    88.463    clk_tree_u0/CLK500Hz_reg
  -------------------------------------------------------------------
                         required time                         88.463    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                 80.003    

Slack (MET) :             80.003ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.963ns (29.200%)  route 2.335ns (70.800%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.620     5.164    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.583 r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/Q
                         net (fo=2, routed)           1.059     6.642    clk_tree_u0/CLK_CNTER_500Hz[12]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.296     6.938 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_4/O
                         net (fo=1, routed)           0.575     7.513    clk_tree_u0/CLK_CNTER_500Hz[13]_i_4_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.701     8.338    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.462 r  clk_tree_u0/CLK_CNTER_500Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     8.462    clk_tree_u0/CLK_CNTER_500Hz_1[2]
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    88.196    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
                         clock pessimism              0.273    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.031    88.465    clk_tree_u0/CLK_CNTER_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 80.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.721%)  route 0.163ns (46.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.491    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  clk_tree_u0/flag_reg[0]_C/Q
                         net (fo=4, routed)           0.163     1.794    clk_tree_u0/flag_reg[0]_C_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.048     1.842 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.000     1.842    clk_tree_u0/flag[0]
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     2.006    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
                         clock pessimism             -0.500     1.506    
    SLICE_X63Y31         FDPE (Hold_fdpe_C_D)         0.101     1.607    clk_tree_u0/flag_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK500Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK500Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.068%)  route 0.209ns (52.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.581     1.485    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_tree_u0/CLK500Hz_reg/Q
                         net (fo=18, routed)          0.209     1.835    clk_tree_u0/CLK500Hz
    SLICE_X61Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  clk_tree_u0/CLK500Hz_i_1/O
                         net (fo=1, routed)           0.000     1.880    clk_tree_u0/CLK500Hz_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.848     1.997    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
                         clock pessimism             -0.512     1.485    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.091     1.576    clk_tree_u0/CLK500Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.486    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.244     1.871    clk_tree_u0/CLK_CNTER_500Hz[0]
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.916 r  clk_tree_u0/CLK_CNTER_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    clk_tree_u0/CLK_CNTER_500Hz_1[0]
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.849     1.998    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
                         clock pessimism             -0.512     1.486    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.578    clk_tree_u0/CLK_CNTER_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.277ns (56.230%)  route 0.216ns (43.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.581     1.485    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.712    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.810 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.116     1.926    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.051     1.977 r  clk_tree_u0/CLK_CNTER_500Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     1.977    clk_tree_u0/CLK_CNTER_500Hz_1[5]
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.848     1.997    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.107     1.592    clk_tree_u0/CLK_CNTER_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.271ns (55.691%)  route 0.216ns (44.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.581     1.485    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.712    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.810 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.116     1.926    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.971 r  clk_tree_u0/CLK_CNTER_500Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     1.971    clk_tree_u0/CLK_CNTER_500Hz_1[4]
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.848     1.997    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092     1.577    clk_tree_u0/CLK_CNTER_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.488    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/Q
                         net (fo=2, routed)           0.065     1.694    clk_tree_u0/CLK_CNTER_500Hz[11]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.804 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.965    clk_tree_u0/data0[11]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.108     2.073 r  clk_tree_u0/CLK_CNTER_500Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     2.073    clk_tree_u0/CLK_CNTER_500Hz_1[11]
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     2.000    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                         clock pessimism             -0.512     1.488    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.092     1.580    clk_tree_u0/CLK_CNTER_500Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.486    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/Q
                         net (fo=2, routed)           0.065     1.692    clk_tree_u0/CLK_CNTER_500Hz[7]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.802 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.963    clk_tree_u0/data0[7]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.108     2.071 r  clk_tree_u0/CLK_CNTER_500Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     2.071    clk_tree_u0/CLK_CNTER_500Hz_1[7]
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.849     1.998    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                         clock pessimism             -0.512     1.486    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.578    clk_tree_u0/CLK_CNTER_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.402ns (65.507%)  route 0.212ns (34.493%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.488    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/Q
                         net (fo=2, routed)           0.065     1.694    clk_tree_u0/CLK_CNTER_500Hz[11]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.840 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[3]
                         net (fo=1, routed)           0.147     1.986    clk_tree_u0/data0[12]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.115     2.101 r  clk_tree_u0/CLK_CNTER_500Hz[12]_i_1/O
                         net (fo=1, routed)           0.000     2.101    clk_tree_u0/CLK_CNTER_500Hz_1[12]
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     2.000    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                         clock pessimism             -0.512     1.488    
    SLICE_X61Y27         FDCE (Hold_fdce_C_D)         0.107     1.595    clk_tree_u0/CLK_CNTER_500Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.270ns (43.227%)  route 0.355ns (56.773%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.581     1.485    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.712    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.810 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.255     2.065    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.044     2.109 r  clk_tree_u0/CLK_CNTER_500Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.109    clk_tree_u0/CLK_CNTER_500Hz_1[1]
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.848     1.997    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.107     1.592    clk_tree_u0/CLK_CNTER_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.271ns (43.387%)  route 0.354ns (56.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.581     1.485    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.100     1.712    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.810 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.254     2.064    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X61Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.109 r  clk_tree_u0/CLK_CNTER_500Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.109    clk_tree_u0/CLK_CNTER_500Hz_1[3]
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.848     1.997    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.107     1.592    clk_tree_u0/CLK_CNTER_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   clk_tree_u0/CLK500Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y26   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y25   clk_tree_u0/CLK500Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y25   clk_tree_u0/CLK500Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y26   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y26   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y25   clk_tree_u0/CLK500Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y25   clk_tree_u0/CLK500Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y26   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y26   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X61Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.712ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.640%)  route 1.597ns (73.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           1.015     6.641    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.582     7.347    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    88.203    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
                         clock pessimism              0.297    88.500    
                         clock uncertainty           -0.035    88.465    
    SLICE_X62Y30         FDCE (Recov_fdce_C_CLR)     -0.405    88.060    clk_tree_u0/flag_reg[0]_C
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 80.712    

Slack (MET) :             80.712ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.640%)  route 1.597ns (73.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           1.015     6.641    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.582     7.347    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    88.203    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
                         clock pessimism              0.297    88.500    
                         clock uncertainty           -0.035    88.465    
    SLICE_X62Y30         FDCE (Recov_fdce_C_CLR)     -0.405    88.060    clk_tree_u0/flag_reg[1]_C
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                 80.712    

Slack (MET) :             80.724ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.580ns (26.499%)  route 1.609ns (73.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           1.021     6.647    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.771 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.588     7.359    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X63Y31         FDPE                                         f  clk_tree_u0/flag_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    88.204    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
                         clock pessimism              0.273    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X63Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    88.083    clk_tree_u0/flag_reg[0]_P
  -------------------------------------------------------------------
                         required time                         88.083    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 80.724    

Slack (MET) :             80.724ns  (required time - arrival time)
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.580ns (26.499%)  route 1.609ns (73.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           1.021     6.647    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.771 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.588     7.359    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X63Y31         FDPE                                         f  clk_tree_u0/flag_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    88.204    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
                         clock pessimism              0.273    88.477    
                         clock uncertainty           -0.035    88.442    
    SLICE_X63Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    88.083    clk_tree_u0/flag_reg[1]_P
  -------------------------------------------------------------------
                         required time                         88.083    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 80.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.685%)  route 0.283ns (60.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.092     1.724    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.769 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.191     1.960    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X63Y31         FDPE                                         f  clk_tree_u0/flag_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     2.006    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
                         clock pessimism             -0.514     1.492    
    SLICE_X63Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.397    clk_tree_u0/flag_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.685%)  route 0.283ns (60.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.092     1.724    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.769 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.191     1.960    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X63Y31         FDPE                                         f  clk_tree_u0/flag_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     2.006    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
                         clock pessimism             -0.514     1.492    
    SLICE_X63Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.397    clk_tree_u0/flag_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.757%)  route 0.307ns (62.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.093     1.725    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.770 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.214     1.984    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     2.005    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C
                         clock pessimism             -0.500     1.505    
    SLICE_X62Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    clk_tree_u0/flag_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.757%)  route 0.307ns (62.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.093     1.725    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.770 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.214     1.984    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     2.005    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
                         clock pessimism             -0.500     1.505    
    SLICE_X62Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    clk_tree_u0/flag_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.572    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 4.825ns (49.353%)  route 4.952ns (50.647%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.668     3.515    segment_u0/sel0[2]
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.354     3.869 r  segment_u0/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.169     6.038    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739     9.778 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000     9.778    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK1Hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 4.072ns (41.878%)  route 5.652ns (58.122%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK1Hz_reg/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  clk_tree_u0/CLK1Hz_reg/Q
                         net (fo=11, routed)          3.984     4.440    clk_tree_u0/led_OBUF[0]
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     4.564 r  clk_tree_u0/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.232    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.724 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.724    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio39
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 4.790ns (49.476%)  route 4.892ns (50.524%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.663     3.510    segment_u0/sel0[2]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.352     3.862 r  segment_u0/pio39_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.113     5.976    pio39_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.682 r  pio39_OBUF_inst/O
                         net (fo=0)                   0.000     9.682    pio39
    V5                                                                r  pio39 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK1Hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 3.964ns (41.124%)  route 5.675ns (58.876%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK1Hz_reg/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_tree_u0/CLK1Hz_reg/Q
                         net (fo=11, routed)          5.675     6.131    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508     9.639 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.639    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 4.790ns (50.080%)  route 4.774ns (49.920%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 f  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 f  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.713     3.560    segment_u0/sel0[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.320     3.880 r  segment_u0/pio48_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.946     5.826    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.564 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     9.564    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 4.578ns (48.962%)  route 4.772ns (51.038%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.713     3.560    segment_u0/sel0[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.326     3.886 r  segment_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.944     5.830    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.350 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000     9.350    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 4.562ns (49.528%)  route 4.649ns (50.472%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.668     3.515    segment_u0/sel0[2]
    SLICE_X65Y28         LUT4 (Prop_lut4_I2_O)        0.326     3.841 r  segment_u0/pio44_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     5.707    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504     9.210 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000     9.210    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio42
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.190ns  (logic 4.561ns (49.627%)  route 4.630ns (50.373%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 f  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 f  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.663     3.510    segment_u0/sel0[2]
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.326     3.836 r  segment_u0/pio42_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.851     5.688    pio42_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503     9.190 r  pio42_OBUF_inst/O
                         net (fo=0)                   0.000     9.190    pio42
    U2                                                                r  pio42 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio38
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 4.557ns (51.027%)  route 4.374ns (48.973%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.300     1.756    segment_u0/an_r[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124     1.880 r  segment_u0/pio38_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.815     2.695    segment_u0/pio38_OBUF_inst_i_7_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.152     2.847 r  segment_u0/pio38_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.587     3.434    segment_u0/sel0[2]
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.326     3.760 r  segment_u0/pio38_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.432    pio38_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.931 r  pio38_OBUF_inst/O
                         net (fo=0)                   0.000     8.931    pio38
    U4                                                                r  pio38 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.327ns (58.759%)  route 3.037ns (41.241%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=15, routed)          1.194     1.650    segment_u0/an_r[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.153     1.803 r  segment_u0/pio46_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.843     3.646    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.718     7.363 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     7.363    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK1Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.742%)  route 0.093ns (33.258%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/Q
                         net (fo=5, routed)           0.093     0.234    clk_tree_u0/CLK_CNTER_1Hz[3]
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.279 r  clk_tree_u0/CLK1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.279    clk_tree_u0/CLK1Hz_i_1_n_0
    SLICE_X62Y29         FDCE                                         r  clk_tree_u0/CLK1Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/Q
                         net (fo=9, routed)           0.098     0.226    clk_tree_u0/CLK_CNTER_1Hz[2]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.099     0.325 r  clk_tree_u0/CLK_CNTER_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     0.325    clk_tree_u0/CLK_CNTER_1Hz[4]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/egg_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/buzzer_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.378%)  route 0.184ns (56.622%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  timer_u0/egg_done_reg/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_u0/egg_done_reg/Q
                         net (fo=1, routed)           0.184     0.325    timer_u0/egg_done
    SLICE_X62Y32         FDCE                                         r  timer_u0/buzzer_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/LED1_on_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/LED1_blinkblink_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.784%)  route 0.154ns (45.216%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE                         0.000     0.000 r  timer_u0/LED1_on_reg/C
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_u0/LED1_on_reg/Q
                         net (fo=2, routed)           0.154     0.295    timer_u0/LED1_on
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.340 r  timer_u0/LED1_blinkblink_1_i_1/O
                         net (fo=1, routed)           0.000     0.340    timer_u0/LED1_blinkblink_1
    SLICE_X63Y30         FDCE                                         r  timer_u0/LED1_blinkblink_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.573%)  route 0.155ns (45.427%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/C
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/Q
                         net (fo=8, routed)           0.155     0.296    clk_tree_u0/CLK_CNTER_1Hz[0]
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  clk_tree_u0/CLK_CNTER_1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.341    clk_tree_u0/CLK_CNTER_1Hz[3]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_25Hz_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK25Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.242%)  route 0.115ns (33.758%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_25Hz_reg[3]/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_tree_u0/CLK_CNTER_25Hz_reg[3]/Q
                         net (fo=3, routed)           0.115     0.243    clk_tree_u0/CLK_CNTER_25Hz[3]
    SLICE_X62Y29         LUT5 (Prop_lut5_I1_O)        0.098     0.341 r  clk_tree_u0/CLK25Hz_i_1/O
                         net (fo=1, routed)           0.000     0.341    clk_tree_u0/CLK25Hz_i_1_n_0
    SLICE_X62Y29         FDCE                                         r  clk_tree_u0/CLK25Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_25Hz_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_25Hz_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.230ns (66.633%)  route 0.115ns (33.367%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_25Hz_reg[3]/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  clk_tree_u0/CLK_CNTER_25Hz_reg[3]/Q
                         net (fo=3, routed)           0.115     0.243    clk_tree_u0/CLK_CNTER_25Hz[3]
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.102     0.345 r  clk_tree_u0/CLK_CNTER_25Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     0.345    clk_tree_u0/CLK_CNTER_25Hz[1]_i_1_n_0
    SLICE_X62Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_25Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_25Hz_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_25Hz_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.226ns (65.136%)  route 0.121ns (34.864%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_25Hz_reg[1]/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_tree_u0/CLK_CNTER_25Hz_reg[1]/Q
                         net (fo=4, routed)           0.121     0.249    clk_tree_u0/CLK_CNTER_25Hz[1]
    SLICE_X62Y29         LUT3 (Prop_lut3_I1_O)        0.098     0.347 r  clk_tree_u0/CLK_CNTER_25Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    clk_tree_u0/CLK_CNTER_25Hz[2]_i_1_n_0
    SLICE_X62Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_25Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_25Hz_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_25Hz_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.232ns (65.729%)  route 0.121ns (34.271%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_25Hz_reg[1]/C
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clk_tree_u0/CLK_CNTER_25Hz_reg[1]/Q
                         net (fo=4, routed)           0.121     0.249    clk_tree_u0/CLK_CNTER_25Hz[1]
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.104     0.353 r  clk_tree_u0/CLK_CNTER_25Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    clk_tree_u0/CLK_CNTER_25Hz[3]_i_1_n_0
    SLICE_X62Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_25Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_u0/LED1_on_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer_u0/LED1_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE                         0.000     0.000 r  timer_u0/LED1_on_reg/C
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  timer_u0/LED1_on_reg/Q
                         net (fo=2, routed)           0.168     0.309    timer_u0/LED1_on
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  timer_u0/LED1_on_i_1/O
                         net (fo=1, routed)           0.000     0.354    timer_u0/LED1_on_i_1_n_0
    SLICE_X63Y28         FDCE                                         r  timer_u0/LED1_on_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.129ns  (logic 0.580ns (27.243%)  route 1.549ns (72.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 f  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           1.015     6.641    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.534     7.299    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y31         LDCE                                         f  clk_tree_u0/flag_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.117ns  (logic 0.580ns (27.400%)  route 1.537ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.719     7.287    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.976ns  (logic 0.580ns (29.354%)  route 1.396ns (70.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.578     7.146    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X60Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.976ns  (logic 0.580ns (29.354%)  route 1.396ns (70.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.578     7.146    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X60Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.976ns  (logic 0.580ns (29.354%)  route 1.396ns (70.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.578     7.146    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X60Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.870ns  (logic 0.580ns (31.019%)  route 1.290ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.472     7.040    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.870ns  (logic 0.580ns (31.019%)  route 1.290ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.472     7.040    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.870ns  (logic 0.580ns (31.019%)  route 1.290ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.472     7.040    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.870ns  (logic 0.580ns (31.019%)  route 1.290ns (68.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.170    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.456     5.626 r  clk_tree_u0/flag_reg[1]_C/Q
                         net (fo=4, routed)           0.818     6.444    clk_tree_u0/flag_reg[1]_C_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.568 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.472     7.040    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/flag_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.576%)  route 0.272ns (59.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  clk_tree_u0/flag_reg[1]_P/Q
                         net (fo=4, routed)           0.093     1.725    clk_tree_u0/flag_reg[1]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.770 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.180     1.950    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y31         LDCE                                         f  clk_tree_u0/flag_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.566%)  route 0.296ns (61.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.165     1.974    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.566%)  route 0.296ns (61.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.165     1.974    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.566%)  route 0.296ns (61.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.165     1.974    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.566%)  route 0.296ns (61.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.165     1.974    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X63Y29         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.186ns (34.809%)  route 0.348ns (65.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.217     2.026    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X60Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.186ns (34.809%)  route 0.348ns (65.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.217     2.026    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X60Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.186ns (34.809%)  route 0.348ns (65.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.217     2.026    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X60Y31         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.621%)  route 0.402ns (68.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.492    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  clk_tree_u0/flag_reg[0]_P/Q
                         net (fo=4, routed)           0.131     1.764    clk_tree_u0/flag_reg[0]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=8, routed)           0.271     2.080    clk_tree_u0/CLK_CNTER_1Hz_0
    SLICE_X61Y30         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.587ns (21.427%)  route 5.819ns (78.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.231     6.694    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.818 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.588     7.406    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X63Y31         FDPE                                         f  clk_tree_u0/flag_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509     4.874    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.406ns  (logic 1.587ns (21.427%)  route 5.819ns (78.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.231     6.694    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.818 f  clk_tree_u0/flag_reg[1]_LDC_i_1/O
                         net (fo=3, routed)           0.588     7.406    clk_tree_u0/flag_reg[1]_LDC_i_1_n_0
    SLICE_X63Y31         FDPE                                         f  clk_tree_u0/flag_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509     4.874    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.587ns (21.458%)  route 5.809ns (78.542%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.227     6.690    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.814 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.582     7.396    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508     4.873    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.587ns (21.458%)  route 5.809ns (78.542%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           5.227     6.690    clk_tree_u0/btn_IBUF[0]
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.814 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.582     7.396    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508     4.873    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK500Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.456ns (20.108%)  route 5.786ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.786     7.242    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y25         FDCE                                         f  clk_tree_u0/CLK500Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501     4.866    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.456ns (20.108%)  route 5.786ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.786     7.242    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501     4.866    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.456ns (20.108%)  route 5.786ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.786     7.242    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501     4.866    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.456ns (20.108%)  route 5.786ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.786     7.242    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501     4.866    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.456ns (20.108%)  route 5.786ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.786     7.242    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501     4.866    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 1.456ns (20.108%)  route 5.786ns (79.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          5.786     7.242    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501     4.866    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.202ns (35.259%)  route 0.371ns (64.741%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.371     0.529    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.573 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.573    clk_tree_u0/flag[0]
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     2.006    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[0]_P/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.203ns (28.010%)  route 0.522ns (71.990%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.308     0.466    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.511 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.214     0.725    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     2.005    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.203ns (28.010%)  route 0.522ns (71.990%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.308     0.466    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.511 f  clk_tree_u0/flag_reg[1]_LDC_i_2/O
                         net (fo=3, routed)           0.214     0.725    clk_tree_u0/flag_reg[1]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  clk_tree_u0/flag_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     2.005    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.202ns (26.888%)  route 0.549ns (73.112%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.371     0.529    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.573 r  clk_tree_u0/flag[0]_C_i_1/O
                         net (fo=2, routed)           0.178     0.751    clk_tree_u0/flag[0]
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     2.005    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[0]_C/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.203ns (25.033%)  route 0.608ns (74.967%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.371     0.529    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.045     0.574 r  clk_tree_u0/flag[1]_C_i_1/O
                         net (fo=2, routed)           0.237     0.811    clk_tree_u0/flag[1]
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     2.006    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  clk_tree_u0/flag_reg[1]_P/C

Slack:                    inf
  Source:                 clk_tree_u0/flag_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            clk_tree_u0/flag_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.203ns (23.501%)  route 0.661ns (76.499%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         LDCE                         0.000     0.000 r  clk_tree_u0/flag_reg[1]_LDC/G
    SLICE_X62Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_tree_u0/flag_reg[1]_LDC/Q
                         net (fo=5, routed)           0.371     0.529    clk_tree_u0/flag_reg[1]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.045     0.574 r  clk_tree_u0/flag[1]_C_i_1/O
                         net (fo=2, routed)           0.290     0.864    clk_tree_u0/flag[1]
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     2.005    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  clk_tree_u0/flag_reg[1]_C/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.714ns  (logic 0.224ns (8.265%)  route 2.489ns (91.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.489     2.714    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     2.000    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.714ns  (logic 0.224ns (8.265%)  route 2.489ns (91.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.489     2.714    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     2.000    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.714ns  (logic 0.224ns (8.265%)  route 2.489ns (91.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.489     2.714    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     2.000    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.714ns  (logic 0.224ns (8.265%)  route 2.489ns (91.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=55, routed)          2.489     2.714    clk_tree_u0/btn_IBUF[1]
    SLICE_X61Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     2.000    clk_tree_u0/sysclk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C





