<?xml version="1.0" encoding="iso-8859-1"?>

<autodecoder name="arm">

<category name="UNCONDITIONALS_CATEGORY" mask="0xf0000000" value="0xf0000000">
  <instruction name="DMB" mask="0xfffffff0" value="0xf57ff050" effect="dmbInstruction" />
  <instruction name="DSB" mask="0xfffffff0" value="0xf57ff040" effect="dsbInstruction" />
  <instruction name="ISB" mask="0xfffffff0" value="0xf57ff060" effect="isbInstruction" />
  <instruction name="CLREX" mask="0xffffffff" value="0xf57ff01f" effect="clrexInstruction" />
  <instruction name="CPSIE" mask="0xfffffe3f" value="0xf1080000" effect="cpsInstruction" />
  <instruction name="CPSIE" mask="0xfffffe20" value="0xf10a0000" effect="cpsInstruction" />
  <instruction name="CPSID" mask="0xfffffe3f" value="0xf10c0000" effect="cpsInstruction" />
  <instruction name="CPSID" mask="0xfffffe20" value="0xf10e0000" effect="cpsInstruction" />
  <instruction name="CPS" mask="0xfff1fe20" value="0xf1000000" effect="cpsInstruction" />
  <instruction name="RFE" mask="0xfe50ffff" value="0xf8100a00" effect="rfeInstruction" />
  <instruction name="SETEND" mask="0xfffffc00" value="0xf1010000" effect="setendInstruction" />
  <instruction name="SRS" mask="0xfe5fffe0" value="0xf84d0500" effect="srsInstruction" />
  <instruction name="BLX #imm24" mask="0xfe000000" value="0xfa000000" effect="armBlxImmediateInstruction" />
  <instruction name="PLD immediate" mask="0xff30f000" value="0xf510f000" effect="pldInstruction" />
  <instruction name="PLD register" mask="0xff30f010" value="0xf710f000" effect="pldInstruction" />
  <instruction name="PLI immediate, literal" mask="0xff70f000" value="0xf450f000" effect="pliInstruction" />
  <instruction name="PLI register" mask="0xff70f010" value="0xf650f000" effect="pliInstruction" />
</category>

<category name="DATA_PROC_AND_MISC_CATEGORY" mask="0x0c000000" value="0x00000000">
  <instruction name="NOP" mask="0xffffffff" value="0xe1a00000" />
  <instruction name="SWP" mask="0x0fb00ff0" value="0x01000090" effect="swpInstruction" />
  <instruction name="STRHT instruction" mask="0x0f7000f0" value="0x006000b0" effect="armStrhtInstruction" />
  <instruction name="LDRHT instruction" mask="0x0f3000f0" value="0x003000b0" effect="armLdrhtInstruction" />
  <instruction name="LDREXB" mask="0x0ff00fff" value="0x01d00f9f" effect="armLdrexbInstruction" />
  <instruction name="LDREXD" mask="0x0ff00fff" value="0x01b00f9f" effect="armLdrexdInstruction" />
  <instruction name="LDREXH" mask="0x0ff00fff" value="0x01f00f9f" effect="armLdrexhInstruction" />
  <instruction name="STREXB" mask="0x0ff00ff0" value="0x01c00f90" effect="armStrexbInstruction" />
  <instruction name="STREXD" mask="0x0ff00ff0" value="0x01a00f90" effect="armStrexdInstruction" />
  <instruction name="STREXH" mask="0x0ff00ff0" value="0x01e00f90" effect="armStrexhInstruction" />
  <instruction name="LDREX" mask="0x0ff00fff" value="0x01900f9f" effect="armLdrexInstruction" />
  <instruction name="STREX" mask="0x0ff00ff0" value="0x01800f90" effect="armStrexInstruction" />
  <instruction name="SMULL" mask="0x0fa000f0" value="0x00800090" />
  <instruction name="SMLAL" mask="0x0fa000f0" value="0x00a00090" />
  <instruction name="MUL Rd, Rm, Rn" mask="0x0fe000f0" value="0x00000090" />
  <instruction name="MLA Rd, Rm, Rn, Ra" mask="0x0fe000f0" value="0x00200090" />
  <instruction name="MLS Rd, Rm, Rn, Ra" mask="0x0ff000f0" value="0x00600090" />
  <instruction name="bx%c\t%0-3r" mask="0x0ffffff0" value="0x012fff10" effect="armBxInstruction" />
  <instruction name="BXJ Rm" mask="0x0ffffff0" value="0x012fff20" effect="armBxjInstruction" />
  <instruction name="BKPT #imm8" mask="0xfff000f0" value="0xe1200070" effect="bkptInstruction" />
  <instruction name="smc%c\t%e" mask="0x0ff000f0" value="0x01600070" effect="smcInstruction" />
  <instruction name="BLX Rm" mask="0x0ffffff0" value="0x012fff30" effect="armBlxRegisterInstruction" />
  <instruction name="CLZ Rd, Rm" mask="0x0fff0ff0" value="0x016f0f10" />
  <instruction name="qadd%c\t%12-15r, %0-3r, %16-19r" mask="0x0ff00ff0" value="0x01000050" effect="qaddInstruction" />
  <instruction name="qdadd%c\t%12-15r, %0-3r, %16-19r" mask="0x0ff00ff0" value="0x01400050" effect="qdaddInstruction" />
  <instruction name="qsub%c\t%12-15r, %0-3r, %16-19r" mask="0x0ff00ff0" value="0x01200050" effect="qsubInstruction" />
  <instruction name="qdsub%c\t%12-15r, %0-3r, %16-19r" mask="0x0ff00ff0" value="0x01600050" effect="qdsubInstruction" />
  <instruction name="LDRD Rt, [Rn, #imm]" mask="0x0e5000f0" value="0x004000d0" />
  <instruction name="LDRD Rt, [Rn, Rm]" mask="0x0e500ff0" value="0x000000d0" />
  <instruction name="STRD Rt, [Rn, #imm]" mask="0x0e5000f0" value="0x004000f0" />
  <instruction name="STRD Rt, [Rn, Rm]" mask="0x0e500ff0" value="0x000000f0" />
  <instruction name="smlabb%c\t%16-19r, %0-3r, %8-11r, %12-15r" mask="0x0ff000f0" value="0x01000080" effect="smlabbInstruction" />
  <instruction name="smlatb%c\t%16-19r, %0-3r, %8-11r, %12-15r" mask="0x0ff000f0" value="0x010000a0" effect="smlatbInstruction" />
  <instruction name="smlabt%c\t%16-19r, %0-3r, %8-11r, %12-15r" mask="0x0ff000f0" value="0x010000c0" effect="smlabtInstruction" />
  <instruction name="smlatt%c\t%16-19r, %0-3r, %8-11r, %12-15r" mask="0x0ff000f0" value="0x010000e0" effect="smlattInstruction" />
  <instruction name="smlawb%c\t%16-19r, %0-3r, %8-11r, %12-15r" mask="0x0ff000f0" value="0x01200080" effect="smlawbInstruction" />
  <instruction name="smlawt%c\t%16-19r, %0-3r, %8-11r, %12-15r" mask="0x0ff000f0" value="0x012000c0" effect="smlawtInstruction" />
  <instruction name="smlalbb%c\t%12-15r, %16-19r, %0-3r, %8-11r" mask="0x0ff000f0" value="0x01400080" effect="smlalbbInstruction" />
  <instruction name="smlaltb%c\t%12-15r, %16-19r, %0-3r, %8-11r" mask="0x0ff000f0" value="0x014000a0" effect="smlaltbInstruction" />
  <instruction name="smlalbt%c\t%12-15r, %16-19r, %0-3r, %8-11r" mask="0x0ff000f0" value="0x014000c0" effect="smlalbtInstruction" />
  <instruction name="smlaltt%c\t%12-15r, %16-19r, %0-3r, %8-11r" mask="0x0ff000f0" value="0x014000e0" effect="smlalttInstruction" />
  <instruction name="SMULBB Rd, Rn, RM" mask="0x0ff0f0f0" value="0x01600080" />
  <instruction name="smultb%c\t%16-19r, %0-3r, %8-11r" mask="0x0ff0f0f0" value="0x016000a0" effect="smultbInstruction" />
  <instruction name="smulbt%c\t%16-19r, %0-3r, %8-11r" mask="0x0ff0f0f0" value="0x016000c0" effect="smulbtInstruction" />
  <instruction name="smultt%c\t%16-19r, %0-3r, %8-11r" mask="0x0ff0f0f0" value="0x016000e0" effect="smulttInstruction" />
  <instruction name="smulwb%c\t%16-19r, %0-3r, %8-11r" mask="0x0ff0f0f0" value="0x012000a0" effect="smulwbInstruction" />
  <instruction name="smulwt%c\t%16-19r, %0-3r, %8-11r" mask="0x0ff0f0f0" value="0x012000e0" effect="smulwtInstruction" />
  <instruction name="STRH Rt, [Rn, +-imm8]" mask="0x0e5000f0" value="0x004000b0" />
  <instruction name="STRH Rt, [Rn], +-Rm" mask="0x0e500ff0" value="0x000000b0" />
  <instruction name="LDRH Rt, [Rn, +-imm8]" mask="0x0e500090" value="0x00500090" />
  <instruction name="LDRH Rt, [Rn], +-Rm" mask="0x0e500f90" value="0x00100090" />
  <instruction name="AND PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x0000f000" effect="andInstruction" />
  <instruction name="AND PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x0000f010" effect="andInstruction" />
  <instruction name="AND Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00000000" />
  <instruction name="AND Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00000010" />
  <instruction name="EOR PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x0020f000" effect="eorInstruction" />
  <instruction name="EOR PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x0020f010" effect="eorInstruction" />
  <instruction name="EOR Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00200000" />
  <instruction name="EOR Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00200010" />
  <instruction name="SUB PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x0040f000" effect="subInstruction" />
  <instruction name="SUB PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x0040f010" effect="subInstruction" />
  <instruction name="SUB Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00400000" />
  <instruction name="SUB Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00400010" />
  <instruction name="RSB PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x0060f000" effect="rsbInstruction" />
  <instruction name="RSB PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x0060f010" effect="rsbInstruction" />
  <instruction name="RSB Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00600000" />
  <instruction name="RSB Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00600010" />
  <instruction name="ADD PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x0080f000" effect="addInstruction" />
  <instruction name="ADD PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x0080f010" effect="addInstruction" />
  <instruction name="ADD Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00800000" />
  <instruction name="ADD Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00800010" />
  <instruction name="ADC PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x00a0f000" effect="adcInstruction" />
  <instruction name="ADC PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x00a0f010" effect="adcInstruction" />
  <instruction name="ADC Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00a00000" />
  <instruction name="ADC Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00a00010" />
  <instruction name="SBC Rd, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x00c0f000" effect="sbcInstruction" />
  <instruction name="SBC Rd, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x00c0f010" effect="sbcInstruction" />
  <instruction name="SBC Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00c00000" />
  <instruction name="SBC Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00c00010" />
  <instruction name="RSC PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x00e0f000" effect="rscInstruction" />
  <instruction name="RSC PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x00e0f010" effect="rscInstruction" />
  <instruction name="RSC Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x00e00000" />
  <instruction name="RSC Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x00e00010" />
  <instruction name="MSR, s/cpsr, Rn" mask="0x0fb0fff0" value="0x0120f000" effect="msrInstruction" />
  <instruction name="MRS, Rn, s/cpsr" mask="0x0fbf0fff" value="0x010f0000" effect="mrsInstruction" />
  <instruction name="TST Rn, Rm, #shamt" mask="0x0fe00010" value="0x01000000" />
  <instruction name="TST Rn, Rm, Rshift" mask="0x0fe00090" value="0x01000010" />
  <instruction name="TEQ Rn, Rm, #shamt" mask="0x0fe00010" value="0x01200000" />
  <instruction name="TEQ Rn, Rm, Rshift" mask="0x0fe00090" value="0x01200010" />
  <instruction name="CMP Rn, Rm, #shamt" mask="0x0fe00010" value="0x01400000" />
  <instruction name="CMP Rn, Rm, Rshamt" mask="0x0fe00090" value="0x01400010" />
  <instruction name="CMN Rn, Rm, #shamt" mask="0x0fe00010" value="0x01600000" />
  <instruction name="CMN Rn, Rm, Rshamt" mask="0x0fe00090" value="0x01600010" />
  <instruction name="ORR PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x0180f000" effect="orrInstruction" />
  <instruction name="ORR PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x0180f010" effect="orrInstruction" />
  <instruction name="ORR Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x01800000" />
  <instruction name="ORR Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x01800010" />
  <instruction name="MOV PC, Rm" mask="0x0deffff0" value="0x01a0f000" effect="movInstruction" />
  <instruction name="MOV Rn, Rm" mask="0x0def0ff0" value="0x01a00000" />
  <instruction name="LSL Rd, Rm, #shamt" mask="0x0feff070" value="0x01a0f000" effect="lslInstruction" />
  <instruction name="LSL Rd, Rm, Rshamt" mask="0x0feff0f0" value="0x01a0f010" effect="lslInstruction" />
  <instruction name="LSL Rd, Rm, #shamt" mask="0x0fef0070" value="0x01a00000" />
  <instruction name="LSL Rd, Rm, Rshamt" mask="0x0fef00f0" value="0x01a00010" />
  <instruction name="LSR Rd, Rm, #shamt" mask="0x0feff070" value="0x01a0f020" effect="lsrInstruction" />
  <instruction name="LSR Rd, Rm, Rshamt" mask="0x0feff0f0" value="0x01a0f030" effect="lsrInstruction" />
  <instruction name="LSR Rd, Rm, #shamt" mask="0x0fef0070" value="0x01a00020" />
  <instruction name="LSR Rd, Rm, Rshamt" mask="0x0fef00f0" value="0x01a00030" />
  <instruction name="ASR Rd, Rm, #shamt" mask="0x0feff070" value="0x01a0f040" effect="asrInstruction" />
  <instruction name="ASR Rd, Rm, Rshamt" mask="0x0feff0f0" value="0x01a0f050" effect="asrInstruction" />
  <instruction name="ASR Rd, Rm, #shamt" mask="0x0fef0070" value="0x01a00040" />
  <instruction name="ASR Rd, Rm, Rshamt" mask="0x0fef00f0" value="0x01a00050" />
  <instruction name="RRX PC, Rm" mask="0x0feffff0" value="0x01a0f060" effect="rrxInstruction" />
  <instruction name="RRX Rd, Rm" mask="0x0fef0ff0" value="0x01a00060" />
  <instruction name="ROR Rd, Rm, Rn" mask="0x0fef00f0" value="0x01a00070" />
  <instruction name="ROR PC, Rm, #imm" mask="0x0feff070" value="0x01a0f060" effect="rorInstruction" />
  <instruction name="ROR Rd, Rm, #imm" mask="0x0fef0070" value="0x01a00060" />
  <instruction name="BIC PC, Rn, Rm, #shamt" mask="0x0fe0f010" value="0x01c0f000" effect="bicInstruction" />
  <instruction name="BIC PC, Rn, Rm, Rshamt" mask="0x0fe0f090" value="0x01c0f010" effect="bicInstruction" />
  <instruction name="BIC Rd, Rn, Rm, #shamt" mask="0x0fe00010" value="0x01c00000" />
  <instruction name="BIC Rd, Rn, Rm, Rshamt" mask="0x0fe00090" value="0x01c00010" />
  <instruction name="MVN Rd, Rm, #shamt" mask="0x0fe0f010" value="0x01e0f000" effect="mvnInstruction" />
  <instruction name="MVN Rd, Rm, Rshamt" mask="0x0fe0f090" value="0x01e0f010" effect="mvnInstruction" />
  <instruction name="MVN Rd, Rm, #shamt" mask="0x0fe00010" value="0x01e00000" />
  <instruction name="MVN Rd, Rm, Rshamt" mask="0x0fe00090" value="0x01e00010" />
  <instruction name="yield%c" mask="0x0fffffff" value="0x0320f001" effect="yieldInstruction" />
  <instruction name="wfe%c" mask="0x0fffffff" value="0x0320f002" effect="wfeInstruction" />
  <instruction name="wfi%c" mask="0x0fffffff" value="0x0320f003" effect="wfiInstruction" />
  <instruction name="sev%c" mask="0x0fffffff" value="0x0320f004" effect="sevInstruction" />
  <instruction name="NOP" mask="0x0fff00ff" value="0x03200000" />
  <instruction name="dbg%c\t#%0-3d" mask="0x0ffffff0" value="0x0320f0f0" effect="dbgInstruction" />
  <instruction name="MOVW Rd, Rn" mask="0x0ff00000" value="0x03000000" />
  <instruction name="MOVT" mask="0x0ff00000" value="0x03400000" />
  <instruction name="AND PC, Rn, #imm" mask="0x0fe0f000" value="0x0200f000" effect="andInstruction" />
  <instruction name="AND Rd, Rn, #imm" mask="0x0fe00000" value="0x02000000" />
  <instruction name="EOR PC, Rn, Rm/#imm" mask="0x0fe0f000" value="0x0220f000" effect="eorInstruction" />
  <instruction name="EOR Rd, Rn, #imm" mask="0x0fe00000" value="0x02200000" />
  <instruction name="SUB PC, Rn, Rm/imm" mask="0x0fe0f000" value="0x0240f000" effect="subInstruction" />
  <instruction name="SUB Rd, Rn, #imm" mask="0x0fe00000" value="0x02400000" />
  <instruction name="RSB PC, Rn, Rm/imm" mask="0x0fe0f000" value="0x0260f000" effect="rsbInstruction" />
  <instruction name="RSB Rd, Rn, #imm" mask="0x0fe00000" value="0x02600000" />
  <instruction name="ADD PC, Rn, #imm" mask="0x0fe0f000" value="0x0280f000" effect="addInstruction" />
  <instruction name="ADD Rd, Rn, #imm" mask="0x0fe00000" value="0x02800000" />
  <instruction name="ADC PC, Rn/#imm" mask="0x0fe0f000" value="0x02a0f000" effect="adcInstruction" />
  <instruction name="ADC Rd, Rn, #imm" mask="0x0fe00000" value="0x02a00000" />
  <instruction name="SBC PC, Rn/#imm" mask="0x0fe0f000" value="0x02c0f000" effect="sbcInstruction" />
  <instruction name="SBC Rd, Rn, #imm" mask="0x0fe00000" value="0x02c00000" />
  <instruction name="RSC PC, Rn/#imm" mask="0x0fe0f000" value="0x02e0f000" effect="rscInstruction" />
  <instruction name="RSC Rd, Rn, #imm" mask="0x0fe00000" value="0x02e00000" />
  <instruction name="MSR, s/cpsr, #imm" mask="0x0fb0f000" value="0x0320f000" effect="msrInstruction" />
  <instruction name="TST Rn, #imm" mask="0x0fe00000" value="0x03000000" />
  <instruction name="TEQ Rn, #imm" mask="0x0fe00000" value="0x03200000" />
  <instruction name="CMP Rn, #imm" mask="0x0fe00000" value="0x03400000" />
  <instruction name="CMN Rn, #imm" mask="0x0fe00000" value="0x03600000" />
  <instruction name="ORR Rd, Rn, #imm" mask="0x0fe0f000" value="0x0380f000" effect="orrInstruction" />
  <instruction name="ORR Rd, Rn, #imm" mask="0x0fe00000" value="0x03800000" />
  <instruction name="MOV PC, #imm" mask="0x0feff000" value="0x03a0f000" effect="movInstruction" />
  <instruction name="MOV Rn, #imm" mask="0x0fef0000" value="0x03a00000" />
  <instruction name="BIC PC, Rn, #imm" mask="0x0fe0f000" value="0x03c0f000" effect="bicInstruction" />
  <instruction name="BIC Rd, Rn, #imm" mask="0x0fe00000" value="0x03c00000" />
  <instruction name="MVN PC, Rn, #imm" mask="0x0fe0f000" value="0x03e0f000" effect="mvnInstruction" />
  <instruction name="MVN Rd, Rn, #imm" mask="0x0fe00000" value="0x03e00000" />
</category>

<category name="LOAD_STORE_WORD_BYTE_CATEGORY" mask="0x0e000000" value="0x04000000">
  <instruction name="STR Rt, [Rn, +-imm12]" mask="0x0e100000" value="0x04000000" />
  <instruction name="STR any? dont get this." mask="0x0c100010" value="0x04000000" />
  <instruction name="STRB Rt, [Rn, +-imm12]" mask="0x0e500000" value="0x04400000" />
  <instruction name="LDR PC, Rn/#imm12" mask="0x0c10f000" value="0x0410f000" effect="armLdrInstruction" />
  <instruction name="LDR Rd, Rn/#imm12" mask="0x0c100000" value="0x04100000" />
</category>

<category name="LOAD_STORE_WORD_BYTE_CATEGORY" mask="0x0e000010" value="0x06000000">
  <instruction name="STR Rt, [Rn], +-Rm" mask="0x0e100ff0" value="0x06000000" />
  <instruction name="STR any? dont get this." mask="0x0c100010" value="0x04000000" />
  <instruction name="STRB Rt, [Rn], +-Rm" mask="0x0e500010" value="0x06400000" />
  <instruction name="LDR PC, Rn/#imm12" mask="0x0c10f000" value="0x0410f000" effect="armLdrInstruction" />
  <instruction name="LDR Rd, Rn/#imm12" mask="0x0c100000" value="0x04100000" />
</category>

<category name="MEDIA_CATEGORY" mask="0x0e000010" value="0x06000010">
  <instruction name="BFC Rd, #LSB, #width" mask="0x0fe0007f" value="0x07c0001f" />
  <instruction name="BFI Rd, #LSB, #width" mask="0x0fe00070" value="0x07c00010" />
  <instruction name="RBIT Rd,Rm" mask="0x0fff0ff0" value="0x06ff0f30" />
  <instruction name="UBFX Rd, Rn, width" mask="0x0fa00070" value="0x07a00050" />
  <instruction name="PKHBT Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06800010" />
  <instruction name="PKHBT Rd,Rn,Rm,LSL #imm" mask="0x0ff00070" value="0x06800010" />
  <instruction name="PKHBT Rd,Rn,Rm,ASR #32" mask="0x0ff00ff0" value="0x06800050" />
  <instruction name="PKHBT Rd,Rn,Rm,ASR #imm" mask="0x0ff00070" value="0x06800050" />
  <instruction name="QADD16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06200f10" />
  <instruction name="QADD8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06200f90" />
  <instruction name="QASX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06200f30" />
  <instruction name="QSUB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06200f70" />
  <instruction name="QSUB8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06200ff0" />
  <instruction name="QSAX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06200f50" />
  <instruction name="SADD16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06100f10" />
  <instruction name="SADD8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06100f90" />
  <instruction name="SASX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06100f30" />
  <instruction name="SSUB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06100f70" />
  <instruction name="SSUB8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06100ff0" />
  <instruction name="SSAX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06100f50" />
  <instruction name="SHADD16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06300f10" />
  <instruction name="SHADD8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06300f90" />
  <instruction name="SHASX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06300f30" />
  <instruction name="SHSUB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06300f70" />
  <instruction name="SHSUB8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06300ff0" />
  <instruction name="SHSAX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06300f50" />
  <instruction name="UADD16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06500f10" />
  <instruction name="UADD8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06500f90" />
  <instruction name="UASX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06500f30" />
  <instruction name="USUB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06500f70" />
  <instruction name="USUB8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06500ff0" />
  <instruction name="USAX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06500f50" />
  <instruction name="UHADD16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06700f10" />
  <instruction name="UHADD8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06700f90" />
  <instruction name="UHASX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06700f30" />
  <instruction name="UHSUB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06700f70" />
  <instruction name="UHSUB8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06700ff0" />
  <instruction name="UHSAX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06700f50" />
  <instruction name="UQADD16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06600f10" />
  <instruction name="UQADD8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06600f90" />
  <instruction name="UQASX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06600f30" />
  <instruction name="UQSUB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06600f70" />
  <instruction name="UQSUB8 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06600ff0" />
  <instruction name="UQSAX Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06600f50" />
  <instruction name="REV Rd,Rm" mask="0x0fff0ff0" value="0x06bf0f30" />
  <instruction name="REV16 Rd,Rm" mask="0x0fff0ff0" value="0x06bf0fb0" />
  <instruction name="REVSH Rd,Rm" mask="0x0fff0ff0" value="0x06ff0fb0" />
  <instruction name="SXTH Rd,Rm" mask="0x0fff0ff0" value="0x06bf0070" />
  <instruction name="SXTH Rd,Rm,ROR #8" mask="0x0fff0ff0" value="0x06bf0470" />
  <instruction name="SXTH Rd,Rm,ROR #16" mask="0x0fff0ff0" value="0x06bf0870" />
  <instruction name="SXTH Rd,Rm,ROR #24" mask="0x0fff0ff0" value="0x06bf0c70" />
  <instruction name="SXTB16 Rd,Rm" mask="0x0fff0ff0" value="0x068f0070" />
  <instruction name="SXTB16 Rd,Rm,ROR #8" mask="0x0fff0ff0" value="0x068f0470" />
  <instruction name="SXTB16 Rd,Rm,ROR #16" mask="0x0fff0ff0" value="0x068f0870" />
  <instruction name="SXTB16 Rd,Rm,ROR #24" mask="0x0fff0ff0" value="0x068f0c70" />
  <instruction name="SXTB Rd,Rm" mask="0x0fff0ff0" value="0x06af0070" />
  <instruction name="SXTB Rd,Rm,ROR #8" mask="0x0fff0ff0" value="0x06af0470" />
  <instruction name="SXTB Rd,Rm,ROR #16" mask="0x0fff0ff0" value="0x06af0870" />
  <instruction name="SXTB Rd,Rm,ROR #24" mask="0x0fff0ff0" value="0x06af0c70" />
  <instruction name="UXTH Rd,Rm" mask="0x0fff0ff0" value="0x06ff0070" />
  <instruction name="UXTH Rd,Rm,ROR #8" mask="0x0fff0ff0" value="0x06ff0470" />
  <instruction name="UXTH Rd,Rm,ROR #16" mask="0x0fff0ff0" value="0x06ff0870" />
  <instruction name="UXTH Rd,Rm,ROR #24" mask="0x0fff0ff0" value="0x06ff0c70" />
  <instruction name="UXTB16 Rd,Rm" mask="0x0fff0ff0" value="0x06cf0070" />
  <instruction name="UXTB16 Rd,Rm,ROR #8" mask="0x0fff0ff0" value="0x06cf0470" />
  <instruction name="UXTB16 Rd,Rm,ROR #16" mask="0x0fff0ff0" value="0x06cf0870" />
  <instruction name="UXTB16 Rd,Rm,ROR #24" mask="0x0fff0ff0" value="0x06cf0c70" />
  <instruction name="UXTB Rd,Rm" mask="0x0fff0ff0" value="0x06ef0070" />
  <instruction name="UXTB Rd,Rm,ROR #8" mask="0x0fff0ff0" value="0x06ef0470" />
  <instruction name="UXTB Rd,Rm,ROR #16" mask="0x0fff0ff0" value="0x06ef0870" />
  <instruction name="UXTB Rd,Rm,ROR #24" mask="0x0fff0ff0" value="0x06ef0c70" />
  <instruction name="SXTAH Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06b00070" />
  <instruction name="SXTAH Rd,Rn,Rm,ROR #8" mask="0x0ff00ff0" value="0x06b00470" />
  <instruction name="SXTAH Rd,Rn,Rm,ROR #16" mask="0x0ff00ff0" value="0x06b00870" />
  <instruction name="SXTAH Rd,Rn,Rm,ROR #24" mask="0x0ff00ff0" value="0x06b00c70" />
  <instruction name="SXTAB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06800070" />
  <instruction name="SXTAB16 Rd,Rn,Rm,ROR #8" mask="0x0ff00ff0" value="0x06800470" />
  <instruction name="SXTAB16 Rd,Rn,Rm,ROR #16" mask="0x0ff00ff0" value="0x06800870" />
  <instruction name="SXTAB16 Rd,Rn,Rm,ROR #24" mask="0x0ff00ff0" value="0x06800c70" />
  <instruction name="SXTAB Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06a00070" />
  <instruction name="SXTAB Rd,Rn,Rm,ROR #8" mask="0x0ff00ff0" value="0x06a00470" />
  <instruction name="SXTAB Rd,Rn,Rm,ROR #16" mask="0x0ff00ff0" value="0x06a00870" />
  <instruction name="SXTAB Rd,Rn,Rm,ROR #24" mask="0x0ff00ff0" value="0x06a00c70" />
  <instruction name="UXTAH Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06f00070" />
  <instruction name="UXTAH Rd,Rn,Rm,ROR #8" mask="0x0ff00ff0" value="0x06f00470" />
  <instruction name="UXTAH Rd,Rn,Rm,ROR #16" mask="0x0ff00ff0" value="0x06f00870" />
  <instruction name="UXTAH Rd,Rn,Rm,ROR #24" mask="0x0ff00ff0" value="0x06f00c70" />
  <instruction name="UXTAB16 Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06c00070" />
  <instruction name="UXTAB16 Rd,Rn,Rm,ROR #8" mask="0x0ff00ff0" value="0x06c00470" />
  <instruction name="UXTAB16 Rd,Rn,Rm,ROR #16" mask="0x0ff00ff0" value="0x06c00870" />
  <instruction name="UXTAB16 Rd,Rn,Rm,ROR #24" mask="0x0ff00ff0" value="0x06c00c70" />
  <instruction name="UXTAB Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06e00070" />
  <instruction name="UXTAB Rd,Rn,Rm,ROR #8" mask="0x0ff00ff0" value="0x06e00470" />
  <instruction name="UXTAB Rd,Rn,Rm,ROR #16" mask="0x0ff00ff0" value="0x06e00870" />
  <instruction name="UXTAB Rd,Rn,Rm,ROR #24" mask="0x0ff00ff0" value="0x06e00c70" />
  <instruction name="SEL Rd,Rn,Rm" mask="0x0ff00ff0" value="0x06800fb0" />
  <instruction name="SMUAD{X} Rd,Rn,Rm" mask="0x0ff0f0d0" value="0x0700f010" />
  <instruction name="SMUSD{X} Rd,Rn,Rm" mask="0x0ff0f0d0" value="0x0700f050" />
  <instruction name="SMLAD{X} Rd,Rn,Rm,Ra" mask="0x0ff000d0" value="0x07000010" />
  <instruction name="SMLALD{X} RdLo,RdHi,Rn,Rm" mask="0x0ff000d0" value="0x07400010" />
  <instruction name="SMLSD{X} Rd,Rn,Rm,Ra" mask="0x0ff000d0" value="0x07000050" />
  <instruction name="SMLSLD{X} RdLo,RdHi,Rn,Rm" mask="0x0ff000d0" value="0x07400050" />
  <instruction name="SMMUL{R} Rd,Rn,Rm" mask="0x0ff0f0d0" value="0x0750f010" />
  <instruction name="SMMLA{R} Rd,Rn,Rm,Ra" mask="0x0ff000d0" value="0x07500010" />
  <instruction name="SMMLS{R} Rd,Rn,Rm,Ra" mask="0x0ff000d0" value="0x075000d0" />
  <instruction name="SSAT Rd,#sat_imm,Rn" mask="0x0fe00ff0" value="0x06a00010" />
  <instruction name="SSAT Rd,#sat_imm,Rn,LSL #imm" mask="0x0fe00070" value="0x06a00010" />
  <instruction name="SSAT Rd,#sat_imm,Rn,ASR #imm" mask="0x0fe00070" value="0x06a00050" />
  <instruction name="SSAT16 Rd,#imm,Rn" mask="0x0ff00ff0" value="0x06a00f30" />
  <instruction name="USAT Rd,#sat_imm,Rn" mask="0x0fe00ff0" value="0x06e00010" />
  <instruction name="USAT Rd,#sat_imm,Rn,LSL #imm" mask="0x0fe00070" value="0x06e00010" />
  <instruction name="USAT Rd,#sat_imm,Rn,ASR #imm" mask="0x0fe00070" value="0x06e00050" />
  <instruction name="USAT16 Rd,#imm,Rn" mask="0x0ff00ff0" value="0x06e00f30" />
</category>

<category name="BRANCH_BLOCK_TRANSFER_CATEGORY" mask="0x0c000000" value="0x08000000">
  <instruction name="STM {regList}^" mask="0x0e500000" value="0x08400000" effect="armStmInstruction" />
  <instruction name="STMIA {regList}" mask="0x0ff00000" value="0x08800000" />
  <instruction name="STM {regList}" mask="0x0e100000" value="0x08000000" />
  <instruction name="LDM SP, {...r15}" mask="0x0fff8000" value="0x08bd8000" effect="armLdmInstruction" />
  <instruction name="LDM SP, {reglist}" mask="0x0fff0000" value="0x08bd0000" />
  <instruction name="LDM Rn, {regList}^" mask="0x0e500000" value="0x08500000" effect="armLdmInstruction" />
  <instruction name="LDM Rn, {..r15}" mask="0x0e108000" value="0x08108000" effect="armLdmInstruction" />
  <instruction name="LDMIA Rn, {regList}" mask="0x0f900000" value="0x08900000" />
  <instruction name="LDM Rn, {regList}" mask="0x0e100000" value="0x08100000" />
  <instruction name="BRANCH" mask="0x0e000000" value="0x0a000000" effect="armBInstruction" />
</category>

<category name="SVC_COPROCESSOR_CATEGORY" mask="0x0c000000" value="0x0c000000">
  <instruction name="SVC" mask="0x0f000000" value="0x0f000000" effect="svcInstruction" />
  <instruction name="MRC" mask="0x0f100010" value="0x0e100010" effect="armMrcInstruction" />
  <instruction name="MCR" mask="0x0f100010" value="0x0e000010" effect="armMcrInstruction" />
</category>

</autodecoder>
