
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 12:59:03 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 51425 ; free virtual = 53177
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 51424 ; free virtual = 53176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 51393 ; free virtual = 53146
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:405) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 51364 ; free virtual = 53116
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_Node' into '__dst_alloc_list_pop__dmemclass_Node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'push' into 'process_top' (<stdin>:405) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_Node' into '__dst_alloc_malloc__dmemclass_Node' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 51330 ; free virtual = 53083
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_Node' to '__dst_alloc_malloc__' (<stdin>:79:10)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:405:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 594.949 ; gain = 160.000 ; free physical = 51255 ; free virtual = 53008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.5 seconds; current allocated memory: 108.954 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 109.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 110.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 110.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 111.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 112.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 112.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 112.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 113.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 113.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SortedMerge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SortedMerge'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 117.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MergeSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MergeSort'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 123.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'printList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'printList'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 128.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 129.955 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_s_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SortedMerge_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'MergeSort_p_rect_packed_var_L5_76_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_Node_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 594.949 ; gain = 160.000 ; free physical = 50775 ; free virtual = 52569
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 12:59:42 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.160 ; gain = 2.020 ; free physical = 48788 ; free virtual = 50589
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1379.160 ; gain = 0.000 ; free physical = 49194 ; free virtual = 50967
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 13:00:12 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 13:00:13 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 13:00:13 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.902 ; gain = 0.000 ; free physical = 49018 ; free virtual = 50860
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2971933 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.680 ; gain = 81.000 ; free physical = 48818 ; free virtual = 50660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2956623-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-2956623-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.430 ; gain = 134.750 ; free physical = 48710 ; free virtual = 50556
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.430 ; gain = 134.750 ; free physical = 48689 ; free virtual = 50535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.430 ; gain = 134.750 ; free physical = 48688 ; free virtual = 50535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.500 ; gain = 0.000 ; free physical = 45972 ; free virtual = 47816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.500 ; gain = 0.000 ; free physical = 45964 ; free virtual = 47808
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2524.500 ; gain = 0.000 ; free physical = 45949 ; free virtual = 47793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.500 ; gain = 1110.820 ; free physical = 46200 ; free virtual = 48044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.500 ; gain = 1110.820 ; free physical = 46198 ; free virtual = 48042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.500 ; gain = 1110.820 ; free physical = 46195 ; free virtual = 48039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2524.500 ; gain = 1110.820 ; free physical = 46196 ; free virtual = 48041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2524.500 ; gain = 1110.820 ; free physical = 46112 ; free virtual = 47960
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2813.000 ; gain = 1399.320 ; free physical = 44263 ; free virtual = 46133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2813.000 ; gain = 1399.320 ; free physical = 44273 ; free virtual = 46143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44276 ; free virtual = 46146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.016 ; gain = 1408.336 ; free physical = 44291 ; free virtual = 46161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 2822.016 ; gain = 432.266 ; free physical = 44326 ; free virtual = 46196
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.023 ; gain = 1408.336 ; free physical = 44346 ; free virtual = 46216
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.125 ; gain = 0.000 ; free physical = 44153 ; free virtual = 46049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:55 . Memory (MB): peak = 2887.125 ; gain = 1523.379 ; free physical = 44189 ; free virtual = 46085
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.125 ; gain = 0.000 ; free physical = 44187 ; free virtual = 46083
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:05:45 2020...
[Wed Feb  5 13:05:47 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:11 ; elapsed = 00:05:34 . Memory (MB): peak = 1614.238 ; gain = 4.000 ; free physical = 45788 ; free virtual = 47679
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.938 ; gain = 0.000 ; free physical = 45235 ; free virtual = 47101
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2596.938 ; gain = 982.699 ; free physical = 45235 ; free virtual = 47101
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 13:06:33 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 2764 |     0 |   1182240 |  0.23 |
|   LUT as Logic             | 2630 |     0 |   1182240 |  0.22 |
|   LUT as Memory            |  134 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   35 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 2957 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2957 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   84 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 2946  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 183.5 |     0 |      2160 |  8.50 |
|   RAMB36/FIFO*    |   174 |     0 |      2160 |  8.06 |
|     RAMB36E2 only |   174 |       |           |       |
|   RAMB18          |    19 |     0 |      4320 |  0.44 |
|     RAMB18E2 only |    19 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2946 |            Register |
| LUT3     |  940 |                 CLB |
| LUT4     |  752 |                 CLB |
| LUT5     |  605 |                 CLB |
| LUT6     |  593 |                 CLB |
| LUT2     |  274 |                 CLB |
| RAMB36E2 |  174 |           Block Ram |
| LUT1     |  120 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   84 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   19 |           Block Ram |
| FDSE     |   11 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:10 ; elapsed = 00:01:50 . Memory (MB): peak = 4143.316 ; gain = 1546.379 ; free physical = 42817 ; free virtual = 44716
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:08:22 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.482        0.000                      0                10817        0.056        0.000                      0                10817        1.155        0.000                       0                  3316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.482        0.000                      0                10817        0.056        0.000                      0                10817        1.155        0.000                       0                  3316  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.910ns (75.405%)  route 0.623ns (24.595%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3315, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[9])
                                                      0.923     0.923 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     0.960    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.109 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.146    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.295 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.332    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.481 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.518    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.667 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.704    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.853 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.890    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     2.039 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     2.076    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6_n_29
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_DOUTADOUT[9])
                                                      0.093     2.169 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_7/DOUTADOUT[9]
                         net (fo=3, unplaced)         0.364     2.533    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/d0[9]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3315, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[1])
                                                     -0.250     3.015    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          3.015    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3315, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_top_L5_fu_70_reg[3]/Q
                         net (fo=25, unplaced)        0.079     0.118    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/A3
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3315, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/WCLK
                         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.000     0.000    
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     0.062    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_76_U/MergeSort_p_rect_packed_var_L5_76_ram_U/ram_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4143.316 ; gain = 0.000 ; free physical = 42816 ; free virtual = 44715
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4175.332 ; gain = 0.000 ; free physical = 42798 ; free virtual = 44703
[Wed Feb  5 13:08:26 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/runme.log
[Wed Feb  5 13:08:26 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1372.148 ; gain = 0.000 ; free physical = 42390 ; free virtual = 44281
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.477 ; gain = 0.000 ; free physical = 38248 ; free virtual = 40922
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2604.477 ; gain = 1232.328 ; free physical = 38246 ; free virtual = 40921
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2776.199 ; gain = 97.031 ; free physical = 38108 ; free virtual = 40781

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13a8f2bb5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2776.199 ; gain = 0.000 ; free physical = 38098 ; free virtual = 40772

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1204 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1303d5c5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 38017 ; free virtual = 40691
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ccd5691d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 38003 ; free virtual = 40677
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dce63e9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 37977 ; free virtual = 40659
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dce63e9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 37975 ; free virtual = 40656
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19d257e98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 37946 ; free virtual = 40628
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19d257e98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 37944 ; free virtual = 40626
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 37944 ; free virtual = 40625
Ending Logic Optimization Task | Checksum: 19d257e98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2817.195 ; gain = 24.012 ; free physical = 37942 ; free virtual = 40624

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.482 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 193 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 386
Ending PowerOpt Patch Enables Task | Checksum: 19d257e98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36694 ; free virtual = 39402
Ending Power Optimization Task | Checksum: 19d257e98

Time (s): cpu = 00:01:19 ; elapsed = 00:01:41 . Memory (MB): peak = 4532.598 ; gain = 1715.402 ; free physical = 36711 ; free virtual = 39418

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19d257e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36710 ; free virtual = 39418

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36710 ; free virtual = 39418
Ending Netlist Obfuscation Task | Checksum: 19d257e98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36710 ; free virtual = 39418
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:51 . Memory (MB): peak = 4532.598 ; gain = 1903.363 ; free physical = 36710 ; free virtual = 39418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36710 ; free virtual = 39418
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36705 ; free virtual = 39409
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36703 ; free virtual = 39419
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36668 ; free virtual = 39367
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4ed4c1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36668 ; free virtual = 39367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36669 ; free virtual = 39369

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 43bd9ddb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36626 ; free virtual = 39325

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d808e9d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36544 ; free virtual = 39244

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d808e9d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36544 ; free virtual = 39244
Phase 1 Placer Initialization | Checksum: d808e9d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 36545 ; free virtual = 39244

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 142a0d418

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 35724 ; free virtual = 38423

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_16__9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_15__9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_12__9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_8__9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_14__11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_7__10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_11__9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_6__10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_10__9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_4__10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_3__11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_CS_fsm_reg[9]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_13__11 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 35369 ; free virtual = 38122

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 9831fe38

Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 4532.598 ; gain = 0.000 ; free physical = 35358 ; free virtual = 38112
Phase 2 Global Placement | Checksum: f31d3058

Time (s): cpu = 00:01:18 ; elapsed = 00:00:47 . Memory (MB): peak = 4548.605 ; gain = 16.008 ; free physical = 35424 ; free virtual = 38177

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f31d3058

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 4548.605 ; gain = 16.008 ; free physical = 35427 ; free virtual = 38180

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1480f68e0

Time (s): cpu = 00:01:21 ; elapsed = 00:00:48 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35356 ; free virtual = 38109

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dafd42f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35316 ; free virtual = 38069

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1dba63d56

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35295 ; free virtual = 38048

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b1b47132

Time (s): cpu = 00:01:24 ; elapsed = 00:00:50 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35406 ; free virtual = 38117

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 11d838516

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35358 ; free virtual = 38069

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: e2ce8bba

Time (s): cpu = 00:01:27 ; elapsed = 00:00:52 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35370 ; free virtual = 38081

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: a1b89671

Time (s): cpu = 00:01:28 ; elapsed = 00:00:53 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35283 ; free virtual = 37994

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: fbfc9045

Time (s): cpu = 00:01:30 ; elapsed = 00:00:54 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35370 ; free virtual = 38081

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 161cf7357

Time (s): cpu = 00:01:31 ; elapsed = 00:00:55 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35381 ; free virtual = 38092

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 112922d74

Time (s): cpu = 00:01:32 ; elapsed = 00:00:55 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35284 ; free virtual = 37995

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 18c263fe1

Time (s): cpu = 00:01:40 ; elapsed = 00:00:58 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 34938 ; free virtual = 37649
Phase 3 Detail Placement | Checksum: 18c263fe1

Time (s): cpu = 00:01:40 ; elapsed = 00:00:58 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 34890 ; free virtual = 37601

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e5a73643

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e5a73643

Time (s): cpu = 00:01:49 ; elapsed = 00:01:01 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 34841 ; free virtual = 37568

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1e5a73643

Time (s): cpu = 00:01:49 ; elapsed = 00:01:01 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 34842 ; free virtual = 37569
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.235. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.235. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1bb2fd914

Time (s): cpu = 00:02:54 ; elapsed = 00:02:10 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 32958 ; free virtual = 35687
Phase 4.1.1 Post Placement Optimization | Checksum: 1bb2fd914

Time (s): cpu = 00:02:55 ; elapsed = 00:02:10 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 32956 ; free virtual = 35685
Phase 4.1 Post Commit Optimization | Checksum: 1bb2fd914

Time (s): cpu = 00:02:55 ; elapsed = 00:02:11 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 32954 ; free virtual = 35683

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bb2fd914

Time (s): cpu = 00:02:55 ; elapsed = 00:02:11 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 32997 ; free virtual = 35726

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bb2fd914

Time (s): cpu = 00:03:28 ; elapsed = 00:02:43 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35530 ; free virtual = 38276

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 35529 ; free virtual = 38276
Phase 4.4 Final Placement Cleanup | Checksum: 29cf77e17

Time (s): cpu = 00:03:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35526 ; free virtual = 38273
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29cf77e17

Time (s): cpu = 00:03:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35523 ; free virtual = 38270
Ending Placer Task | Checksum: 1afb8477b

Time (s): cpu = 00:03:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35771 ; free virtual = 38518
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:02:50 . Memory (MB): peak = 4612.637 ; gain = 80.039 ; free physical = 35771 ; free virtual = 38518
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 35770 ; free virtual = 38516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 35758 ; free virtual = 38508
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 35732 ; free virtual = 38492
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 35648 ; free virtual = 38387
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 35659 ; free virtual = 38398
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 38053 ; free virtual = 40793

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-6.574 |
Phase 1 Physical Synthesis Initialization | Checksum: 21ebf7edb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37993 ; free virtual = 40733
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-6.574 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[2]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[4]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[12]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[8]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[13]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ap_ready. Replicated 1 times.
INFO: [Physopt 32-76] Pass 2. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[3]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[7]. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 9 nets. Created 35 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 9 nets or cells. Created 35 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-4.999 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37913 ; free virtual = 40664
Phase 2 Fanout Optimization | Checksum: f261c03e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37911 ; free virtual = 40662

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 12 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_15__8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_13.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_51__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_33__6
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[5].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_10__8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_46__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_63_n_3.  Re-placed instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_63
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[5].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_28__6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_14__10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_12.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_50__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_67_n_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_67
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_32__6
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-4.647 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37880 ; free virtual = 40633
Phase 3 Placement Based Optimization | Checksum: 194a6f4b1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37879 ; free virtual = 40633

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37879 ; free virtual = 40632
Phase 4 Rewire | Checksum: 194a6f4b1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37878 ; free virtual = 40632

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 22 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[2]_repN_1. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[3]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[3]_repN_2. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[4]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[10]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[12] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[12]_repN was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[12]_repN_1 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[4]_repN_3 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[4]_repN_2 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/p_0_reg_107_reg[8] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ADDRARDADDR[8]_repN was not replicated.
INFO: [Physopt 32-232] Optimized 4 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-4.491 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37728 ; free virtual = 40503
Phase 5 Critical Cell Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37728 ; free virtual = 40503

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:35 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37725 ; free virtual = 40501

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_3_U/SortedMerge_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_6_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_1_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/p_dmemclass_Node_li_U/p_dst_alloc_malloc_s_p_dmemclass_Node_li_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37722 ; free virtual = 40500

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37719 ; free virtual = 40500

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37719 ; free virtual = 40499

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 8 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 44 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 44 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-3.951 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37115 ; free virtual = 39886
Phase 10 Critical Pin Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37111 ; free virtual = 39882

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37106 ; free virtual = 39877

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 101559ec1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37103 ; free virtual = 39874
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37102 ; free virtual = 39874
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.206 | TNS=-3.951 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          1.575  |           35  |              0  |                     9  |           0  |           1  |  00:00:17  |
|  Placement Based    |          0.000  |          0.352  |            0  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.157  |            6  |              0  |                     4  |           0  |           1  |  00:00:11  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.029  |          0.540  |            0  |              0  |                     2  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.029  |          2.623  |           41  |              0  |                    17  |           0  |          11  |  00:00:45  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37096 ; free virtual = 39868
Ending Physical Synthesis Task | Checksum: 138cc65d0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:51 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37090 ; free virtual = 39862
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37144 ; free virtual = 39915
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37143 ; free virtual = 39914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37132 ; free virtual = 39906
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 4612.637 ; gain = 0.000 ; free physical = 37082 ; free virtual = 39867
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4975141b ConstDB: 0 ShapeSum: 9f26861a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 181ab2ea4

Time (s): cpu = 00:04:13 ; elapsed = 00:03:08 . Memory (MB): peak = 5505.344 ; gain = 892.707 ; free physical = 32972 ; free virtual = 33897
Post Restoration Checksum: NetGraph: f18aa11e NumContArr: 90208d86 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 181ab2ea4

Time (s): cpu = 00:04:13 ; elapsed = 00:03:08 . Memory (MB): peak = 5505.344 ; gain = 892.707 ; free physical = 32967 ; free virtual = 33892

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 181ab2ea4

Time (s): cpu = 00:04:13 ; elapsed = 00:03:08 . Memory (MB): peak = 5505.344 ; gain = 892.707 ; free physical = 32828 ; free virtual = 33754

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 181ab2ea4

Time (s): cpu = 00:04:13 ; elapsed = 00:03:08 . Memory (MB): peak = 5505.344 ; gain = 892.707 ; free physical = 32828 ; free virtual = 33753

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 181ab2ea4

Time (s): cpu = 00:04:19 ; elapsed = 00:03:15 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 32944 ; free virtual = 33662

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 237761cdf

Time (s): cpu = 00:04:25 ; elapsed = 00:03:17 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 32917 ; free virtual = 33641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.161 | TNS=-1.861 | WHS=0.002  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f70fa190

Time (s): cpu = 00:04:29 ; elapsed = 00:03:19 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 32888 ; free virtual = 33615

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18dc865a8

Time (s): cpu = 00:05:48 ; elapsed = 00:03:51 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 37350 ; free virtual = 38311

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 633
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.452 | TNS=-38.310| WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: f8dee535

Time (s): cpu = 00:06:06 ; elapsed = 00:04:02 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 36877 ; free virtual = 37894

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.372 | TNS=-23.982| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1084ec73c

Time (s): cpu = 00:06:12 ; elapsed = 00:04:08 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 35306 ; free virtual = 36438

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.246 | TNS=-18.932| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: a0453736

Time (s): cpu = 00:06:16 ; elapsed = 00:04:12 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34957 ; free virtual = 36128

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.232 | TNS=-16.369| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1499c8a51

Time (s): cpu = 00:06:18 ; elapsed = 00:04:14 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34702 ; free virtual = 35880
Phase 4 Rip-up And Reroute | Checksum: 1499c8a51

Time (s): cpu = 00:06:18 ; elapsed = 00:04:14 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34693 ; free virtual = 35870

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: cb1df693

Time (s): cpu = 00:06:21 ; elapsed = 00:04:15 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34587 ; free virtual = 35761
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.232 | TNS=-16.369| WHS=0.024  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e8158a3e

Time (s): cpu = 00:06:35 ; elapsed = 00:04:18 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34578 ; free virtual = 35753

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e8158a3e

Time (s): cpu = 00:06:35 ; elapsed = 00:04:18 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34560 ; free virtual = 35735
Phase 5 Delay and Skew Optimization | Checksum: e8158a3e

Time (s): cpu = 00:06:35 ; elapsed = 00:04:18 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34554 ; free virtual = 35728

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1774f9a56

Time (s): cpu = 00:06:37 ; elapsed = 00:04:19 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34481 ; free virtual = 35657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.232 | TNS=-15.041| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1774f9a56

Time (s): cpu = 00:06:37 ; elapsed = 00:04:19 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34477 ; free virtual = 35653
Phase 6 Post Hold Fix | Checksum: 1774f9a56

Time (s): cpu = 00:06:37 ; elapsed = 00:04:19 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34485 ; free virtual = 35661

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.245587 %
  Global Horizontal Routing Utilization  = 0.144452 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.3991%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.6588%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.4231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.3077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e37b6688

Time (s): cpu = 00:06:41 ; elapsed = 00:04:21 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34365 ; free virtual = 35542

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e37b6688

Time (s): cpu = 00:06:41 ; elapsed = 00:04:21 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34359 ; free virtual = 35536

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e37b6688

Time (s): cpu = 00:06:42 ; elapsed = 00:04:21 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34294 ; free virtual = 35469

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.232 | TNS=-15.041| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: e37b6688

Time (s): cpu = 00:06:42 ; elapsed = 00:04:22 . Memory (MB): peak = 5604.676 ; gain = 992.039 ; free physical = 34279 ; free virtual = 35470
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.199 | TNS=-9.696 | WHS=0.030 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: e37b6688

Time (s): cpu = 00:07:13 ; elapsed = 00:04:49 . Memory (MB): peak = 6316.676 ; gain = 1704.039 ; free physical = 35543 ; free virtual = 36859

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.199 | TNS=-9.696 | WHS=0.030 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/q0[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.199 | TNS=-9.696 | WHS=0.030 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 119649c94

Time (s): cpu = 00:07:16 ; elapsed = 00:04:51 . Memory (MB): peak = 6466.824 ; gain = 1854.188 ; free physical = 35527 ; free virtual = 36839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6466.824 ; gain = 0.000 ; free physical = 35523 ; free virtual = 36835
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.199 | TNS=-9.696 | WHS=0.030 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 119649c94

Time (s): cpu = 00:07:17 ; elapsed = 00:04:51 . Memory (MB): peak = 6466.824 ; gain = 1854.188 ; free physical = 35575 ; free virtual = 36887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:17 ; elapsed = 00:04:51 . Memory (MB): peak = 6466.824 ; gain = 1854.188 ; free physical = 35806 ; free virtual = 37118
INFO: [Common 17-83] Releasing license: Implementation
321 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:24 ; elapsed = 00:04:59 . Memory (MB): peak = 6466.824 ; gain = 1854.188 ; free physical = 35805 ; free virtual = 37117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6466.824 ; gain = 0.000 ; free physical = 35806 ; free virtual = 37118
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6466.824 ; gain = 0.000 ; free physical = 35797 ; free virtual = 37112
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 6466.824 ; gain = 0.000 ; free physical = 35775 ; free virtual = 37105
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6554.867 ; gain = 88.043 ; free physical = 37123 ; free virtual = 38464
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6554.867 ; gain = 0.000 ; free physical = 36813 ; free virtual = 38058
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
333 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6554.867 ; gain = 0.000 ; free physical = 36562 ; free virtual = 37818
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6554.867 ; gain = 0.000 ; free physical = 36243 ; free virtual = 37499
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:21:06 2020...
[Wed Feb  5 13:21:12 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:12:45 . Memory (MB): peak = 4175.332 ; gain = 0.000 ; free physical = 43020 ; free virtual = 44258
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4208.348 ; gain = 1.000 ; free physical = 42332 ; free virtual = 43547
Restored from archive | CPU: 0.780000 secs | Memory: 12.679855 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4208.348 ; gain = 1.000 ; free physical = 42331 ; free virtual = 43547
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4208.348 ; gain = 0.000 ; free physical = 42314 ; free virtual = 43530
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 35 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4208.348 ; gain = 33.016 ; free physical = 42314 ; free virtual = 43530
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        8554 :
       # of nets not needing routing.......... :        2139 :
           # of internally routed nets........ :        1974 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        6415 :
           # of fully routed nets............. :        6415 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:21:24 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 1.916ns (59.118%)  route 1.325ns (40.882%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X3Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[7])
                                                      0.929     0.929 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CASDOUTA[7]
                         net (fo=1, routed)           0.035     0.964    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0_n_31
    RAMB36_X3Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.113 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.148    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1_n_31
    RAMB36_X3Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.297 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.332    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2_n_31
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.481 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.516    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3_n_31
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.665 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.700    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4_n_31
    RAMB36_X3Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.849 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.884    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5_n_31
    RAMB36_X3Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     2.033 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6/CASDOUTA[7]
                         net (fo=1, routed)           0.035     2.068    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6_n_31
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_DOUTADOUT[7])
                                                      0.093     2.161 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_7/DOUTADOUT[7]
                         net (fo=3, routed)           1.080     3.241    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/d0[7]
    RAMB36_X3Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X3Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.223     3.042    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.082ns (34.100%)  route 2.091ns (65.900%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X1Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.891     0.891 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=21, routed)          0.841     1.732    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15_0[0]
    SLICE_X52Y179        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     1.814 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68/O
                         net (fo=1, routed)           0.039     1.853    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68_n_3
    SLICE_X52Y179        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.031     1.884 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_51__0/O
                         net (fo=1, routed)           0.079     1.963    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_15
    SLICE_X52Y180        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     1.994 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_33__6/O
                         net (fo=1, routed)           0.084     2.078    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_14
    SLICE_X53Y180        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.125 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_15__8/O
                         net (fo=32, routed)          1.048     3.173    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[0]
    RAMB36_X4Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.283     2.982    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29
  -------------------------------------------------------------------
                         required time                          2.982    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.923ns (60.000%)  route 1.282ns (40.000%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X3Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[5])
                                                      0.936     0.936 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CASDOUTA[5]
                         net (fo=1, routed)           0.034     0.970    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0_n_33
    RAMB36_X3Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.149     1.119 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1/CASDOUTA[5]
                         net (fo=1, routed)           0.034     1.153    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1_n_33
    RAMB36_X3Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.149     1.302 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2/CASDOUTA[5]
                         net (fo=1, routed)           0.034     1.336    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2_n_33
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.149     1.485 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3/CASDOUTA[5]
                         net (fo=1, routed)           0.034     1.519    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3_n_33
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.149     1.668 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4/CASDOUTA[5]
                         net (fo=1, routed)           0.034     1.702    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4_n_33
    RAMB36_X3Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.149     1.851 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5/CASDOUTA[5]
                         net (fo=1, routed)           0.034     1.885    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5_n_33
    RAMB36_X3Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_CASDOUTA[5])
                                                      0.149     2.034 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6/CASDOUTA[5]
                         net (fo=1, routed)           0.034     2.068    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6_n_33
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[5]_DOUTADOUT[5])
                                                      0.093     2.161 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_7/DOUTADOUT[5]
                         net (fo=3, routed)           1.044     3.205    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/d0[5]
    RAMB36_X3Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X3Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.250     3.015    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.015    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_26/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.082ns (34.122%)  route 2.089ns (65.878%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X1Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.891     0.891 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=21, routed)          0.841     1.732    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15_0[0]
    SLICE_X52Y179        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     1.814 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68/O
                         net (fo=1, routed)           0.039     1.853    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68_n_3
    SLICE_X52Y179        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.031     1.884 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_51__0/O
                         net (fo=1, routed)           0.079     1.963    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_15
    SLICE_X52Y180        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     1.994 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_33__6/O
                         net (fo=1, routed)           0.084     2.078    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_14
    SLICE_X53Y180        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.125 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_15__8/O
                         net (fo=32, routed)          1.046     3.171    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[0]
    RAMB36_X4Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_26/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_26/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.283     2.982    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_26
  -------------------------------------------------------------------
                         required time                          2.982    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.082ns (34.219%)  route 2.080ns (65.781%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X1Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.891     0.891 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=21, routed)          0.841     1.732    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15_0[0]
    SLICE_X52Y179        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     1.814 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68/O
                         net (fo=1, routed)           0.039     1.853    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68_n_3
    SLICE_X52Y179        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.031     1.884 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_51__0/O
                         net (fo=1, routed)           0.079     1.963    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_15
    SLICE_X52Y180        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     1.994 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_33__6/O
                         net (fo=1, routed)           0.084     2.078    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_14
    SLICE_X53Y180        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.125 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_15__8/O
                         net (fo=32, routed)          1.037     3.162    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[0]
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.283     2.982    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27
  -------------------------------------------------------------------
                         required time                          2.982    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_21/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 1.082ns (34.306%)  route 2.072ns (65.694%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X1Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.891     0.891 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=21, routed)          0.841     1.732    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15_0[0]
    SLICE_X52Y179        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.082     1.814 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68/O
                         net (fo=1, routed)           0.039     1.853    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_68_n_3
    SLICE_X52Y179        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.031     1.884 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_51__0/O
                         net (fo=1, routed)           0.079     1.963    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_15
    SLICE_X52Y180        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     1.994 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_33__6/O
                         net (fo=1, routed)           0.084     2.078    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_14
    SLICE_X53Y180        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.047     2.125 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_15__8/O
                         net (fo=32, routed)          1.029     3.154    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[0]
    RAMB36_X4Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_21/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_21/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.283     2.982    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_21
  -------------------------------------------------------------------
                         required time                          2.982    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.006ns (31.625%)  route 2.175ns (68.375%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.881     0.881 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DOUTADOUT[1]
                         net (fo=2, routed)           0.506     1.387    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_37__0_1[5]
    SLICE_X30Y201        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     1.418 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_63/O
                         net (fo=1, routed)           0.097     1.515    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_63_n_3
    SLICE_X31Y201        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     1.546 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_46__0/O
                         net (fo=1, routed)           0.048     1.594    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_10
    SLICE_X31Y200        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     1.626 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_28__6/O
                         net (fo=1, routed)           0.438     2.064    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_9
    SLICE_X44Y186        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.095 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_10__8/O
                         net (fo=32, routed)          1.086     3.181    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[5]
    RAMB36_X4Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_29
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_18/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 1.074ns (34.478%)  route 2.041ns (65.522%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y43         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.891     0.891 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DOUTADOUT[0]
                         net (fo=21, routed)          0.681     1.572    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_15_0[4]
    SLICE_X48Y188        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     1.661 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_64/O
                         net (fo=1, routed)           0.038     1.699    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_64_n_3
    SLICE_X48Y188        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     1.730 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_47__0/O
                         net (fo=1, routed)           0.127     1.857    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_11
    SLICE_X48Y185        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     1.889 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_29__7/O
                         net (fo=5, routed)           0.093     1.982    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_10
    SLICE_X47Y185        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031     2.013 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_11__8_replica_1/O
                         net (fo=5, routed)           1.102     3.115    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[4]_repN_1_alias
    RAMB36_X4Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_18/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y28         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_18/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_18
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.006ns (31.775%)  route 2.160ns (68.225%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y46         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.881     0.881 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DOUTADOUT[1]
                         net (fo=2, routed)           0.506     1.387    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_37__0_1[5]
    SLICE_X30Y201        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     1.418 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_63/O
                         net (fo=1, routed)           0.097     1.515    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_63_n_3
    SLICE_X31Y201        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     1.546 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_46__0/O
                         net (fo=1, routed)           0.048     1.594    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_10
    SLICE_X31Y200        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032     1.626 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_28__6/O
                         net (fo=1, routed)           0.438     2.064    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_9
    SLICE_X44Y186        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.095 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_10__8/O
                         net (fo=32, routed)          1.071     3.166    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[5]
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.256     3.009    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_27
  -------------------------------------------------------------------
                         required time                          3.009    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_17/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.021ns (32.178%)  route 2.152ns (67.822%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X2Y47         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.881     0.881 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_2_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=2, routed)           0.845     1.726    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_37__0_1[9]
    SLICE_X48Y188        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.047     1.773 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_59/O
                         net (fo=1, routed)           0.124     1.897    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_59_n_3
    SLICE_X49Y188        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     1.928 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_0_i_42__4/O
                         net (fo=1, routed)           0.086     2.014    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_6
    SLICE_X49Y186        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.031     2.045 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/p_rect_packed_var_L5_73_U/MergeSort_p_rect_packed_var_L5_ram_U/ram_reg_0_i_24__7/O
                         net (fo=1, routed)           0.040     2.085    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_5
    SLICE_X49Y186        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     2.116 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_187/ram_reg_0_i_6__9/O
                         net (fo=32, routed)          1.057     3.173    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ADDRARDADDR[9]
    RAMB36_X4Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_17/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ap_clk
    RAMB36_X4Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_17/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemclass_Node_da_U/process_top_p_dmemclass_Node_da_ram_U/ram_reg_17
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 -0.156    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 13:21:25 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2751 |     0 |   1182240 |  0.23 |
|   LUT as Logic             | 2678 |     0 |   1182240 |  0.23 |
|   LUT as Memory            |   73 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   18 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 2958 |     0 |   2364480 |  0.13 |
|   Register as Flip Flop    | 2958 |     0 |   2364480 |  0.13 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   84 |     0 |    147780 |  0.06 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 2947  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  894 |     0 |    147780 |  0.60 |
|   CLBL                                     |  530 |     0 |           |       |
|   CLBM                                     |  364 |     0 |           |       |
| LUT as Logic                               | 2678 |     0 |   1182240 |  0.23 |
|   using O5 output only                     |   20 |       |           |       |
|   using O6 output only                     | 2015 |       |           |       |
|   using O5 and O6                          |  643 |       |           |       |
| LUT as Memory                              |   73 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   18 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    1 |       |           |       |
|     using O5 and O6                        |   17 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 2958 |     0 |   2364480 |  0.13 |
|   Register driven from within the CLB      | 1513 |       |           |       |
|   Register driven from outside the CLB     | 1445 |       |           |       |
|     LUT in front of the register is unused | 1118 |       |           |       |
|     LUT in front of the register is used   |  327 |       |           |       |
| Unique Control Sets                        |   93 |       |    295560 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 183.5 |     0 |      2160 |  8.50 |
|   RAMB36/FIFO*    |   174 |     0 |      2160 |  8.06 |
|     RAMB36E2 only |   174 |       |           |       |
|   RAMB18          |    19 |     0 |      4320 |  0.44 |
|     RAMB18E2 only |    19 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2947 |            Register |
| LUT3     |  940 |                 CLB |
| LUT4     |  752 |                 CLB |
| LUT5     |  645 |                 CLB |
| LUT6     |  593 |                 CLB |
| LUT2     |  274 |                 CLB |
| RAMB36E2 |  174 |           Block Ram |
| LUT1     |  117 |                 CLB |
| SRL16E   |   99 |                 CLB |
| CARRY8   |   84 |                 CLB |
| RAMS32   |   35 |                 CLB |
| RAMB18E2 |   19 |           Block Ram |
| FDSE     |   11 |            Register |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |   894 |    0 |    0 |   1.81 |   0.00 |   0.00 |
|   CLBL                     |   530 |    0 |    0 |   2.15 |   0.00 |   0.00 |
|   CLBM                     |   364 |    0 |    0 |   1.48 |   0.00 |   0.00 |
| CLB LUTs                   |  2751 |    0 |    0 |   0.70 |   0.00 |   0.00 |
|   LUT as Logic             |  2678 |    0 |    0 |   0.68 |   0.00 |   0.00 |
|   LUT as Memory            |    73 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    18 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  2958 |    0 |    0 |   0.38 |   0.00 |   0.00 |
| CARRY8                     |    84 |    0 |    0 |   0.17 |   0.00 |   0.00 |
| F7 Muxes                   |     2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 183.5 |    0 |    0 |  25.49 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   174 |    0 |    0 |  24.17 |   0.00 |   0.00 |
|   RAMB18                   |    19 |    0 |    0 |   1.32 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    93 |    0 |    0 |   0.09 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 13:21:26 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.199       -9.696                    129                10818        0.030        0.000                      0                10818        1.155        0.000                       0                  3317  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.199       -9.696                    129                10818        0.030        0.000                      0                10818        1.155        0.000                       0                  3317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          129  Failing Endpoints,  Worst Slack       -0.199ns,  Total Violation       -9.696ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 1.916ns (59.118%)  route 1.325ns (40.882%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X3Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[7])
                                                      0.929     0.929 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CASDOUTA[7]
                         net (fo=1, routed)           0.035     0.964    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_0_n_31
    RAMB36_X3Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.113 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.148    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_1_n_31
    RAMB36_X3Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.297 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.332    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_2_n_31
    RAMB36_X3Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.481 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.516    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_3_n_31
    RAMB36_X3Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.665 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.700    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_4_n_31
    RAMB36_X3Y47         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     1.849 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5/CASDOUTA[7]
                         net (fo=1, routed)           0.035     1.884    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_5_n_31
    RAMB36_X3Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.149     2.033 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6/CASDOUTA[7]
                         net (fo=1, routed)           0.035     2.068    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_6_n_31
    RAMB36_X3Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_DOUTADOUT[7])
                                                      0.093     2.161 r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_4_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_bram_7/DOUTADOUT[7]
                         net (fo=3, routed)           1.080     3.241    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/d0[7]
    RAMB36_X3Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X3Y27         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.223     3.042    bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_5_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                 -0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback5_reg_330_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_351_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y185        FDRE                                         r  bd_0_i/hls_inst/inst/fallback5_reg_330_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y185        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback5_reg_330_reg[0]/Q
                         net (fo=1, routed)           0.038     0.077    bd_0_i/hls_inst/inst/fallback5_reg_330[0]
    SLICE_X43Y185        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_351_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3316, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y185        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_351_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X43Y185        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_351_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X2Y39  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X2Y39  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X2Y39  bd_0_i/hls_inst/inst/grp_MergeSort_fu_176/grp_SortedMerge_fu_546/p_rect_packed_var_L5_1_U/SortedMerge_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.199355, worst hold slack (WHS)=0.030000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.199355) is less than 0
HLS EXTRACTION: calculating BRAM count: (19 bram18) + 2 * (174 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 2751 2958 0 367 0 55 894 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 13:21:26 PST 2020

#=== Post-Implementation Resource usage ===
CLB:            894
LUT:           2751
FF:            2958
DSP:              0
BRAM:           367
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.818
CP achieved post-implementation:    3.499
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/msort/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 13:21:26 2020...
INFO: [HLS 200-112] Total elapsed time: 1344.77 seconds; peak allocated memory: 129.955 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 13:21:27 2020...
