// Seed: 3996522860
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter [(  -1  ) : (  (  -1  )  )] id_5 = 1 - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_5 = 32'd59
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  output supply0 id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_3 = id_1;
  wire _id_5;
  generate
    assign id_4 = 1'h0;
  endgenerate
  wire id_6;
  wire [id_5 : (  id_1  )] id_7;
  parameter id_8 = 1;
  assign id_3 = -1;
  wire id_9;
endmodule
