{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608716209027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608716209042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 18:36:48 2020 " "Processing started: Wed Dec 23 18:36:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608716209042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716209042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_process -c single_cycle_process " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_process -c single_cycle_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716209042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608716210341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608716210341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_digit " "Found entity 1: seg_digit" {  } { { "seg_digit.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file update_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_pc " "Found entity 1: update_pc" {  } { { "update_pc.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/update_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226858 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608716226869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file register_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "register_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/register_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_process.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_process " "Found entity 1: single_cycle_process" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ex " "Found entity 1: sign_ex" {  } { { "sign_ex.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/sign_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608716226956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "alu_mips.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/alu_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608716226982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716226982 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(12) " "Verilog HDL Instantiation warning at seg.v(12): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226984 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(13) " "Verilog HDL Instantiation warning at seg.v(13): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(34) " "Verilog HDL Instantiation warning at seg.v(34): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(35) " "Verilog HDL Instantiation warning at seg.v(35): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(36) " "Verilog HDL Instantiation warning at seg.v(36): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(37) " "Verilog HDL Instantiation warning at seg.v(37): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(39) " "Verilog HDL Instantiation warning at seg.v(39): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(40) " "Verilog HDL Instantiation warning at seg.v(40): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(46) " "Verilog HDL Instantiation warning at single_cycle_process.v(46): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226987 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(47) " "Verilog HDL Instantiation warning at single_cycle_process.v(47): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(58) " "Verilog HDL Instantiation warning at single_cycle_process.v(58): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(59) " "Verilog HDL Instantiation warning at single_cycle_process.v(59): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(60) " "Verilog HDL Instantiation warning at single_cycle_process.v(60): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(68) " "Verilog HDL Instantiation warning at single_cycle_process.v(68): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(69) " "Verilog HDL Instantiation warning at single_cycle_process.v(69): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(71) " "Verilog HDL Instantiation warning at single_cycle_process.v(71): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226988 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(72) " "Verilog HDL Instantiation warning at single_cycle_process.v(72): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226989 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(74) " "Verilog HDL Instantiation warning at single_cycle_process.v(74): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226989 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(84) " "Verilog HDL Instantiation warning at single_cycle_process.v(84): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226989 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(85) " "Verilog HDL Instantiation warning at single_cycle_process.v(85): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226989 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(87) " "Verilog HDL Instantiation warning at single_cycle_process.v(87): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226989 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(89) " "Verilog HDL Instantiation warning at single_cycle_process.v(89): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 89 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608716226989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_process " "Elaborating entity \"single_cycle_process\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608716227098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:comb_3 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:comb_3\"" {  } { { "single_cycle_process.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:comb_4 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:comb_4\"" {  } { { "single_cycle_process.v" "comb_4" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227191 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[49\] 0 instruction_memory.v(5) " "Net \"mem\[49\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608716227195 "|single_cycle_process|instruction_memory:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:comb_92 " "Elaborating entity \"control\" for hierarchy \"control:comb_92\"" {  } { { "single_cycle_process.v" "comb_92" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:comb_93 " "Elaborating entity \"aludec\" for hierarchy \"aludec:comb_93\"" {  } { { "single_cycle_process.v" "comb_93" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex sign_ex:comb_94 " "Elaborating entity \"sign_ex\" for hierarchy \"sign_ex:comb_94\"" {  } { { "single_cycle_process.v" "comb_94" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory register_memory:comb_111 " "Elaborating entity \"register_memory\" for hierarchy \"register_memory:comb_111\"" {  } { { "single_cycle_process.v" "comb_111" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:comb_112 " "Elaborating entity \"mux\" for hierarchy \"mux:comb_112\"" {  } { { "single_cycle_process.v" "comb_112" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mips alu_mips:comb_113 " "Elaborating entity \"alu_mips\" for hierarchy \"alu_mips:comb_113\"" {  } { { "single_cycle_process.v" "comb_113" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227225 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt alu_mips.v(17) " "Verilog HDL Always Construct warning at alu_mips.v(17): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_mips.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/alu_mips.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608716227229 "|single_cycle_process|alu_mips:comb_113"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_mips.v(22) " "Verilog HDL assignment warning at alu_mips.v(22): truncated value with size 32 to match size of target (1)" {  } { { "alu_mips.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/alu_mips.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608716227229 "|single_cycle_process|alu_mips:comb_113"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:comb_114 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:comb_114\"" {  } { { "single_cycle_process.v" "comb_114" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227235 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx data_memory.v(16) " "Verilog HDL Always Construct warning at data_memory.v(16): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/data_memory.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608716227245 "|single_cycle_process|data_memory:comb_114"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_pc update_pc:comb_157 " "Elaborating entity \"update_pc\" for hierarchy \"update_pc:comb_157\"" {  } { { "single_cycle_process.v" "comb_157" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:comb_158 " "Elaborating entity \"seg\" for hierarchy \"seg:comb_158\"" {  } { { "single_cycle_process.v" "comb_158" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd seg:comb_158\|bin2bcd:comb_3 " "Elaborating entity \"bin2bcd\" for hierarchy \"seg:comb_158\|bin2bcd:comb_3\"" {  } { { "seg.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(11) " "Verilog HDL assignment warning at bin2bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608716227272 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(12) " "Verilog HDL assignment warning at bin2bcd.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608716227272 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(13) " "Verilog HDL assignment warning at bin2bcd.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608716227272 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(14) " "Verilog HDL assignment warning at bin2bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608716227272 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(15) " "Verilog HDL assignment warning at bin2bcd.v(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608716227272 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_digit seg:comb_158\|seg_digit:comb_80 " "Elaborating entity \"seg_digit\" for hierarchy \"seg:comb_158\|seg_digit:comb_80\"" {  } { { "seg.v" "comb_80" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716227277 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_memory:comb_111\|reg_mem " "RAM logic \"register_memory:comb_111\|reg_mem\" is uninferred due to asynchronous read logic" {  } { { "register_memory.v" "reg_mem" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/register_memory.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608716228059 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608716228059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608716234915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608716240407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/SingleCycleProcess/output_files/single_cycle_process.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/SingleCycleProcess/output_files/single_cycle_process.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716240552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608716240911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608716240911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1283 " "Implemented 1283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608716241202 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608716241202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1239 " "Implemented 1239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608716241202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608716241202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608716241269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 18:37:21 2020 " "Processing ended: Wed Dec 23 18:37:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608716241269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608716241269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608716241269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608716241269 ""}
