// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Mon Dec 22 17:10:17 2025
// Host        : DESKTOP-OO0S615 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/IEP/Day_2_FX/Day_2_FX.gen/sources_1/bd/design_1/ip/design_1_matrixmul_FXP_0_0/design_1_matrixmul_FXP_0_0_sim_netlist.v
// Design      : design_1_matrixmul_FXP_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_matrixmul_FXP_0_0,matrixmul_FXP,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matrixmul_FXP,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_matrixmul_FXP_0_0
   (ap_clk,
    ap_rst_n,
    in_AB_TVALID,
    in_AB_TREADY,
    in_AB_TDATA,
    in_AB_TLAST,
    in_AB_TKEEP,
    in_AB_TSTRB,
    out_C_TVALID,
    out_C_TREADY,
    out_C_TDATA,
    out_C_TLAST,
    out_C_TKEEP,
    out_C_TSTRB);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_AB:out_C, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_AB TVALID" *) input in_AB_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_AB TREADY" *) output in_AB_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_AB TDATA" *) input [31:0]in_AB_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_AB TLAST" *) input [0:0]in_AB_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_AB TKEEP" *) input [3:0]in_AB_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_AB TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_AB, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [3:0]in_AB_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TVALID" *) output out_C_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TREADY" *) input out_C_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TDATA" *) output [31:0]out_C_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TLAST" *) output [0:0]out_C_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TKEEP" *) output [3:0]out_C_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_C, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [3:0]out_C_TSTRB;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in_AB_TDATA;
  wire in_AB_TREADY;
  wire in_AB_TVALID;
  wire [31:0]out_C_TDATA;
  wire [0:0]out_C_TLAST;
  wire out_C_TREADY;
  wire out_C_TVALID;
  wire [3:0]NLW_inst_out_C_TKEEP_UNCONNECTED;
  wire [3:0]NLW_inst_out_C_TSTRB_UNCONNECTED;

  assign out_C_TKEEP[3] = \<const1> ;
  assign out_C_TKEEP[2] = \<const1> ;
  assign out_C_TKEEP[1] = \<const1> ;
  assign out_C_TKEEP[0] = \<const1> ;
  assign out_C_TSTRB[3] = \<const0> ;
  assign out_C_TSTRB[2] = \<const0> ;
  assign out_C_TSTRB[1] = \<const0> ;
  assign out_C_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "11'b00000000001" *) 
  (* ap_ST_fsm_state10 = "11'b01000000000" *) 
  (* ap_ST_fsm_state11 = "11'b10000000000" *) 
  (* ap_ST_fsm_state2 = "11'b00000000010" *) 
  (* ap_ST_fsm_state3 = "11'b00000000100" *) 
  (* ap_ST_fsm_state4 = "11'b00000001000" *) 
  (* ap_ST_fsm_state5 = "11'b00000010000" *) 
  (* ap_ST_fsm_state6 = "11'b00000100000" *) 
  (* ap_ST_fsm_state7 = "11'b00001000000" *) 
  (* ap_ST_fsm_state8 = "11'b00010000000" *) 
  (* ap_ST_fsm_state9 = "11'b00100000000" *) 
  design_1_matrixmul_FXP_0_0_matrixmul_FXP inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_AB_TDATA(in_AB_TDATA),
        .in_AB_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .in_AB_TLAST(1'b0),
        .in_AB_TREADY(in_AB_TREADY),
        .in_AB_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .in_AB_TVALID(in_AB_TVALID),
        .out_C_TDATA(out_C_TDATA),
        .out_C_TKEEP(NLW_inst_out_C_TKEEP_UNCONNECTED[3:0]),
        .out_C_TLAST(out_C_TLAST),
        .out_C_TREADY(out_C_TREADY),
        .out_C_TSTRB(NLW_inst_out_C_TSTRB_UNCONNECTED[3:0]),
        .out_C_TVALID(out_C_TVALID));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP" *) (* ap_ST_fsm_state1 = "11'b00000000001" *) (* ap_ST_fsm_state10 = "11'b01000000000" *) 
(* ap_ST_fsm_state11 = "11'b10000000000" *) (* ap_ST_fsm_state2 = "11'b00000000010" *) (* ap_ST_fsm_state3 = "11'b00000000100" *) 
(* ap_ST_fsm_state4 = "11'b00000001000" *) (* ap_ST_fsm_state5 = "11'b00000010000" *) (* ap_ST_fsm_state6 = "11'b00000100000" *) 
(* ap_ST_fsm_state7 = "11'b00001000000" *) (* ap_ST_fsm_state8 = "11'b00010000000" *) (* ap_ST_fsm_state9 = "11'b00100000000" *) 
(* hls_module = "yes" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP
   (ap_clk,
    ap_rst_n,
    in_AB_TDATA,
    in_AB_TVALID,
    in_AB_TREADY,
    in_AB_TKEEP,
    in_AB_TSTRB,
    in_AB_TLAST,
    out_C_TDATA,
    out_C_TVALID,
    out_C_TREADY,
    out_C_TKEEP,
    out_C_TSTRB,
    out_C_TLAST);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in_AB_TDATA;
  input in_AB_TVALID;
  output in_AB_TREADY;
  input [3:0]in_AB_TKEEP;
  input [3:0]in_AB_TSTRB;
  input [0:0]in_AB_TLAST;
  output [31:0]out_C_TDATA;
  output out_C_TVALID;
  input out_C_TREADY;
  output [3:0]out_C_TKEEP;
  output [3:0]out_C_TSTRB;
  output [0:0]out_C_TLAST;

  wire \<const0> ;
  wire and_ln616_reg_568;
  wire and_ln616_reg_568_1;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_3;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fpext_32ns_64_2_no_dsp_1_U42_n_0;
  wire grp_fu_108_ce;
  wire [63:0]grp_fu_108_p1;
  wire grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  wire [8:2]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0;
  wire [8:3]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address1;
  wire [8:2]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address2;
  wire [8:1]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address3;
  wire [8:2]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address4;
  wire [8:2]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address6;
  wire [8:3]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address8;
  wire [7:2]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1;
  wire [6:4]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address2;
  wire [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3;
  wire [7:4]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address4;
  wire [7:3]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address5;
  wire [8:3]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6;
  wire [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7;
  wire [6:2]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address8;
  wire [5:3]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address9;
  wire grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_n_127;
  wire [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0;
  wire [23:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_d0;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
  wire [3:1]grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0;
  wire [23:0]grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_d0;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_17;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_2;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_5;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
  wire [8:0]grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_input_B_V_address0;
  wire [23:0]grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_input_B_V_d0;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_2;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_5;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_8;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_1;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_10;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_11;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_12;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_13;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_14;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_15;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_16;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_17;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_18;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_19;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_20;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_21;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_22;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_23;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_35;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_64;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_65;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_7;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_8;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_9;
  wire [27:23]grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TDATA;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST;
  wire icmp_ln1136_reg_675_pp0_iter5_reg;
  wire icmp_ln606_reg_538_pp0_iter2_reg;
  wire icmp_ln606_reg_538_pp0_iter2_reg_2;
  wire [31:0]in_AB_TDATA;
  wire [31:0]in_AB_TDATA_int_regslice;
  wire in_AB_TREADY;
  wire in_AB_TVALID;
  wire [8:0]input_A_V_address0;
  wire input_A_V_ce0;
  wire [23:0]input_A_V_q0;
  wire [23:0]input_A_V_q1;
  wire [23:0]input_A_V_q2;
  wire [23:0]input_A_V_q3;
  wire [23:0]input_A_V_q4;
  wire [23:0]input_A_V_q5;
  wire [23:0]input_A_V_q6;
  wire [23:0]input_A_V_q7;
  wire [23:0]input_A_V_q8;
  wire [23:0]input_A_V_q9;
  wire input_A_V_we0;
  wire input_B_V_U_n_0;
  wire input_B_V_U_n_1;
  wire input_B_V_U_n_100;
  wire input_B_V_U_n_101;
  wire input_B_V_U_n_102;
  wire input_B_V_U_n_127;
  wire input_B_V_U_n_128;
  wire input_B_V_U_n_129;
  wire input_B_V_U_n_130;
  wire input_B_V_U_n_131;
  wire input_B_V_U_n_132;
  wire input_B_V_U_n_133;
  wire input_B_V_U_n_134;
  wire input_B_V_U_n_135;
  wire input_B_V_U_n_136;
  wire input_B_V_U_n_137;
  wire input_B_V_U_n_138;
  wire input_B_V_U_n_139;
  wire input_B_V_U_n_140;
  wire input_B_V_U_n_141;
  wire input_B_V_U_n_142;
  wire input_B_V_U_n_143;
  wire input_B_V_U_n_144;
  wire input_B_V_U_n_145;
  wire input_B_V_U_n_146;
  wire input_B_V_U_n_147;
  wire input_B_V_U_n_148;
  wire input_B_V_U_n_149;
  wire input_B_V_U_n_150;
  wire input_B_V_U_n_151;
  wire input_B_V_U_n_152;
  wire input_B_V_U_n_153;
  wire input_B_V_U_n_154;
  wire input_B_V_U_n_155;
  wire input_B_V_U_n_156;
  wire input_B_V_U_n_157;
  wire input_B_V_U_n_158;
  wire input_B_V_U_n_159;
  wire input_B_V_U_n_160;
  wire input_B_V_U_n_161;
  wire input_B_V_U_n_162;
  wire input_B_V_U_n_163;
  wire input_B_V_U_n_164;
  wire input_B_V_U_n_165;
  wire input_B_V_U_n_166;
  wire input_B_V_U_n_167;
  wire input_B_V_U_n_168;
  wire input_B_V_U_n_169;
  wire input_B_V_U_n_170;
  wire input_B_V_U_n_171;
  wire input_B_V_U_n_172;
  wire input_B_V_U_n_173;
  wire input_B_V_U_n_174;
  wire input_B_V_U_n_199;
  wire input_B_V_U_n_2;
  wire input_B_V_U_n_200;
  wire input_B_V_U_n_201;
  wire input_B_V_U_n_202;
  wire input_B_V_U_n_203;
  wire input_B_V_U_n_204;
  wire input_B_V_U_n_205;
  wire input_B_V_U_n_206;
  wire input_B_V_U_n_207;
  wire input_B_V_U_n_208;
  wire input_B_V_U_n_209;
  wire input_B_V_U_n_210;
  wire input_B_V_U_n_211;
  wire input_B_V_U_n_212;
  wire input_B_V_U_n_213;
  wire input_B_V_U_n_214;
  wire input_B_V_U_n_215;
  wire input_B_V_U_n_216;
  wire input_B_V_U_n_217;
  wire input_B_V_U_n_218;
  wire input_B_V_U_n_219;
  wire input_B_V_U_n_220;
  wire input_B_V_U_n_221;
  wire input_B_V_U_n_222;
  wire input_B_V_U_n_247;
  wire input_B_V_U_n_248;
  wire input_B_V_U_n_249;
  wire input_B_V_U_n_250;
  wire input_B_V_U_n_251;
  wire input_B_V_U_n_252;
  wire input_B_V_U_n_253;
  wire input_B_V_U_n_254;
  wire input_B_V_U_n_255;
  wire input_B_V_U_n_256;
  wire input_B_V_U_n_257;
  wire input_B_V_U_n_258;
  wire input_B_V_U_n_259;
  wire input_B_V_U_n_260;
  wire input_B_V_U_n_261;
  wire input_B_V_U_n_262;
  wire input_B_V_U_n_263;
  wire input_B_V_U_n_264;
  wire input_B_V_U_n_265;
  wire input_B_V_U_n_266;
  wire input_B_V_U_n_267;
  wire input_B_V_U_n_268;
  wire input_B_V_U_n_269;
  wire input_B_V_U_n_270;
  wire input_B_V_U_n_295;
  wire input_B_V_U_n_296;
  wire input_B_V_U_n_297;
  wire input_B_V_U_n_298;
  wire input_B_V_U_n_299;
  wire input_B_V_U_n_3;
  wire input_B_V_U_n_300;
  wire input_B_V_U_n_301;
  wire input_B_V_U_n_302;
  wire input_B_V_U_n_303;
  wire input_B_V_U_n_304;
  wire input_B_V_U_n_305;
  wire input_B_V_U_n_306;
  wire input_B_V_U_n_307;
  wire input_B_V_U_n_308;
  wire input_B_V_U_n_309;
  wire input_B_V_U_n_31;
  wire input_B_V_U_n_310;
  wire input_B_V_U_n_311;
  wire input_B_V_U_n_32;
  wire input_B_V_U_n_33;
  wire input_B_V_U_n_34;
  wire input_B_V_U_n_35;
  wire input_B_V_U_n_36;
  wire input_B_V_U_n_37;
  wire input_B_V_U_n_38;
  wire input_B_V_U_n_39;
  wire input_B_V_U_n_4;
  wire input_B_V_U_n_40;
  wire input_B_V_U_n_41;
  wire input_B_V_U_n_42;
  wire input_B_V_U_n_43;
  wire input_B_V_U_n_44;
  wire input_B_V_U_n_45;
  wire input_B_V_U_n_46;
  wire input_B_V_U_n_47;
  wire input_B_V_U_n_48;
  wire input_B_V_U_n_49;
  wire input_B_V_U_n_5;
  wire input_B_V_U_n_50;
  wire input_B_V_U_n_51;
  wire input_B_V_U_n_52;
  wire input_B_V_U_n_53;
  wire input_B_V_U_n_54;
  wire input_B_V_U_n_6;
  wire input_B_V_U_n_79;
  wire input_B_V_U_n_80;
  wire input_B_V_U_n_81;
  wire input_B_V_U_n_82;
  wire input_B_V_U_n_83;
  wire input_B_V_U_n_84;
  wire input_B_V_U_n_85;
  wire input_B_V_U_n_86;
  wire input_B_V_U_n_87;
  wire input_B_V_U_n_88;
  wire input_B_V_U_n_89;
  wire input_B_V_U_n_90;
  wire input_B_V_U_n_91;
  wire input_B_V_U_n_92;
  wire input_B_V_U_n_93;
  wire input_B_V_U_n_94;
  wire input_B_V_U_n_95;
  wire input_B_V_U_n_96;
  wire input_B_V_U_n_97;
  wire input_B_V_U_n_98;
  wire input_B_V_U_n_99;
  wire [8:0]input_B_V_address0;
  wire input_B_V_ce0;
  wire input_B_V_ce3;
  wire input_B_V_ce7;
  wire [23:0]input_B_V_q0;
  wire [23:0]input_B_V_q1;
  wire [23:0]input_B_V_q2;
  wire [23:0]input_B_V_q7;
  wire [23:0]input_B_V_q8;
  wire [23:0]input_B_V_q9;
  wire input_B_V_we0;
  wire [4:0]l_fu_372_p3;
  wire [22:0]m_4_reg_719;
  wire [31:0]\^out_C_TDATA ;
  wire [0:0]out_C_TLAST;
  wire out_C_TREADY;
  wire out_C_TREADY_int_regslice;
  wire out_C_TVALID;
  wire output_C_V_U_n_2;
  wire output_C_V_U_n_33;
  wire output_C_V_U_n_34;
  wire output_C_V_U_n_35;
  wire output_C_V_U_n_36;
  wire output_C_V_U_n_37;
  wire output_C_V_U_n_38;
  wire output_C_V_U_n_39;
  wire output_C_V_U_n_40;
  wire output_C_V_U_n_41;
  wire output_C_V_U_n_42;
  wire output_C_V_U_n_43;
  wire output_C_V_U_n_44;
  wire output_C_V_U_n_45;
  wire output_C_V_U_n_46;
  wire output_C_V_U_n_47;
  wire output_C_V_U_n_48;
  wire output_C_V_U_n_49;
  wire output_C_V_U_n_50;
  wire output_C_V_U_n_51;
  wire output_C_V_U_n_52;
  wire output_C_V_U_n_53;
  wire output_C_V_U_n_54;
  wire [8:0]output_C_V_address0;
  wire output_C_V_ce0;
  wire output_C_V_we0;
  wire [31:31]p_0_reg_513;
  wire [31:31]p_0_reg_513_0;
  wire p_Result_7_reg_669_pp0_iter5_reg;
  wire [23:0]p_Val2_s_reg_662;
  wire regslice_both_in_AB_V_data_V_U_n_0;
  wire regslice_both_in_AB_V_data_V_U_n_1;
  wire regslice_both_in_AB_V_data_V_U_n_11;
  wire regslice_both_in_AB_V_data_V_U_n_15;
  wire regslice_both_in_AB_V_data_V_U_n_16;
  wire regslice_both_in_AB_V_data_V_U_n_5;
  wire regslice_both_in_AB_V_data_V_U_n_6;
  wire regslice_both_in_AB_V_data_V_U_n_7;
  wire regslice_both_out_C_V_last_V_U_n_0;
  wire regslice_both_out_C_V_last_V_U_n_1;
  wire select_ln617_reg_5830;
  wire select_ln617_reg_5830_5;
  wire [0:0]sext_ln1244_fu_368_p1;
  wire [4:1]sub_ln1145_fu_380_p2;
  wire [22:1]tmp_V_fu_339_p2;

  assign out_C_TDATA[31:30] = \^out_C_TDATA [31:30];
  assign out_C_TDATA[29] = \^out_C_TDATA [28];
  assign out_C_TDATA[28:0] = \^out_C_TDATA [28:0];
  assign out_C_TKEEP[3] = \<const0> ;
  assign out_C_TKEEP[2] = \<const0> ;
  assign out_C_TKEEP[1] = \<const0> ;
  assign out_C_TKEEP[0] = \<const0> ;
  assign out_C_TSTRB[3] = \<const0> ;
  assign out_C_TSTRB[2] = \<const0> ;
  assign out_C_TSTRB[1] = \<const0> ;
  assign out_C_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state10),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_fpext_32ns_64_2_no_dsp_1 fpext_32ns_64_2_no_dsp_1_U42
       (.E(grp_fu_108_ce),
        .ap_clk(ap_clk),
        .din0(in_AB_TDATA_int_regslice),
        .\dout_r_reg[7]_0 (fpext_32ns_64_2_no_dsp_1_U42_n_0),
        .grp_fu_108_p1(grp_fu_108_p1));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2 grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88
       (.B({input_B_V_U_n_31,input_B_V_U_n_32,input_B_V_U_n_33,input_B_V_U_n_34,input_B_V_U_n_35,input_B_V_U_n_36,input_B_V_U_n_37,input_B_V_U_n_38,input_B_V_U_n_39,input_B_V_U_n_40,input_B_V_U_n_41,input_B_V_U_n_42,input_B_V_U_n_43,input_B_V_U_n_44,input_B_V_U_n_45,input_B_V_U_n_46,input_B_V_U_n_47}),
        .D(ap_NS_fsm[8:7]),
        .Q(ap_CS_fsm_pp0_stage1),
        .WEA(output_C_V_we0),
        .WEBWE(input_A_V_ce0),
        .add_ln1393_18_fu_1941_p2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_d0),
        .address0(input_A_V_address0[3:1]),
        .address1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address1),
        .address2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address2),
        .address3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address3),
        .address4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address4),
        .address5(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address4),
        .address7(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7[6:2]),
        .address8({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7[8],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address8,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7[1:0]}),
        .address9(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address9),
        .\ap_CS_fsm_reg[0]_0 (input_B_V_ce0),
        .\ap_CS_fsm_reg[6] (grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_n_127),
        .\ap_CS_fsm_reg[8] ({ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(input_B_V_address0),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce6(input_B_V_ce3),
        .ce9(input_B_V_ce7),
        .dout({input_B_V_U_n_79,input_B_V_U_n_80,input_B_V_U_n_81,input_B_V_U_n_82,input_B_V_U_n_83,input_B_V_U_n_84,input_B_V_U_n_85,input_B_V_U_n_86,input_B_V_U_n_87,input_B_V_U_n_88,input_B_V_U_n_89,input_B_V_U_n_90,input_B_V_U_n_91,input_B_V_U_n_92,input_B_V_U_n_93,input_B_V_U_n_94,input_B_V_U_n_95}),
        .dout_0({input_B_V_U_n_127,input_B_V_U_n_128,input_B_V_U_n_129,input_B_V_U_n_130,input_B_V_U_n_131,input_B_V_U_n_132,input_B_V_U_n_133,input_B_V_U_n_134,input_B_V_U_n_135,input_B_V_U_n_136,input_B_V_U_n_137,input_B_V_U_n_138,input_B_V_U_n_139,input_B_V_U_n_140,input_B_V_U_n_141,input_B_V_U_n_142,input_B_V_U_n_143}),
        .dout_1({input_B_V_U_n_151,input_B_V_U_n_152,input_B_V_U_n_153,input_B_V_U_n_154,input_B_V_U_n_155,input_B_V_U_n_156,input_B_V_U_n_157,input_B_V_U_n_158,input_B_V_U_n_159,input_B_V_U_n_160,input_B_V_U_n_161,input_B_V_U_n_162,input_B_V_U_n_163,input_B_V_U_n_164,input_B_V_U_n_165,input_B_V_U_n_166,input_B_V_U_n_167}),
        .dout_2({input_B_V_U_n_199,input_B_V_U_n_200,input_B_V_U_n_201,input_B_V_U_n_202,input_B_V_U_n_203,input_B_V_U_n_204,input_B_V_U_n_205,input_B_V_U_n_206,input_B_V_U_n_207,input_B_V_U_n_208,input_B_V_U_n_209,input_B_V_U_n_210,input_B_V_U_n_211,input_B_V_U_n_212,input_B_V_U_n_213,input_B_V_U_n_214,input_B_V_U_n_215}),
        .dout_3({input_B_V_U_n_247,input_B_V_U_n_248,input_B_V_U_n_249,input_B_V_U_n_250,input_B_V_U_n_251,input_B_V_U_n_252,input_B_V_U_n_253,input_B_V_U_n_254,input_B_V_U_n_255,input_B_V_U_n_256,input_B_V_U_n_257,input_B_V_U_n_258,input_B_V_U_n_259,input_B_V_U_n_260,input_B_V_U_n_261,input_B_V_U_n_262,input_B_V_U_n_263}),
        .dout_4({input_B_V_U_n_295,input_B_V_U_n_296,input_B_V_U_n_297,input_B_V_U_n_298,input_B_V_U_n_299,input_B_V_U_n_300,input_B_V_U_n_301,input_B_V_U_n_302,input_B_V_U_n_303,input_B_V_U_n_304,input_B_V_U_n_305,input_B_V_U_n_306,input_B_V_U_n_307,input_B_V_U_n_308,input_B_V_U_n_309,input_B_V_U_n_310,input_B_V_U_n_311}),
        .dout_5(input_A_V_q7),
        .dout__0({input_B_V_U_n_0,input_B_V_U_n_1,input_B_V_U_n_2,input_B_V_U_n_3,input_B_V_U_n_4,input_B_V_U_n_5,input_B_V_U_n_6}),
        .dout__0_0({input_B_V_U_n_48,input_B_V_U_n_49,input_B_V_U_n_50,input_B_V_U_n_51,input_B_V_U_n_52,input_B_V_U_n_53,input_B_V_U_n_54}),
        .dout__0_1({input_B_V_U_n_96,input_B_V_U_n_97,input_B_V_U_n_98,input_B_V_U_n_99,input_B_V_U_n_100,input_B_V_U_n_101,input_B_V_U_n_102}),
        .dout__0_10(input_B_V_q9),
        .dout__0_2({input_B_V_U_n_144,input_B_V_U_n_145,input_B_V_U_n_146,input_B_V_U_n_147,input_B_V_U_n_148,input_B_V_U_n_149,input_B_V_U_n_150}),
        .dout__0_3({input_B_V_U_n_168,input_B_V_U_n_169,input_B_V_U_n_170,input_B_V_U_n_171,input_B_V_U_n_172,input_B_V_U_n_173,input_B_V_U_n_174}),
        .dout__0_4({input_B_V_U_n_216,input_B_V_U_n_217,input_B_V_U_n_218,input_B_V_U_n_219,input_B_V_U_n_220,input_B_V_U_n_221,input_B_V_U_n_222}),
        .dout__0_5({input_B_V_U_n_264,input_B_V_U_n_265,input_B_V_U_n_266,input_B_V_U_n_267,input_B_V_U_n_268,input_B_V_U_n_269,input_B_V_U_n_270}),
        .dout__0_6(input_B_V_q0),
        .dout__0_7(input_B_V_q1),
        .dout__0_8(input_B_V_q2),
        .dout__0_9(input_B_V_q8),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[8:4],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[2]}),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0),
        .q0(input_A_V_q0),
        .q1(input_A_V_q1),
        .q2(input_A_V_q2),
        .q3(input_A_V_q3),
        .q4(input_A_V_q4),
        .q5(input_A_V_q5),
        .q6(input_A_V_q6),
        .q7(input_B_V_q7),
        .q8(input_A_V_q8),
        .q9(input_A_V_q9),
        .ram0_reg(input_B_V_we0),
        .ram0_reg_0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0),
        .ram0_reg_1(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_input_B_V_address0),
        .\select_ln96_2_reg_2006_reg[6]_0 (grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address2),
        .\select_ln96_2_reg_2006_reg[7]_0 (grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address8),
        .\select_ln96_2_reg_2006_reg[7]_1 (grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address6),
        .\select_ln96_reg_1997_reg[4]_0 (grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address5),
        .we0(input_A_V_we0));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_n_127),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2 grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62
       (.D(ap_NS_fsm[3:2]),
        .E(regslice_both_in_AB_V_data_V_U_n_15),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\add_ln83_1_reg_588_reg[3]_0 (grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0),
        .address0({input_A_V_address0[8:4],input_A_V_address0[0]}),
        .and_ln616_reg_568(and_ln616_reg_568),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(regslice_both_in_AB_V_data_V_U_n_1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_fu_108_p1(grp_fu_108_p1),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[8:4]),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_17),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .icmp_ln606_reg_538_pp0_iter2_reg(icmp_ln606_reg_538_pp0_iter2_reg),
        .\icmp_ln606_reg_538_reg[0]_0 (grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_2),
        .\icmp_ln606_reg_538_reg[0]_1 (fpext_32ns_64_2_no_dsp_1_U42_n_0),
        .\indvar_flatten_fu_106_reg[2]_0 (grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_5),
        .p_0_reg_513(p_0_reg_513),
        .\p_0_reg_513_reg[31]_0 (regslice_both_in_AB_V_data_V_U_n_0),
        .\select_ln606_reg_593_reg[23]_0 (grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_d0),
        .\select_ln617_reg_583_reg[23]_0 (select_ln617_reg_5830_5),
        .\sext_ln616_reg_573_reg[0]_0 (regslice_both_in_AB_V_data_V_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_17),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2 grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75
       (.D(ap_NS_fsm[6:5]),
        .E(regslice_both_in_AB_V_data_V_U_n_16),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\add_ln92_1_reg_588_reg[8]_0 (grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_input_B_V_address0),
        .and_ln616_reg_568(and_ln616_reg_568_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(regslice_both_in_AB_V_data_V_U_n_7),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_fu_108_p1(grp_fu_108_p1),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_8),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .icmp_ln606_reg_538_pp0_iter2_reg(icmp_ln606_reg_538_pp0_iter2_reg_2),
        .\icmp_ln606_reg_538_reg[0]_0 (grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_2),
        .\icmp_ln606_reg_538_reg[0]_1 (fpext_32ns_64_2_no_dsp_1_U42_n_0),
        .\indvar_flatten6_fu_106_reg[2]_0 (grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_5),
        .p_0_reg_513(p_0_reg_513_0),
        .\p_0_reg_513_reg[31]_0 (regslice_both_in_AB_V_data_V_U_n_6),
        .\select_ln606_reg_593_reg[23]_0 (grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_input_B_V_d0),
        .\select_ln617_reg_583_reg[23]_0 (select_ln617_reg_5830),
        .\sext_ln616_reg_573_reg[0]_0 (regslice_both_in_AB_V_data_V_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_8),
        .Q(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2 grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95
       (.ADDRARDADDR(output_C_V_address0),
        .\B_V_data_1_state_reg[0] (regslice_both_out_C_V_last_V_U_n_0),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_out_C_V_last_V_U_n_1),
        .D(ap_NS_fsm[9]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .ack_in(out_C_TREADY_int_regslice),
        .\ap_CS_fsm_reg[8] (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_35),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6_4),
        .ap_enable_reg_pp0_iter6_0(ap_enable_reg_pp0_iter6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_23),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST),
        .icmp_ln1136_reg_675_pp0_iter5_reg(icmp_ln1136_reg_675_pp0_iter5_reg),
        .\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TDATA),
        .\icmp_ln1136_reg_675_reg[0]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_1),
        .\icmp_ln1136_reg_675_reg[0]_1 (output_C_V_U_n_2),
        .l_fu_372_p3(l_fu_372_p3),
        .\m_4_reg_719_reg[22]_0 (m_4_reg_719),
        .out_C_TREADY(out_C_TREADY),
        .output_C_V_ce0(output_C_V_ce0),
        .\p_Result_5_reg_724_reg[0]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_64),
        .p_Result_7_reg_669_pp0_iter5_reg(p_Result_7_reg_669_pp0_iter5_reg),
        .p_Val2_s_reg_662({p_Val2_s_reg_662[23],p_Val2_s_reg_662[0]}),
        .ram_reg(ap_CS_fsm_pp0_stage1),
        .sub_ln1145_fu_380_p2(sub_ln1145_fu_380_p2),
        .\sub_ln1145_reg_687[2]_i_3_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_12),
        .\tmp_V_2_reg_680_reg[12]_i_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_7),
        .\tmp_V_2_reg_680_reg[16]_i_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_9),
        .\tmp_V_2_reg_680_reg[16]_i_2_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_14),
        .\tmp_V_2_reg_680_reg[16]_i_2_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_20),
        .\tmp_V_2_reg_680_reg[16]_i_2_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_22),
        .\tmp_V_2_reg_680_reg[20]_i_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_15),
        .\tmp_V_2_reg_680_reg[20]_i_2_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_16),
        .\tmp_V_2_reg_680_reg[20]_i_2_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_21),
        .\tmp_V_2_reg_680_reg[23]_0 ({sext_ln1244_fu_368_p1,output_C_V_U_n_33,output_C_V_U_n_34,output_C_V_U_n_35,output_C_V_U_n_36,output_C_V_U_n_37,output_C_V_U_n_38,output_C_V_U_n_39,output_C_V_U_n_40,output_C_V_U_n_41,output_C_V_U_n_42,output_C_V_U_n_43,output_C_V_U_n_44,output_C_V_U_n_45,output_C_V_U_n_46,output_C_V_U_n_47,output_C_V_U_n_48,output_C_V_U_n_49,output_C_V_U_n_50,output_C_V_U_n_51,output_C_V_U_n_52,output_C_V_U_n_53,output_C_V_U_n_54}),
        .\tmp_V_2_reg_680_reg[23]_i_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_13),
        .\tmp_V_2_reg_680_reg[4]_i_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_18),
        .\tmp_V_2_reg_680_reg[4]_i_2_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_19),
        .\tmp_V_2_reg_680_reg[8]_i_2 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_10),
        .\tmp_V_2_reg_680_reg[8]_i_2_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_11),
        .\tmp_V_2_reg_680_reg[8]_i_2_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_17),
        .tmp_V_fu_339_p2({tmp_V_fu_339_p2[22:16],tmp_V_fu_339_p2[14:8],tmp_V_fu_339_p2[6:1]}),
        .\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_5_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_8),
        .\trunc_ln1144_reg_704_pp0_iter5_reg_reg[4]__0_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_65));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_35),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W input_A_V_U
       (.WEBWE(input_A_V_ce0),
        .address0(input_A_V_address0),
        .address1({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address1,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[2],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]}),
        .address2({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address2,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[7]}),
        .address3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address3),
        .address5(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address4),
        .address7(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address6),
        .address9(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address8),
        .ap_clk(ap_clk),
        .ce6(input_B_V_ce3),
        .d0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_d0),
        .q0(input_A_V_q0),
        .q1(input_A_V_q1),
        .q2(input_A_V_q2),
        .q3(input_A_V_q3),
        .q4(input_A_V_q4),
        .q5(input_A_V_q5),
        .q6(input_A_V_q6),
        .q7(input_A_V_q7),
        .q8(input_A_V_q8),
        .q9(input_A_V_q9),
        .we0(input_A_V_we0));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W_0 input_B_V_U
       (.B({input_B_V_U_n_31,input_B_V_U_n_32,input_B_V_U_n_33,input_B_V_U_n_34,input_B_V_U_n_35,input_B_V_U_n_36,input_B_V_U_n_37,input_B_V_U_n_38,input_B_V_U_n_39,input_B_V_U_n_40,input_B_V_U_n_41,input_B_V_U_n_42,input_B_V_U_n_43,input_B_V_U_n_44,input_B_V_U_n_45,input_B_V_U_n_46,input_B_V_U_n_47}),
        .Q(ap_CS_fsm_pp0_stage1),
        .address0(input_B_V_address0),
        .address1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1),
        .address2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address2),
        .address3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[7:3]),
        .address4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address4),
        .address5({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address5,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[2:0]}),
        .address6(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6),
        .address7(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7[6:2]),
        .address8({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7[8],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address8,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address7[1:0]}),
        .address9(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address9),
        .ap_clk(ap_clk),
        .ce6(input_B_V_ce3),
        .ce9(input_B_V_ce7),
        .d0(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_input_B_V_d0),
        .q0(input_B_V_q0),
        .q1(input_B_V_q1),
        .q2(input_B_V_q2),
        .q7(input_B_V_q7),
        .q8(input_B_V_q8),
        .q9(input_B_V_q9),
        .ram0_reg_0({input_B_V_U_n_0,input_B_V_U_n_1,input_B_V_U_n_2,input_B_V_U_n_3,input_B_V_U_n_4,input_B_V_U_n_5,input_B_V_U_n_6}),
        .ram0_reg_1({input_B_V_U_n_48,input_B_V_U_n_49,input_B_V_U_n_50,input_B_V_U_n_51,input_B_V_U_n_52,input_B_V_U_n_53,input_B_V_U_n_54}),
        .ram0_reg_2({input_B_V_U_n_79,input_B_V_U_n_80,input_B_V_U_n_81,input_B_V_U_n_82,input_B_V_U_n_83,input_B_V_U_n_84,input_B_V_U_n_85,input_B_V_U_n_86,input_B_V_U_n_87,input_B_V_U_n_88,input_B_V_U_n_89,input_B_V_U_n_90,input_B_V_U_n_91,input_B_V_U_n_92,input_B_V_U_n_93,input_B_V_U_n_94,input_B_V_U_n_95}),
        .ram0_reg_3(input_B_V_ce0),
        .ram1_reg_0({input_B_V_U_n_96,input_B_V_U_n_97,input_B_V_U_n_98,input_B_V_U_n_99,input_B_V_U_n_100,input_B_V_U_n_101,input_B_V_U_n_102}),
        .ram1_reg_1({input_B_V_U_n_127,input_B_V_U_n_128,input_B_V_U_n_129,input_B_V_U_n_130,input_B_V_U_n_131,input_B_V_U_n_132,input_B_V_U_n_133,input_B_V_U_n_134,input_B_V_U_n_135,input_B_V_U_n_136,input_B_V_U_n_137,input_B_V_U_n_138,input_B_V_U_n_139,input_B_V_U_n_140,input_B_V_U_n_141,input_B_V_U_n_142,input_B_V_U_n_143}),
        .ram2_reg_0({input_B_V_U_n_144,input_B_V_U_n_145,input_B_V_U_n_146,input_B_V_U_n_147,input_B_V_U_n_148,input_B_V_U_n_149,input_B_V_U_n_150}),
        .ram2_reg_1({input_B_V_U_n_151,input_B_V_U_n_152,input_B_V_U_n_153,input_B_V_U_n_154,input_B_V_U_n_155,input_B_V_U_n_156,input_B_V_U_n_157,input_B_V_U_n_158,input_B_V_U_n_159,input_B_V_U_n_160,input_B_V_U_n_161,input_B_V_U_n_162,input_B_V_U_n_163,input_B_V_U_n_164,input_B_V_U_n_165,input_B_V_U_n_166,input_B_V_U_n_167}),
        .ram3_reg_0({input_B_V_U_n_168,input_B_V_U_n_169,input_B_V_U_n_170,input_B_V_U_n_171,input_B_V_U_n_172,input_B_V_U_n_173,input_B_V_U_n_174}),
        .ram3_reg_1({input_B_V_U_n_199,input_B_V_U_n_200,input_B_V_U_n_201,input_B_V_U_n_202,input_B_V_U_n_203,input_B_V_U_n_204,input_B_V_U_n_205,input_B_V_U_n_206,input_B_V_U_n_207,input_B_V_U_n_208,input_B_V_U_n_209,input_B_V_U_n_210,input_B_V_U_n_211,input_B_V_U_n_212,input_B_V_U_n_213,input_B_V_U_n_214,input_B_V_U_n_215}),
        .ram4_reg_0({input_B_V_U_n_216,input_B_V_U_n_217,input_B_V_U_n_218,input_B_V_U_n_219,input_B_V_U_n_220,input_B_V_U_n_221,input_B_V_U_n_222}),
        .ram4_reg_1({input_B_V_U_n_247,input_B_V_U_n_248,input_B_V_U_n_249,input_B_V_U_n_250,input_B_V_U_n_251,input_B_V_U_n_252,input_B_V_U_n_253,input_B_V_U_n_254,input_B_V_U_n_255,input_B_V_U_n_256,input_B_V_U_n_257,input_B_V_U_n_258,input_B_V_U_n_259,input_B_V_U_n_260,input_B_V_U_n_261,input_B_V_U_n_262,input_B_V_U_n_263}),
        .ram5_reg_0({input_B_V_U_n_264,input_B_V_U_n_265,input_B_V_U_n_266,input_B_V_U_n_267,input_B_V_U_n_268,input_B_V_U_n_269,input_B_V_U_n_270}),
        .ram5_reg_1({input_B_V_U_n_295,input_B_V_U_n_296,input_B_V_U_n_297,input_B_V_U_n_298,input_B_V_U_n_299,input_B_V_U_n_300,input_B_V_U_n_301,input_B_V_U_n_302,input_B_V_U_n_303,input_B_V_U_n_304,input_B_V_U_n_305,input_B_V_U_n_306,input_B_V_U_n_307,input_B_V_U_n_308,input_B_V_U_n_309,input_B_V_U_n_310,input_B_V_U_n_311}),
        .we0(input_B_V_we0));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_output_C_V_RAM_AUTO_1R1W output_C_V_U
       (.ADDRARDADDR(output_C_V_address0),
        .WEA(output_C_V_we0),
        .add_ln1393_18_fu_1941_p2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_d0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln1136_reg_675_reg[0] (output_C_V_U_n_2),
        .\icmp_ln1136_reg_675_reg[0]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_1),
        .l_fu_372_p3(l_fu_372_p3),
        .output_C_V_ce0(output_C_V_ce0),
        .ram_reg_0({p_Val2_s_reg_662[23],p_Val2_s_reg_662[0]}),
        .ram_reg_1({tmp_V_fu_339_p2[22:16],tmp_V_fu_339_p2[14:8],tmp_V_fu_339_p2[6:1]}),
        .ram_reg_2({sext_ln1244_fu_368_p1,output_C_V_U_n_33,output_C_V_U_n_34,output_C_V_U_n_35,output_C_V_U_n_36,output_C_V_U_n_37,output_C_V_U_n_38,output_C_V_U_n_39,output_C_V_U_n_40,output_C_V_U_n_41,output_C_V_U_n_42,output_C_V_U_n_43,output_C_V_U_n_44,output_C_V_U_n_45,output_C_V_U_n_46,output_C_V_U_n_47,output_C_V_U_n_48,output_C_V_U_n_49,output_C_V_U_n_50,output_C_V_U_n_51,output_C_V_U_n_52,output_C_V_U_n_53,output_C_V_U_n_54}),
        .sub_ln1145_fu_380_p2(sub_ln1145_fu_380_p2),
        .\sub_ln1145_reg_687[1]_i_5_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_17),
        .\sub_ln1145_reg_687_reg[1] (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_22),
        .\sub_ln1145_reg_687_reg[2] (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_13),
        .\sub_ln1145_reg_687_reg[2]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_10),
        .\sub_ln1145_reg_687_reg[2]_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_18),
        .\sub_ln1145_reg_687_reg[4] (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_12),
        .\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_1_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_7),
        .\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_16),
        .\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_15),
        .\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_14),
        .\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_11),
        .\trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_19),
        .\trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_9),
        .\trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_8),
        .\trunc_ln1144_reg_704_reg[0] (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_21),
        .\trunc_ln1144_reg_704_reg[0]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_20));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_regslice_both regslice_both_in_AB_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 (regslice_both_in_AB_V_data_V_U_n_0),
        .\B_V_data_1_payload_B_reg[31]_1 (regslice_both_in_AB_V_data_V_U_n_6),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_in_AB_V_data_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_in_AB_V_data_V_U_n_7),
        .E(regslice_both_in_AB_V_data_V_U_n_15),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .ack_in(in_AB_TREADY),
        .and_ln616_reg_568(and_ln616_reg_568),
        .and_ln616_reg_568_1(and_ln616_reg_568_1),
        .\and_ln616_reg_568_reg[0] (select_ln617_reg_5830_5),
        .\and_ln616_reg_568_reg[0]_0 (select_ln617_reg_5830),
        .\ap_CS_fsm_reg[5] (grp_fu_108_ce),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_2(ap_enable_reg_pp0_iter5_3),
        .ap_enable_reg_pp0_iter5_reg(input_B_V_we0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din0(in_AB_TDATA_int_regslice),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .icmp_ln606_reg_538_pp0_iter2_reg(icmp_ln606_reg_538_pp0_iter2_reg),
        .icmp_ln606_reg_538_pp0_iter2_reg_3(icmp_ln606_reg_538_pp0_iter2_reg_2),
        .\icmp_ln606_reg_538_pp0_iter2_reg_reg[0] (regslice_both_in_AB_V_data_V_U_n_5),
        .\icmp_ln606_reg_538_pp0_iter2_reg_reg[0]_0 (regslice_both_in_AB_V_data_V_U_n_11),
        .\icmp_ln606_reg_538_reg[0] (regslice_both_in_AB_V_data_V_U_n_16),
        .in_AB_TDATA(in_AB_TDATA),
        .in_AB_TVALID(in_AB_TVALID),
        .p_0_reg_513(p_0_reg_513),
        .p_0_reg_513_0(p_0_reg_513_0),
        .\p_0_reg_513_reg[31] (grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_5),
        .\p_0_reg_513_reg[31]_0 (grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_5),
        .\trunc_ln618_reg_562_reg[0] (grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_n_2),
        .\trunc_ln618_reg_562_reg[0]_0 (grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_n_2),
        .we0(input_A_V_we0));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_regslice_both_1 regslice_both_out_C_V_data_V_U
       (.\B_V_data_1_payload_A_reg[22]_0 (m_4_reg_719),
        .\B_V_data_1_payload_A_reg[27]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TDATA),
        .\B_V_data_1_payload_A_reg[29]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_65),
        .\B_V_data_1_payload_A_reg[30]_0 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_64),
        .\B_V_data_1_state_reg[0]_0 (out_C_TVALID),
        .D(ap_NS_fsm[10]),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .ack_in(out_C_TREADY_int_regslice),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done),
        .icmp_ln1136_reg_675_pp0_iter5_reg(icmp_ln1136_reg_675_pp0_iter5_reg),
        .out_C_TDATA({\^out_C_TDATA [31:30],\^out_C_TDATA [28:0]}),
        .out_C_TREADY(out_C_TREADY),
        .p_Result_7_reg_669_pp0_iter5_reg(p_Result_7_reg_669_pp0_iter5_reg));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_regslice_both__parameterized1 regslice_both_out_C_V_last_V_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_out_C_V_last_V_U_n_1),
        .\B_V_data_1_state_reg[0]_1 (grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_n_23),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_out_C_V_last_V_U_n_0),
        .Q(ap_CS_fsm_state10),
        .ack_in(out_C_TREADY_int_regslice),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST),
        .out_C_TLAST(out_C_TLAST),
        .out_C_TREADY(out_C_TREADY));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_flow_control_loop_pipe_sequential_init" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init
   (E,
    add_ln111_fu_301_p2,
    add_ln109_1_fu_193_p2,
    D,
    local_write_last_V_fu_295_p2,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done,
    ap_enable_reg_pp0_iter6_reg,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0,
    ap_rst_n_0,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[8] ,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter6_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg,
    \row_fu_130_reg[4] ,
    Q,
    ack_in,
    \col_fu_126_reg[2] ,
    \col_fu_126_reg[2]_0 ,
    \col_fu_126_reg[2]_1 ,
    \col_fu_126_reg[2]_2 ,
    \col_fu_126_reg[2]_3 ,
    indvar_flatten41_fu_134,
    \indvar_flatten41_fu_134_reg[7] ,
    \indvar_flatten41_fu_134_reg[8] ,
    \add_ln1136_1_reg_647_reg[8] ,
    \local_write_last_V_reg_652_reg[0] ,
    \add_ln1136_1_reg_647_reg[4] ,
    \local_write_last_V_reg_652_reg[0]_0 ,
    \add_ln1136_1_reg_647_reg[8]_0 ,
    \add_ln1136_1_reg_647_reg[8]_1 ,
    \add_ln1136_1_reg_647_reg[4]_0 ,
    \local_write_last_V_reg_652_reg[0]_1 ,
    \local_write_last_V_reg_652_reg[0]_2 ,
    ap_loop_exit_ready_pp0_iter5_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1);
  output [0:0]E;
  output [4:0]add_ln111_fu_301_p2;
  output [8:0]add_ln109_1_fu_193_p2;
  output [8:0]D;
  output local_write_last_V_fu_295_p2;
  output grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  output ap_enable_reg_pp0_iter6_reg;
  output [0:0]ap_loop_exit_ready_pp0_iter5_reg_reg__0;
  output ap_rst_n_0;
  output ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[8] ;
  output ap_loop_init_int_reg_1;
  output ap_enable_reg_pp0_iter6_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg;
  input grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;
  input \row_fu_130_reg[4] ;
  input [1:0]Q;
  input ack_in;
  input \col_fu_126_reg[2] ;
  input \col_fu_126_reg[2]_0 ;
  input \col_fu_126_reg[2]_1 ;
  input \col_fu_126_reg[2]_2 ;
  input \col_fu_126_reg[2]_3 ;
  input [8:0]indvar_flatten41_fu_134;
  input \indvar_flatten41_fu_134_reg[7] ;
  input \indvar_flatten41_fu_134_reg[8] ;
  input \add_ln1136_1_reg_647_reg[8] ;
  input \local_write_last_V_reg_652_reg[0] ;
  input \add_ln1136_1_reg_647_reg[4] ;
  input \local_write_last_V_reg_652_reg[0]_0 ;
  input \add_ln1136_1_reg_647_reg[8]_0 ;
  input \add_ln1136_1_reg_647_reg[8]_1 ;
  input \add_ln1136_1_reg_647_reg[4]_0 ;
  input \local_write_last_V_reg_652_reg[0]_1 ;
  input \local_write_last_V_reg_652_reg[0]_2 ;
  input ap_loop_exit_ready_pp0_iter5_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;

  wire [8:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ack_in;
  wire [8:0]add_ln109_1_fu_193_p2;
  wire [4:0]add_ln111_fu_301_p2;
  wire \add_ln1136_1_reg_647[4]_i_2_n_0 ;
  wire \add_ln1136_1_reg_647[4]_i_5_n_0 ;
  wire \add_ln1136_1_reg_647[4]_i_6_n_0 ;
  wire \add_ln1136_1_reg_647[4]_i_7_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_3_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_4_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_5_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_7_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_8_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_9_n_0 ;
  wire \add_ln1136_1_reg_647_reg[4] ;
  wire \add_ln1136_1_reg_647_reg[4]_0 ;
  wire \add_ln1136_1_reg_647_reg[4]_i_1_n_0 ;
  wire \add_ln1136_1_reg_647_reg[4]_i_1_n_1 ;
  wire \add_ln1136_1_reg_647_reg[4]_i_1_n_2 ;
  wire \add_ln1136_1_reg_647_reg[4]_i_1_n_3 ;
  wire \add_ln1136_1_reg_647_reg[8] ;
  wire \add_ln1136_1_reg_647_reg[8]_0 ;
  wire \add_ln1136_1_reg_647_reg[8]_1 ;
  wire \add_ln1136_1_reg_647_reg[8]_i_2_n_1 ;
  wire \add_ln1136_1_reg_647_reg[8]_i_2_n_2 ;
  wire \add_ln1136_1_reg_647_reg[8]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter6_reg_0;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire [0:0]ap_loop_exit_ready_pp0_iter5_reg_reg__0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \col_fu_126_reg[2] ;
  wire \col_fu_126_reg[2]_0 ;
  wire \col_fu_126_reg[2]_1 ;
  wire \col_fu_126_reg[2]_2 ;
  wire \col_fu_126_reg[2]_3 ;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;
  wire [8:0]indvar_flatten41_fu_134;
  wire \indvar_flatten41_fu_134[8]_i_5_n_0 ;
  wire \indvar_flatten41_fu_134_reg[7] ;
  wire \indvar_flatten41_fu_134_reg[8] ;
  wire local_write_last_V_fu_295_p2;
  wire \local_write_last_V_reg_652_reg[0] ;
  wire \local_write_last_V_reg_652_reg[0]_0 ;
  wire \local_write_last_V_reg_652_reg[0]_1 ;
  wire \local_write_last_V_reg_652_reg[0]_2 ;
  wire \row_fu_130_reg[4] ;
  wire [4:4]select_ln109_1_fu_225_p3;
  wire [3:1]select_ln109_fu_217_p3__0;
  wire [3:3]\NLW_add_ln1136_1_reg_647_reg[8]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln1136_1_reg_647[0]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_126_reg[2]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0A2A0AAAA080A000)) 
    \add_ln1136_1_reg_647[4]_i_2 
       (.I0(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I1(\local_write_last_V_reg_652_reg[0]_0 ),
        .I2(\col_fu_126_reg[2] ),
        .I3(\add_ln1136_1_reg_647_reg[4]_0 ),
        .I4(\local_write_last_V_reg_652_reg[0]_1 ),
        .I5(\local_write_last_V_reg_652_reg[0] ),
        .O(\add_ln1136_1_reg_647[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln1136_1_reg_647[4]_i_3 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_126_reg[2]_1 ),
        .O(select_ln109_fu_217_p3__0[3]));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \add_ln1136_1_reg_647[4]_i_4 
       (.I0(\col_fu_126_reg[2]_0 ),
        .I1(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I2(\col_fu_126_reg[2] ),
        .I3(\col_fu_126_reg[2]_1 ),
        .I4(\col_fu_126_reg[2]_2 ),
        .I5(\col_fu_126_reg[2]_3 ),
        .O(select_ln109_fu_217_p3__0[2]));
  LUT6 #(
    .INIT(64'hA050605050A050A0)) 
    \add_ln1136_1_reg_647[4]_i_5 
       (.I0(\local_write_last_V_reg_652_reg[0] ),
        .I1(\local_write_last_V_reg_652_reg[0]_0 ),
        .I2(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I3(\col_fu_126_reg[2] ),
        .I4(\add_ln1136_1_reg_647_reg[4]_0 ),
        .I5(\local_write_last_V_reg_652_reg[0]_1 ),
        .O(\add_ln1136_1_reg_647[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h152A2A15)) 
    \add_ln1136_1_reg_647[4]_i_6 
       (.I0(\col_fu_126_reg[2]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I3(\add_ln1136_1_reg_647_reg[4] ),
        .I4(\local_write_last_V_reg_652_reg[0]_0 ),
        .O(\add_ln1136_1_reg_647[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \add_ln1136_1_reg_647[4]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I2(\col_fu_126_reg[2]_0 ),
        .I3(\local_write_last_V_reg_652_reg[0]_1 ),
        .O(\add_ln1136_1_reg_647[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln1136_1_reg_647[4]_i_8 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_126_reg[2]_3 ),
        .O(select_ln109_fu_217_p3__0[1]));
  LUT6 #(
    .INIT(64'hEAEA00EA00EA00EA)) 
    \add_ln1136_1_reg_647[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I3(\row_fu_130_reg[4] ),
        .I4(Q[1]),
        .I5(ack_in),
        .O(E));
  LUT6 #(
    .INIT(64'h2A00002A2A002A00)) 
    \add_ln1136_1_reg_647[8]_i_3 
       (.I0(\add_ln1136_1_reg_647_reg[8] ),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I3(\local_write_last_V_reg_652_reg[0] ),
        .I4(\add_ln1136_1_reg_647_reg[4] ),
        .I5(\local_write_last_V_reg_652_reg[0]_0 ),
        .O(\add_ln1136_1_reg_647[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2A00002A)) 
    \add_ln1136_1_reg_647[8]_i_4 
       (.I0(\add_ln1136_1_reg_647_reg[8]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I3(\local_write_last_V_reg_652_reg[0]_0 ),
        .I4(\add_ln1136_1_reg_647_reg[4] ),
        .O(\add_ln1136_1_reg_647[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \add_ln1136_1_reg_647[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I2(\local_write_last_V_reg_652_reg[0] ),
        .I3(\col_fu_126_reg[2] ),
        .I4(\add_ln1136_1_reg_647_reg[4]_0 ),
        .O(\add_ln1136_1_reg_647[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000A6AAA6AAA6AA)) 
    \add_ln1136_1_reg_647[8]_i_6 
       (.I0(\add_ln1136_1_reg_647_reg[8] ),
        .I1(\local_write_last_V_reg_652_reg[0] ),
        .I2(\add_ln1136_1_reg_647_reg[8]_0 ),
        .I3(\add_ln1136_1_reg_647_reg[8]_1 ),
        .I4(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(select_ln109_1_fu_225_p3));
  LUT6 #(
    .INIT(64'h153F00152A003F2A)) 
    \add_ln1136_1_reg_647[8]_i_7 
       (.I0(\add_ln1136_1_reg_647_reg[8] ),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I3(\local_write_last_V_reg_652_reg[0] ),
        .I4(\add_ln1136_1_reg_647_reg[8]_0 ),
        .I5(\add_ln1136_1_reg_647_reg[8]_1 ),
        .O(\add_ln1136_1_reg_647[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8444488448844848)) 
    \add_ln1136_1_reg_647[8]_i_8 
       (.I0(\add_ln1136_1_reg_647_reg[8] ),
        .I1(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I2(\local_write_last_V_reg_652_reg[0] ),
        .I3(\add_ln1136_1_reg_647_reg[4] ),
        .I4(\local_write_last_V_reg_652_reg[0]_0 ),
        .I5(\add_ln1136_1_reg_647_reg[8]_1 ),
        .O(\add_ln1136_1_reg_647[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA59AAAAA5A65AAAA)) 
    \add_ln1136_1_reg_647[8]_i_9 
       (.I0(\add_ln1136_1_reg_647[8]_i_5_n_0 ),
        .I1(\local_write_last_V_reg_652_reg[0] ),
        .I2(\local_write_last_V_reg_652_reg[0]_0 ),
        .I3(\add_ln1136_1_reg_647_reg[4] ),
        .I4(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I5(\add_ln1136_1_reg_647_reg[8]_1 ),
        .O(\add_ln1136_1_reg_647[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1136_1_reg_647_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1136_1_reg_647_reg[4]_i_1_n_0 ,\add_ln1136_1_reg_647_reg[4]_i_1_n_1 ,\add_ln1136_1_reg_647_reg[4]_i_1_n_2 ,\add_ln1136_1_reg_647_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln1136_1_reg_647[4]_i_2_n_0 ,select_ln109_fu_217_p3__0[3:2],1'b0}),
        .O(D[4:1]),
        .S({\add_ln1136_1_reg_647[4]_i_5_n_0 ,\add_ln1136_1_reg_647[4]_i_6_n_0 ,\add_ln1136_1_reg_647[4]_i_7_n_0 ,select_ln109_fu_217_p3__0[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1136_1_reg_647_reg[8]_i_2 
       (.CI(\add_ln1136_1_reg_647_reg[4]_i_1_n_0 ),
        .CO({\NLW_add_ln1136_1_reg_647_reg[8]_i_2_CO_UNCONNECTED [3],\add_ln1136_1_reg_647_reg[8]_i_2_n_1 ,\add_ln1136_1_reg_647_reg[8]_i_2_n_2 ,\add_ln1136_1_reg_647_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln1136_1_reg_647[8]_i_3_n_0 ,\add_ln1136_1_reg_647[8]_i_4_n_0 ,\add_ln1136_1_reg_647[8]_i_5_n_0 }),
        .O(D[8:5]),
        .S({select_ln109_1_fu_225_p3,\add_ln1136_1_reg_647[8]_i_7_n_0 ,\add_ln1136_1_reg_647[8]_i_8_n_0 ,\add_ln1136_1_reg_647[8]_i_9_n_0 }));
  LUT6 #(
    .INIT(64'hFF4F4F4F44444444)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\row_fu_130_reg[4] ),
        .I3(Q[1]),
        .I4(ack_in),
        .I5(ap_loop_exit_ready_pp0_iter5_reg),
        .O(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter6_reg),
        .I2(ap_done_cache),
        .I3(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(ap_loop_exit_ready_pp0_iter5_reg_reg__0));
  LUT6 #(
    .INIT(64'hD500FFFFD500D500)) 
    ap_done_cache_i_1__2
       (.I0(\row_fu_130_reg[4] ),
        .I1(Q[1]),
        .I2(ack_in),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .I4(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A8A80808A808080)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter6_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0400000004040404)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1__0
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ack_in),
        .I4(Q[1]),
        .I5(\row_fu_130_reg[4] ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter6_reg),
        .I4(ap_loop_exit_ready_pp0_iter5_reg),
        .O(ap_loop_init_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hD)) 
    \col_fu_126[0]_i_1 
       (.I0(\col_fu_126_reg[2]_2 ),
        .I1(ap_loop_init_int),
        .O(add_ln111_fu_301_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \col_fu_126[1]_i_1 
       (.I0(\col_fu_126_reg[2]_2 ),
        .I1(ap_loop_init_int),
        .I2(\col_fu_126_reg[2]_3 ),
        .O(add_ln111_fu_301_p2[1]));
  LUT6 #(
    .INIT(64'h33CC0000CCC40000)) 
    \col_fu_126[2]_i_1 
       (.I0(\col_fu_126_reg[2] ),
        .I1(\col_fu_126_reg[2]_0 ),
        .I2(\col_fu_126_reg[2]_1 ),
        .I3(\col_fu_126_reg[2]_2 ),
        .I4(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I5(\col_fu_126_reg[2]_3 ),
        .O(add_ln111_fu_301_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \col_fu_126[3]_i_1 
       (.I0(\col_fu_126_reg[2]_3 ),
        .I1(\col_fu_126_reg[2]_2 ),
        .I2(\col_fu_126_reg[2]_0 ),
        .I3(ap_loop_init_int),
        .I4(\col_fu_126_reg[2]_1 ),
        .O(add_ln111_fu_301_p2[3]));
  LUT6 #(
    .INIT(64'h60C0C0C0C0C0C040)) 
    \col_fu_126[4]_i_1 
       (.I0(\col_fu_126_reg[2]_0 ),
        .I1(\col_fu_126_reg[2] ),
        .I2(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I3(\col_fu_126_reg[2]_3 ),
        .I4(\col_fu_126_reg[2]_1 ),
        .I5(\col_fu_126_reg[2]_2 ),
        .O(add_ln111_fu_301_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg_i_1
       (.I0(ap_loop_init_int_reg_1),
        .I1(Q[0]),
        .I2(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten41_fu_134[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(indvar_flatten41_fu_134[0]),
        .O(add_ln109_1_fu_193_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten41_fu_134[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(indvar_flatten41_fu_134[0]),
        .I2(indvar_flatten41_fu_134[1]),
        .O(add_ln109_1_fu_193_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten41_fu_134[2]_i_1 
       (.I0(indvar_flatten41_fu_134[0]),
        .I1(indvar_flatten41_fu_134[1]),
        .I2(ap_loop_init_int),
        .I3(indvar_flatten41_fu_134[2]),
        .O(add_ln109_1_fu_193_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten41_fu_134[3]_i_1 
       (.I0(indvar_flatten41_fu_134[1]),
        .I1(indvar_flatten41_fu_134[0]),
        .I2(indvar_flatten41_fu_134[2]),
        .I3(ap_loop_init_int),
        .I4(indvar_flatten41_fu_134[3]),
        .O(add_ln109_1_fu_193_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \indvar_flatten41_fu_134[4]_i_1 
       (.I0(indvar_flatten41_fu_134[2]),
        .I1(indvar_flatten41_fu_134[0]),
        .I2(indvar_flatten41_fu_134[1]),
        .I3(indvar_flatten41_fu_134[3]),
        .I4(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I5(indvar_flatten41_fu_134[4]),
        .O(add_ln109_1_fu_193_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten41_fu_134[5]_i_1 
       (.I0(\indvar_flatten41_fu_134_reg[7] ),
        .I1(indvar_flatten41_fu_134[4]),
        .I2(ap_loop_init_int),
        .I3(indvar_flatten41_fu_134[5]),
        .O(add_ln109_1_fu_193_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \indvar_flatten41_fu_134[6]_i_1 
       (.I0(indvar_flatten41_fu_134[5]),
        .I1(\indvar_flatten41_fu_134_reg[7] ),
        .I2(indvar_flatten41_fu_134[4]),
        .I3(ap_loop_init_int),
        .I4(indvar_flatten41_fu_134[6]),
        .O(add_ln109_1_fu_193_p2[6]));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \indvar_flatten41_fu_134[7]_i_1 
       (.I0(indvar_flatten41_fu_134[4]),
        .I1(\indvar_flatten41_fu_134_reg[7] ),
        .I2(indvar_flatten41_fu_134[5]),
        .I3(indvar_flatten41_fu_134[6]),
        .I4(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I5(indvar_flatten41_fu_134[7]),
        .O(add_ln109_1_fu_193_p2[7]));
  LUT6 #(
    .INIT(64'hC8000000C8C8C8C8)) 
    \indvar_flatten41_fu_134[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ack_in),
        .I4(Q[1]),
        .I5(\row_fu_130_reg[4] ),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \indvar_flatten41_fu_134[8]_i_2 
       (.I0(indvar_flatten41_fu_134[6]),
        .I1(\indvar_flatten41_fu_134_reg[8] ),
        .I2(indvar_flatten41_fu_134[7]),
        .I3(indvar_flatten41_fu_134[4]),
        .I4(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I5(indvar_flatten41_fu_134[8]),
        .O(add_ln109_1_fu_193_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvar_flatten41_fu_134[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .O(\indvar_flatten41_fu_134[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \local_write_last_V_reg_652[0]_i_1 
       (.I0(\indvar_flatten41_fu_134[8]_i_5_n_0 ),
        .I1(\col_fu_126_reg[2]_3 ),
        .I2(\local_write_last_V_reg_652_reg[0] ),
        .I3(\local_write_last_V_reg_652_reg[0]_0 ),
        .I4(\local_write_last_V_reg_652_reg[0]_1 ),
        .I5(\local_write_last_V_reg_652_reg[0]_2 ),
        .O(local_write_last_V_fu_295_p2));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_20
       (.I0(\row_fu_130_reg[4] ),
        .I1(Q[1]),
        .I2(ack_in),
        .O(ap_enable_reg_pp0_iter6_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \row_fu_130[4]_i_1 
       (.I0(\row_fu_130_reg[4] ),
        .I1(Q[1]),
        .I2(ack_in),
        .I3(ap_loop_init_int),
        .I4(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .O(ap_enable_reg_pp0_iter6_reg_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_flow_control_loop_pipe_sequential_init" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init_2
   (add_ln87_1_fu_162_p2,
    SR,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready,
    \indvar_flatten6_fu_106_reg[2] ,
    D,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \indvar_flatten6_fu_106_reg[4] ,
    \indvar_flatten6_fu_106_reg[4]_0 ,
    \indvar_flatten6_fu_106_reg[4]_1 ,
    \indvar_flatten6_fu_106_reg[4]_2 ,
    \indvar_flatten6_fu_106_reg[4]_3 ,
    \indvar_flatten6_fu_106_reg[5] ,
    \indvar_flatten6_fu_106_reg[8] ,
    \indvar_flatten6_fu_106_reg[8]_0 ,
    \indvar_flatten6_fu_106_reg[8]_1 ,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_loop_exit_ready_pp0_iter4_reg,
    ap_rst_n,
    Q,
    ap_enable_reg_pp0_iter1);
  output [8:0]add_ln87_1_fu_162_p2;
  output [0:0]SR;
  output grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready;
  output \indvar_flatten6_fu_106_reg[2] ;
  output [1:0]D;
  output grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg;
  output grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \indvar_flatten6_fu_106_reg[4] ;
  input \indvar_flatten6_fu_106_reg[4]_0 ;
  input \indvar_flatten6_fu_106_reg[4]_1 ;
  input \indvar_flatten6_fu_106_reg[4]_2 ;
  input \indvar_flatten6_fu_106_reg[4]_3 ;
  input \indvar_flatten6_fu_106_reg[5] ;
  input \indvar_flatten6_fu_106_reg[8] ;
  input \indvar_flatten6_fu_106_reg[8]_0 ;
  input \indvar_flatten6_fu_106_reg[8]_1 ;
  input grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input ap_rst_n;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [8:0]add_ln87_1_fu_162_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg_0;
  wire \indvar_flatten6_fu_106[5]_i_2_n_0 ;
  wire \indvar_flatten6_fu_106[6]_i_2_n_0 ;
  wire \indvar_flatten6_fu_106[8]_i_4_n_0 ;
  wire \indvar_flatten6_fu_106[8]_i_5_n_0 ;
  wire \indvar_flatten6_fu_106[8]_i_6_n_0 ;
  wire \indvar_flatten6_fu_106_reg[2] ;
  wire \indvar_flatten6_fu_106_reg[4] ;
  wire \indvar_flatten6_fu_106_reg[4]_0 ;
  wire \indvar_flatten6_fu_106_reg[4]_1 ;
  wire \indvar_flatten6_fu_106_reg[4]_2 ;
  wire \indvar_flatten6_fu_106_reg[4]_3 ;
  wire \indvar_flatten6_fu_106_reg[5] ;
  wire \indvar_flatten6_fu_106_reg[8] ;
  wire \indvar_flatten6_fu_106_reg[8]_0 ;
  wire \indvar_flatten6_fu_106_reg[8]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__0
       (.I0(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hD0008080)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I1(\indvar_flatten6_fu_106_reg[2] ),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1__0
       (.I0(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I1(\indvar_flatten6_fu_106_reg[2] ),
        .O(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_fu_98[4]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I1(\indvar_flatten6_fu_106_reg[2] ),
        .I2(Q[0]),
        .O(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten6_fu_106[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten6_fu_106_reg[4]_1 ),
        .O(add_ln87_1_fu_162_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten6_fu_106[1]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_106_reg[4]_1 ),
        .O(add_ln87_1_fu_162_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \indvar_flatten6_fu_106[2]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I1(\indvar_flatten6_fu_106_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten6_fu_106_reg[4]_1 ),
        .O(add_ln87_1_fu_162_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \indvar_flatten6_fu_106[3]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[4]_3 ),
        .I1(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I2(\indvar_flatten6_fu_106_reg[4]_1 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten6_fu_106_reg[4]_0 ),
        .O(add_ln87_1_fu_162_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \indvar_flatten6_fu_106[4]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[4] ),
        .I1(\indvar_flatten6_fu_106_reg[4]_0 ),
        .I2(\indvar_flatten6_fu_106[8]_i_5_n_0 ),
        .I3(\indvar_flatten6_fu_106_reg[4]_1 ),
        .I4(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I5(\indvar_flatten6_fu_106_reg[4]_3 ),
        .O(add_ln87_1_fu_162_p2[4]));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \indvar_flatten6_fu_106[5]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[5] ),
        .I1(\indvar_flatten6_fu_106_reg[4]_3 ),
        .I2(\indvar_flatten6_fu_106[8]_i_5_n_0 ),
        .I3(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I4(\indvar_flatten6_fu_106[5]_i_2_n_0 ),
        .I5(\indvar_flatten6_fu_106_reg[4] ),
        .O(add_ln87_1_fu_162_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \indvar_flatten6_fu_106[5]_i_2 
       (.I0(\indvar_flatten6_fu_106_reg[4]_1 ),
        .I1(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten6_fu_106_reg[4]_0 ),
        .O(\indvar_flatten6_fu_106[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \indvar_flatten6_fu_106[6]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[8]_0 ),
        .I1(\indvar_flatten6_fu_106_reg[4] ),
        .I2(\indvar_flatten6_fu_106[6]_i_2_n_0 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten6_fu_106_reg[5] ),
        .O(add_ln87_1_fu_162_p2[6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \indvar_flatten6_fu_106[6]_i_2 
       (.I0(\indvar_flatten6_fu_106_reg[4]_3 ),
        .I1(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I2(\indvar_flatten6_fu_106_reg[4]_1 ),
        .I3(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\indvar_flatten6_fu_106_reg[4]_0 ),
        .O(\indvar_flatten6_fu_106[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \indvar_flatten6_fu_106[7]_i_1 
       (.I0(\indvar_flatten6_fu_106_reg[8]_1 ),
        .I1(\indvar_flatten6_fu_106_reg[5] ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten6_fu_106[8]_i_4_n_0 ),
        .I4(\indvar_flatten6_fu_106_reg[8]_0 ),
        .O(add_ln87_1_fu_162_p2[7]));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \indvar_flatten6_fu_106[8]_i_2 
       (.I0(\indvar_flatten6_fu_106_reg[8] ),
        .I1(\indvar_flatten6_fu_106_reg[8]_0 ),
        .I2(\indvar_flatten6_fu_106[8]_i_4_n_0 ),
        .I3(\indvar_flatten6_fu_106[8]_i_5_n_0 ),
        .I4(\indvar_flatten6_fu_106_reg[5] ),
        .I5(\indvar_flatten6_fu_106_reg[8]_1 ),
        .O(add_ln87_1_fu_162_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \indvar_flatten6_fu_106[8]_i_3 
       (.I0(\indvar_flatten6_fu_106[8]_i_6_n_0 ),
        .I1(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I2(\indvar_flatten6_fu_106_reg[8] ),
        .I3(\indvar_flatten6_fu_106[8]_i_5_n_0 ),
        .I4(\indvar_flatten6_fu_106_reg[5] ),
        .I5(\indvar_flatten6_fu_106_reg[8]_0 ),
        .O(\indvar_flatten6_fu_106_reg[2] ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \indvar_flatten6_fu_106[8]_i_4 
       (.I0(\indvar_flatten6_fu_106_reg[4] ),
        .I1(\indvar_flatten6_fu_106_reg[4]_0 ),
        .I2(\indvar_flatten6_fu_106[8]_i_5_n_0 ),
        .I3(\indvar_flatten6_fu_106_reg[4]_1 ),
        .I4(\indvar_flatten6_fu_106_reg[4]_2 ),
        .I5(\indvar_flatten6_fu_106_reg[4]_3 ),
        .O(\indvar_flatten6_fu_106[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten6_fu_106[8]_i_5 
       (.I0(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\indvar_flatten6_fu_106[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \indvar_flatten6_fu_106[8]_i_6 
       (.I0(\indvar_flatten6_fu_106_reg[4]_0 ),
        .I1(\indvar_flatten6_fu_106_reg[4]_1 ),
        .I2(\indvar_flatten6_fu_106_reg[4]_3 ),
        .I3(\indvar_flatten6_fu_106_reg[4] ),
        .I4(\indvar_flatten6_fu_106[8]_i_5_n_0 ),
        .I5(\indvar_flatten6_fu_106_reg[8]_1 ),
        .O(\indvar_flatten6_fu_106[8]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_flow_control_loop_pipe_sequential_init" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init_3
   (add_ln78_1_fu_162_p2,
    SR,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready,
    \indvar_flatten_fu_106_reg[2] ,
    D,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \indvar_flatten_fu_106_reg[4] ,
    \indvar_flatten_fu_106_reg[4]_0 ,
    \indvar_flatten_fu_106_reg[4]_1 ,
    \indvar_flatten_fu_106_reg[4]_2 ,
    \indvar_flatten_fu_106_reg[4]_3 ,
    \indvar_flatten_fu_106_reg[5] ,
    \indvar_flatten_fu_106_reg[8] ,
    \indvar_flatten_fu_106_reg[8]_0 ,
    \indvar_flatten_fu_106_reg[8]_1 ,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_loop_exit_ready_pp0_iter4_reg,
    ap_rst_n,
    Q,
    ap_enable_reg_pp0_iter1);
  output [8:0]add_ln78_1_fu_162_p2;
  output [0:0]SR;
  output grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready;
  output \indvar_flatten_fu_106_reg[2] ;
  output [1:0]D;
  output grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg;
  output grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \indvar_flatten_fu_106_reg[4] ;
  input \indvar_flatten_fu_106_reg[4]_0 ;
  input \indvar_flatten_fu_106_reg[4]_1 ;
  input \indvar_flatten_fu_106_reg[4]_2 ;
  input \indvar_flatten_fu_106_reg[4]_3 ;
  input \indvar_flatten_fu_106_reg[5] ;
  input \indvar_flatten_fu_106_reg[8] ;
  input \indvar_flatten_fu_106_reg[8]_0 ;
  input \indvar_flatten_fu_106_reg[8]_1 ;
  input grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input ap_rst_n;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [8:0]add_ln78_1_fu_162_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg_0;
  wire \indvar_flatten_fu_106[5]_i_2_n_0 ;
  wire \indvar_flatten_fu_106[6]_i_2_n_0 ;
  wire \indvar_flatten_fu_106[8]_i_4_n_0 ;
  wire \indvar_flatten_fu_106[8]_i_5_n_0 ;
  wire \indvar_flatten_fu_106[8]_i_6_n_0 ;
  wire \indvar_flatten_fu_106_reg[2] ;
  wire \indvar_flatten_fu_106_reg[4] ;
  wire \indvar_flatten_fu_106_reg[4]_0 ;
  wire \indvar_flatten_fu_106_reg[4]_1 ;
  wire \indvar_flatten_fu_106_reg[4]_2 ;
  wire \indvar_flatten_fu_106_reg[4]_3 ;
  wire \indvar_flatten_fu_106_reg[5] ;
  wire \indvar_flatten_fu_106_reg[8] ;
  wire \indvar_flatten_fu_106_reg[8]_0 ;
  wire \indvar_flatten_fu_106_reg[8]_1 ;

  LUT6 #(
    .INIT(64'hFFFFB0BBFFFF0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter4_reg),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hD0008080)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I1(\indvar_flatten_fu_106_reg[2] ),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I1(\indvar_flatten_fu_106_reg[2] ),
        .O(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_fu_98[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I1(\indvar_flatten_fu_106_reg[2] ),
        .I2(Q[0]),
        .O(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_106[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten_fu_106_reg[4]_1 ),
        .O(add_ln78_1_fu_162_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten_fu_106[1]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_106_reg[4]_1 ),
        .O(add_ln78_1_fu_162_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \indvar_flatten_fu_106[2]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[4]_2 ),
        .I1(\indvar_flatten_fu_106_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_106_reg[4]_1 ),
        .O(add_ln78_1_fu_162_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \indvar_flatten_fu_106[3]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[4]_3 ),
        .I1(\indvar_flatten_fu_106_reg[4]_2 ),
        .I2(\indvar_flatten_fu_106_reg[4]_1 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_106_reg[4]_0 ),
        .O(add_ln78_1_fu_162_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \indvar_flatten_fu_106[4]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[4] ),
        .I1(\indvar_flatten_fu_106_reg[4]_0 ),
        .I2(\indvar_flatten_fu_106[8]_i_5_n_0 ),
        .I3(\indvar_flatten_fu_106_reg[4]_1 ),
        .I4(\indvar_flatten_fu_106_reg[4]_2 ),
        .I5(\indvar_flatten_fu_106_reg[4]_3 ),
        .O(add_ln78_1_fu_162_p2[4]));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \indvar_flatten_fu_106[5]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[5] ),
        .I1(\indvar_flatten_fu_106_reg[4]_3 ),
        .I2(\indvar_flatten_fu_106[8]_i_5_n_0 ),
        .I3(\indvar_flatten_fu_106_reg[4]_2 ),
        .I4(\indvar_flatten_fu_106[5]_i_2_n_0 ),
        .I5(\indvar_flatten_fu_106_reg[4] ),
        .O(add_ln78_1_fu_162_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \indvar_flatten_fu_106[5]_i_2 
       (.I0(\indvar_flatten_fu_106_reg[4]_1 ),
        .I1(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_106_reg[4]_0 ),
        .O(\indvar_flatten_fu_106[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \indvar_flatten_fu_106[6]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[8]_0 ),
        .I1(\indvar_flatten_fu_106_reg[4] ),
        .I2(\indvar_flatten_fu_106[6]_i_2_n_0 ),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten_fu_106_reg[5] ),
        .O(add_ln78_1_fu_162_p2[6]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \indvar_flatten_fu_106[6]_i_2 
       (.I0(\indvar_flatten_fu_106_reg[4]_3 ),
        .I1(\indvar_flatten_fu_106_reg[4]_2 ),
        .I2(\indvar_flatten_fu_106_reg[4]_1 ),
        .I3(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\indvar_flatten_fu_106_reg[4]_0 ),
        .O(\indvar_flatten_fu_106[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \indvar_flatten_fu_106[7]_i_1 
       (.I0(\indvar_flatten_fu_106_reg[8]_1 ),
        .I1(\indvar_flatten_fu_106_reg[5] ),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten_fu_106[8]_i_4_n_0 ),
        .I4(\indvar_flatten_fu_106_reg[8]_0 ),
        .O(add_ln78_1_fu_162_p2[7]));
  LUT6 #(
    .INIT(64'h00A600AA00AA00AA)) 
    \indvar_flatten_fu_106[8]_i_2 
       (.I0(\indvar_flatten_fu_106_reg[8] ),
        .I1(\indvar_flatten_fu_106_reg[8]_0 ),
        .I2(\indvar_flatten_fu_106[8]_i_4_n_0 ),
        .I3(\indvar_flatten_fu_106[8]_i_5_n_0 ),
        .I4(\indvar_flatten_fu_106_reg[5] ),
        .I5(\indvar_flatten_fu_106_reg[8]_1 ),
        .O(add_ln78_1_fu_162_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \indvar_flatten_fu_106[8]_i_3 
       (.I0(\indvar_flatten_fu_106[8]_i_6_n_0 ),
        .I1(\indvar_flatten_fu_106_reg[4]_2 ),
        .I2(\indvar_flatten_fu_106_reg[8] ),
        .I3(\indvar_flatten_fu_106[8]_i_5_n_0 ),
        .I4(\indvar_flatten_fu_106_reg[5] ),
        .I5(\indvar_flatten_fu_106_reg[8]_0 ),
        .O(\indvar_flatten_fu_106_reg[2] ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \indvar_flatten_fu_106[8]_i_4 
       (.I0(\indvar_flatten_fu_106_reg[4] ),
        .I1(\indvar_flatten_fu_106_reg[4]_0 ),
        .I2(\indvar_flatten_fu_106[8]_i_5_n_0 ),
        .I3(\indvar_flatten_fu_106_reg[4]_1 ),
        .I4(\indvar_flatten_fu_106_reg[4]_2 ),
        .I5(\indvar_flatten_fu_106_reg[4]_3 ),
        .O(\indvar_flatten_fu_106[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_fu_106[8]_i_5 
       (.I0(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\indvar_flatten_fu_106[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \indvar_flatten_fu_106[8]_i_6 
       (.I0(\indvar_flatten_fu_106_reg[4]_0 ),
        .I1(\indvar_flatten_fu_106_reg[4]_1 ),
        .I2(\indvar_flatten_fu_106_reg[4]_3 ),
        .I3(\indvar_flatten_fu_106_reg[4] ),
        .I4(\indvar_flatten_fu_106[8]_i_5_n_0 ),
        .I5(\indvar_flatten_fu_106_reg[8]_1 ),
        .O(\indvar_flatten_fu_106[8]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_flow_control_loop_pipe_sequential_init" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init_4
   (ap_rst_n_0,
    ap_enable_reg_pp0_iter0_reg_reg,
    add_ln96_reg_19870,
    icmp_ln96_fu_685_p2,
    col_fu_13601_out,
    D,
    \row_fu_140_reg[2] ,
    \col_fu_136_reg[4] ,
    address8,
    address7,
    address9,
    \indvar_flatten34_fu_144_reg[7] ,
    \row_fu_140_reg[4] ,
    SR,
    E,
    ap_loop_exit_ready_pp0_iter5_reg_reg__0,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    ap_rst_n,
    Q,
    ap_loop_exit_ready_pp0_iter5_reg,
    ap_enable_reg_pp0_iter0_reg,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg,
    \indvar_flatten34_fu_144_reg[8] ,
    \icmp_ln96_reg_1983_reg[0] ,
    \add_ln96_reg_1987_reg[4] ,
    ram6_reg,
    ram8_reg,
    S,
    DI,
    select_ln96_reg_1997,
    \indvar_flatten34_fu_144_reg[6] ,
    \ap_CS_fsm_reg[8] );
  output ap_rst_n_0;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output add_ln96_reg_19870;
  output icmp_ln96_fu_685_p2;
  output col_fu_13601_out;
  output [4:0]D;
  output [6:0]\row_fu_140_reg[2] ;
  output \col_fu_136_reg[4] ;
  output [4:0]address8;
  output [2:0]address7;
  output [1:0]address9;
  output [8:0]\indvar_flatten34_fu_144_reg[7] ;
  output [4:0]\row_fu_140_reg[4] ;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]ap_loop_exit_ready_pp0_iter5_reg_reg__0;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input ap_rst_n;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter5_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  input [8:0]\indvar_flatten34_fu_144_reg[8] ;
  input \icmp_ln96_reg_1983_reg[0] ;
  input [4:0]\add_ln96_reg_1987_reg[4] ;
  input ram6_reg;
  input [4:0]ram8_reg;
  input [0:0]S;
  input [1:0]DI;
  input [0:0]select_ln96_reg_1997;
  input \indvar_flatten34_fu_144_reg[6] ;
  input [1:0]\ap_CS_fsm_reg[8] ;

  wire [4:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire add_ln96_reg_19870;
  wire [4:0]\add_ln96_reg_1987_reg[4] ;
  wire [2:0]address7;
  wire [4:0]address8;
  wire [1:0]address9;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter5_reg_reg__0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire col_fu_13601_out;
  wire \col_fu_136_reg[4] ;
  wire grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  wire icmp_ln96_fu_685_p2;
  wire \icmp_ln96_reg_1983_reg[0] ;
  wire \indvar_flatten34_fu_144[8]_i_4_n_0 ;
  wire \indvar_flatten34_fu_144_reg[6] ;
  wire [8:0]\indvar_flatten34_fu_144_reg[7] ;
  wire [8:0]\indvar_flatten34_fu_144_reg[8] ;
  wire ram6_reg;
  wire ram6_reg_i_10_n_0;
  wire [4:0]ram8_reg;
  wire [6:0]\row_fu_140_reg[2] ;
  wire [4:0]\row_fu_140_reg[4] ;
  wire \select_ln96_2_reg_2006[8]_i_2_n_0 ;
  wire \select_ln96_2_reg_2006[8]_i_3_n_0 ;
  wire \select_ln96_2_reg_2006[8]_i_4_n_0 ;
  wire \select_ln96_2_reg_2006[8]_i_5_n_0 ;
  wire \select_ln96_2_reg_2006[8]_i_6_n_0 ;
  wire [0:0]select_ln96_reg_1997;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln96_reg_1987[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I2(\add_ln96_reg_1987_reg[4] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \add_ln96_reg_1987[1]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\add_ln96_reg_1987_reg[4] [1]),
        .I3(\add_ln96_reg_1987_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h07777000)) 
    \add_ln96_reg_1987[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I2(\add_ln96_reg_1987_reg[4] [0]),
        .I3(\add_ln96_reg_1987_reg[4] [1]),
        .I4(\add_ln96_reg_1987_reg[4] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h12222222)) 
    \add_ln96_reg_1987[3]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [3]),
        .I1(col_fu_13601_out),
        .I2(\add_ln96_reg_1987_reg[4] [0]),
        .I3(\add_ln96_reg_1987_reg[4] [1]),
        .I4(\add_ln96_reg_1987_reg[4] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \add_ln96_reg_1987[4]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [2]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(\add_ln96_reg_1987_reg[4] [0]),
        .I3(col_fu_13601_out),
        .I4(\add_ln96_reg_1987_reg[4] [3]),
        .I5(\add_ln96_reg_1987_reg[4] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(ap_done_cache),
        .I2(Q[1]),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(\ap_CS_fsm_reg[8] [0]),
        .O(ap_loop_exit_ready_pp0_iter5_reg_reg__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h88F80000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .O(ap_loop_exit_ready_pp0_iter5_reg_reg__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__1
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0_reg_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .I4(ap_loop_exit_ready_pp0_iter5_reg),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_fu_136[4]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(col_fu_13601_out));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln96_reg_1983[0]_i_1 
       (.I0(col_fu_13601_out),
        .I1(\indvar_flatten34_fu_144_reg[8] [2]),
        .I2(\indvar_flatten34_fu_144_reg[8] [1]),
        .I3(\indvar_flatten34_fu_144_reg[8] [0]),
        .I4(\icmp_ln96_reg_1983_reg[0] ),
        .O(icmp_ln96_fu_685_p2));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \icmp_ln98_reg_1992[0]_i_1 
       (.I0(ram8_reg[4]),
        .I1(ram8_reg[3]),
        .I2(ram8_reg[1]),
        .I3(ram8_reg[2]),
        .I4(ram8_reg[0]),
        .I5(col_fu_13601_out),
        .O(\col_fu_136_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten34_fu_144[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten34_fu_144_reg[8] [0]),
        .O(\indvar_flatten34_fu_144_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten34_fu_144[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten34_fu_144_reg[8] [1]),
        .I2(\indvar_flatten34_fu_144_reg[8] [0]),
        .O(\indvar_flatten34_fu_144_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \indvar_flatten34_fu_144[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten34_fu_144_reg[8] [0]),
        .I2(\indvar_flatten34_fu_144_reg[8] [1]),
        .I3(\indvar_flatten34_fu_144_reg[8] [2]),
        .O(\indvar_flatten34_fu_144_reg[7] [2]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten34_fu_144[3]_i_1 
       (.I0(\indvar_flatten34_fu_144_reg[8] [0]),
        .I1(\indvar_flatten34_fu_144_reg[8] [1]),
        .I2(\indvar_flatten34_fu_144_reg[8] [2]),
        .I3(col_fu_13601_out),
        .I4(\indvar_flatten34_fu_144_reg[8] [3]),
        .O(\indvar_flatten34_fu_144_reg[7] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten34_fu_144[4]_i_1 
       (.I0(\indvar_flatten34_fu_144_reg[8] [2]),
        .I1(\indvar_flatten34_fu_144_reg[8] [1]),
        .I2(\indvar_flatten34_fu_144_reg[8] [0]),
        .I3(\indvar_flatten34_fu_144_reg[8] [3]),
        .I4(col_fu_13601_out),
        .I5(\indvar_flatten34_fu_144_reg[8] [4]),
        .O(\indvar_flatten34_fu_144_reg[7] [4]));
  LUT4 #(
    .INIT(16'h009A)) 
    \indvar_flatten34_fu_144[5]_i_1 
       (.I0(\indvar_flatten34_fu_144_reg[8] [5]),
        .I1(\indvar_flatten34_fu_144_reg[6] ),
        .I2(\indvar_flatten34_fu_144_reg[8] [4]),
        .I3(ap_loop_init_int),
        .O(\indvar_flatten34_fu_144_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h0B0F0400)) 
    \indvar_flatten34_fu_144[6]_i_1 
       (.I0(\indvar_flatten34_fu_144_reg[6] ),
        .I1(\indvar_flatten34_fu_144_reg[8] [4]),
        .I2(col_fu_13601_out),
        .I3(\indvar_flatten34_fu_144_reg[8] [5]),
        .I4(\indvar_flatten34_fu_144_reg[8] [6]),
        .O(\indvar_flatten34_fu_144_reg[7] [6]));
  LUT6 #(
    .INIT(64'h3313333300200000)) 
    \indvar_flatten34_fu_144[7]_i_1 
       (.I0(\indvar_flatten34_fu_144_reg[8] [5]),
        .I1(col_fu_13601_out),
        .I2(\indvar_flatten34_fu_144_reg[8] [4]),
        .I3(\indvar_flatten34_fu_144_reg[6] ),
        .I4(\indvar_flatten34_fu_144_reg[8] [6]),
        .I5(\indvar_flatten34_fu_144_reg[8] [7]),
        .O(\indvar_flatten34_fu_144_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indvar_flatten34_fu_144[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I2(Q[0]),
        .I3(icmp_ln96_fu_685_p2),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten34_fu_144[8]_i_2 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(Q[0]),
        .I2(icmp_ln96_fu_685_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten34_fu_144[8]_i_3 
       (.I0(\indvar_flatten34_fu_144[8]_i_4_n_0 ),
        .I1(\indvar_flatten34_fu_144_reg[8] [7]),
        .I2(ap_loop_init_int),
        .I3(\indvar_flatten34_fu_144_reg[8] [8]),
        .O(\indvar_flatten34_fu_144_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \indvar_flatten34_fu_144[8]_i_4 
       (.I0(\indvar_flatten34_fu_144_reg[8] [5]),
        .I1(col_fu_13601_out),
        .I2(\indvar_flatten34_fu_144_reg[8] [4]),
        .I3(\indvar_flatten34_fu_144_reg[6] ),
        .I4(\indvar_flatten34_fu_144_reg[8] [6]),
        .O(\indvar_flatten34_fu_144[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    ram0_reg_i_17__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I3(Q[1]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'h00000000FFFBFFFF)) 
    ram6_reg_i_10
       (.I0(ram8_reg[0]),
        .I1(ram8_reg[2]),
        .I2(ram8_reg[1]),
        .I3(ram8_reg[3]),
        .I4(ram8_reg[4]),
        .I5(col_fu_13601_out),
        .O(ram6_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hA9A9A9A9FF000000)) 
    ram6_reg_i_5
       (.I0(select_ln96_reg_1997),
        .I1(DI[0]),
        .I2(DI[1]),
        .I3(ram8_reg[4]),
        .I4(ram6_reg_i_10_n_0),
        .I5(Q[1]),
        .O(address7[2]));
  LUT5 #(
    .INIT(32'h9999F000)) 
    ram6_reg_i_6
       (.I0(DI[1]),
        .I1(DI[0]),
        .I2(ram8_reg[3]),
        .I3(ram6_reg_i_10_n_0),
        .I4(Q[1]),
        .O(address7[1]));
  LUT4 #(
    .INIT(16'h55C0)) 
    ram6_reg_i_7
       (.I0(DI[0]),
        .I1(ram8_reg[2]),
        .I2(ram6_reg_i_10_n_0),
        .I3(Q[1]),
        .O(address7[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram6_reg_i_8
       (.I0(S),
        .I1(ram8_reg[1]),
        .I2(ram6_reg_i_10_n_0),
        .I3(Q[1]),
        .O(address8[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram6_reg_i_9
       (.I0(ram6_reg),
        .I1(ram8_reg[0]),
        .I2(ram6_reg_i_10_n_0),
        .I3(Q[1]),
        .O(address8[0]));
  LUT5 #(
    .INIT(32'h6666F000)) 
    ram7_reg_i_3
       (.I0(DI[1]),
        .I1(select_ln96_reg_1997),
        .I2(ram8_reg[4]),
        .I3(ram6_reg_i_10_n_0),
        .I4(Q[1]),
        .O(address8[4]));
  LUT4 #(
    .INIT(16'h55C0)) 
    ram7_reg_i_4
       (.I0(DI[1]),
        .I1(ram8_reg[3]),
        .I2(ram6_reg_i_10_n_0),
        .I3(Q[1]),
        .O(address8[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram7_reg_i_5
       (.I0(DI[0]),
        .I1(ram8_reg[2]),
        .I2(ram6_reg_i_10_n_0),
        .I3(Q[1]),
        .O(address8[2]));
  LUT6 #(
    .INIT(64'h95959595FF000000)) 
    ram8_reg_i_2
       (.I0(select_ln96_reg_1997),
        .I1(DI[0]),
        .I2(DI[1]),
        .I3(ram8_reg[4]),
        .I4(ram6_reg_i_10_n_0),
        .I5(Q[1]),
        .O(address9[1]));
  LUT5 #(
    .INIT(32'h6666F000)) 
    ram8_reg_i_3
       (.I0(DI[0]),
        .I1(DI[1]),
        .I2(ram8_reg[3]),
        .I3(ram6_reg_i_10_n_0),
        .I4(Q[1]),
        .O(address9[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \row_1_reg_1978[0]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\row_fu_140_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \row_1_reg_1978[1]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .O(\row_fu_140_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \row_1_reg_1978[2]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .O(\row_fu_140_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \row_1_reg_1978[3]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [3]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\row_fu_140_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \row_1_reg_1978[4]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .O(\row_fu_140_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hC666)) 
    \select_ln96_2_reg_2006[2]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [0]),
        .I1(\col_fu_136_reg[4] ),
        .I2(ap_loop_init_int),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .O(\row_fu_140_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \select_ln96_2_reg_2006[3]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [0]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(\col_fu_136_reg[4] ),
        .I3(ap_loop_init_int),
        .I4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .O(\row_fu_140_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hF605F50A)) 
    \select_ln96_2_reg_2006[4]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [2]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(col_fu_13601_out),
        .I3(\col_fu_136_reg[4] ),
        .I4(\add_ln96_reg_1987_reg[4] [0]),
        .O(\row_fu_140_reg[2] [2]));
  LUT6 #(
    .INIT(64'h0049009300B6006C)) 
    \select_ln96_2_reg_2006[5]_i_1 
       (.I0(\add_ln96_reg_1987_reg[4] [0]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(\col_fu_136_reg[4] ),
        .I3(col_fu_13601_out),
        .I4(\add_ln96_reg_1987_reg[4] [2]),
        .I5(\add_ln96_reg_1987_reg[4] [3]),
        .O(\row_fu_140_reg[2] [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \select_ln96_2_reg_2006[6]_i_1 
       (.I0(\select_ln96_2_reg_2006[8]_i_4_n_0 ),
        .I1(\select_ln96_2_reg_2006[8]_i_5_n_0 ),
        .I2(\select_ln96_2_reg_2006[8]_i_3_n_0 ),
        .O(\row_fu_140_reg[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \select_ln96_2_reg_2006[7]_i_1 
       (.I0(\select_ln96_2_reg_2006[8]_i_5_n_0 ),
        .I1(\select_ln96_2_reg_2006[8]_i_4_n_0 ),
        .I2(\select_ln96_2_reg_2006[8]_i_3_n_0 ),
        .I3(\select_ln96_2_reg_2006[8]_i_2_n_0 ),
        .O(\row_fu_140_reg[2] [5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h5780)) 
    \select_ln96_2_reg_2006[8]_i_1 
       (.I0(\select_ln96_2_reg_2006[8]_i_2_n_0 ),
        .I1(\select_ln96_2_reg_2006[8]_i_3_n_0 ),
        .I2(\select_ln96_2_reg_2006[8]_i_4_n_0 ),
        .I3(\select_ln96_2_reg_2006[8]_i_5_n_0 ),
        .O(\row_fu_140_reg[2] [6]));
  LUT6 #(
    .INIT(64'h000000007F80FF00)) 
    \select_ln96_2_reg_2006[8]_i_2 
       (.I0(\add_ln96_reg_1987_reg[4] [2]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(\add_ln96_reg_1987_reg[4] [0]),
        .I3(\add_ln96_reg_1987_reg[4] [3]),
        .I4(\col_fu_136_reg[4] ),
        .I5(col_fu_13601_out),
        .O(\select_ln96_2_reg_2006[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1154554010004000)) 
    \select_ln96_2_reg_2006[8]_i_3 
       (.I0(col_fu_13601_out),
        .I1(\col_fu_136_reg[4] ),
        .I2(\add_ln96_reg_1987_reg[4] [2]),
        .I3(\add_ln96_reg_1987_reg[4] [1]),
        .I4(\add_ln96_reg_1987_reg[4] [0]),
        .I5(\add_ln96_reg_1987_reg[4] [3]),
        .O(\select_ln96_2_reg_2006[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h000078F0)) 
    \select_ln96_2_reg_2006[8]_i_4 
       (.I0(\add_ln96_reg_1987_reg[4] [0]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(\add_ln96_reg_1987_reg[4] [2]),
        .I3(\col_fu_136_reg[4] ),
        .I4(col_fu_13601_out),
        .O(\select_ln96_2_reg_2006[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00007F80)) 
    \select_ln96_2_reg_2006[8]_i_5 
       (.I0(\col_fu_136_reg[4] ),
        .I1(\select_ln96_2_reg_2006[8]_i_6_n_0 ),
        .I2(\add_ln96_reg_1987_reg[4] [3]),
        .I3(\add_ln96_reg_1987_reg[4] [4]),
        .I4(col_fu_13601_out),
        .O(\select_ln96_2_reg_2006[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    \select_ln96_2_reg_2006[8]_i_6 
       (.I0(\add_ln96_reg_1987_reg[4] [2]),
        .I1(\add_ln96_reg_1987_reg[4] [1]),
        .I2(\add_ln96_reg_1987_reg[4] [0]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[0]),
        .O(\select_ln96_2_reg_2006[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln96_reg_1997[4]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln96_fu_685_p2),
        .I2(ram6_reg_i_10_n_0),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln96_reg_1997[4]_i_2 
       (.I0(Q[0]),
        .I1(icmp_ln96_fu_685_p2),
        .O(add_ln96_reg_19870));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_fpext_32ns_64_2_no_dsp_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_fpext_32ns_64_2_no_dsp_1
   (\dout_r_reg[7]_0 ,
    grp_fu_108_p1,
    E,
    ap_clk,
    din0);
  output \dout_r_reg[7]_0 ;
  output [63:0]grp_fu_108_p1;
  input [0:0]E;
  input ap_clk;
  input [31:0]din0;

  wire [0:0]E;
  wire ap_clk;
  wire ce_r;
  wire [31:0]din0;
  wire [31:0]din0_buf1;
  wire [63:0]dout_r;
  wire \dout_r_reg[7]_0 ;
  wire [63:0]grp_fu_108_p1;
  wire [63:0]r_tdata;

  FDRE ce_r_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ce_r),
        .R(1'b0));
  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(din0[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  FDRE \dout_r_reg[0] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[0]),
        .Q(dout_r[0]),
        .R(1'b0));
  FDRE \dout_r_reg[10] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[10]),
        .Q(dout_r[10]),
        .R(1'b0));
  FDRE \dout_r_reg[11] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[11]),
        .Q(dout_r[11]),
        .R(1'b0));
  FDRE \dout_r_reg[12] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[12]),
        .Q(dout_r[12]),
        .R(1'b0));
  FDRE \dout_r_reg[13] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[13]),
        .Q(dout_r[13]),
        .R(1'b0));
  FDRE \dout_r_reg[14] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[14]),
        .Q(dout_r[14]),
        .R(1'b0));
  FDRE \dout_r_reg[15] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[15]),
        .Q(dout_r[15]),
        .R(1'b0));
  FDRE \dout_r_reg[16] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[16]),
        .Q(dout_r[16]),
        .R(1'b0));
  FDRE \dout_r_reg[17] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[17]),
        .Q(dout_r[17]),
        .R(1'b0));
  FDRE \dout_r_reg[18] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[18]),
        .Q(dout_r[18]),
        .R(1'b0));
  FDRE \dout_r_reg[19] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[19]),
        .Q(dout_r[19]),
        .R(1'b0));
  FDRE \dout_r_reg[1] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[1]),
        .Q(dout_r[1]),
        .R(1'b0));
  FDRE \dout_r_reg[20] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[20]),
        .Q(dout_r[20]),
        .R(1'b0));
  FDRE \dout_r_reg[21] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[21]),
        .Q(dout_r[21]),
        .R(1'b0));
  FDRE \dout_r_reg[22] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[22]),
        .Q(dout_r[22]),
        .R(1'b0));
  FDRE \dout_r_reg[23] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[23]),
        .Q(dout_r[23]),
        .R(1'b0));
  FDRE \dout_r_reg[24] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[24]),
        .Q(dout_r[24]),
        .R(1'b0));
  FDRE \dout_r_reg[25] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[25]),
        .Q(dout_r[25]),
        .R(1'b0));
  FDRE \dout_r_reg[26] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[26]),
        .Q(dout_r[26]),
        .R(1'b0));
  FDRE \dout_r_reg[27] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[27]),
        .Q(dout_r[27]),
        .R(1'b0));
  FDRE \dout_r_reg[28] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[28]),
        .Q(dout_r[28]),
        .R(1'b0));
  FDRE \dout_r_reg[29] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[29]),
        .Q(dout_r[29]),
        .R(1'b0));
  FDRE \dout_r_reg[2] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[2]),
        .Q(dout_r[2]),
        .R(1'b0));
  FDRE \dout_r_reg[30] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[30]),
        .Q(dout_r[30]),
        .R(1'b0));
  FDRE \dout_r_reg[31] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[31]),
        .Q(dout_r[31]),
        .R(1'b0));
  FDRE \dout_r_reg[32] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[32]),
        .Q(dout_r[32]),
        .R(1'b0));
  FDRE \dout_r_reg[33] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[33]),
        .Q(dout_r[33]),
        .R(1'b0));
  FDRE \dout_r_reg[34] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[34]),
        .Q(dout_r[34]),
        .R(1'b0));
  FDRE \dout_r_reg[35] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[35]),
        .Q(dout_r[35]),
        .R(1'b0));
  FDRE \dout_r_reg[36] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[36]),
        .Q(dout_r[36]),
        .R(1'b0));
  FDRE \dout_r_reg[37] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[37]),
        .Q(dout_r[37]),
        .R(1'b0));
  FDRE \dout_r_reg[38] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[38]),
        .Q(dout_r[38]),
        .R(1'b0));
  FDRE \dout_r_reg[39] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[39]),
        .Q(dout_r[39]),
        .R(1'b0));
  FDRE \dout_r_reg[3] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[3]),
        .Q(dout_r[3]),
        .R(1'b0));
  FDRE \dout_r_reg[40] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[40]),
        .Q(dout_r[40]),
        .R(1'b0));
  FDRE \dout_r_reg[41] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[41]),
        .Q(dout_r[41]),
        .R(1'b0));
  FDRE \dout_r_reg[42] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[42]),
        .Q(dout_r[42]),
        .R(1'b0));
  FDRE \dout_r_reg[43] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[43]),
        .Q(dout_r[43]),
        .R(1'b0));
  FDRE \dout_r_reg[44] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[44]),
        .Q(dout_r[44]),
        .R(1'b0));
  FDRE \dout_r_reg[45] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[45]),
        .Q(dout_r[45]),
        .R(1'b0));
  FDRE \dout_r_reg[46] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[46]),
        .Q(dout_r[46]),
        .R(1'b0));
  FDRE \dout_r_reg[47] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[47]),
        .Q(dout_r[47]),
        .R(1'b0));
  FDRE \dout_r_reg[48] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[48]),
        .Q(dout_r[48]),
        .R(1'b0));
  FDRE \dout_r_reg[49] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[49]),
        .Q(dout_r[49]),
        .R(1'b0));
  FDRE \dout_r_reg[4] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[4]),
        .Q(dout_r[4]),
        .R(1'b0));
  FDRE \dout_r_reg[50] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[50]),
        .Q(dout_r[50]),
        .R(1'b0));
  FDRE \dout_r_reg[51] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[51]),
        .Q(dout_r[51]),
        .R(1'b0));
  FDRE \dout_r_reg[52] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[52]),
        .Q(dout_r[52]),
        .R(1'b0));
  FDRE \dout_r_reg[53] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[53]),
        .Q(dout_r[53]),
        .R(1'b0));
  FDRE \dout_r_reg[54] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[54]),
        .Q(dout_r[54]),
        .R(1'b0));
  FDRE \dout_r_reg[55] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[55]),
        .Q(dout_r[55]),
        .R(1'b0));
  FDRE \dout_r_reg[56] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[56]),
        .Q(dout_r[56]),
        .R(1'b0));
  FDRE \dout_r_reg[57] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[57]),
        .Q(dout_r[57]),
        .R(1'b0));
  FDRE \dout_r_reg[58] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[58]),
        .Q(dout_r[58]),
        .R(1'b0));
  FDRE \dout_r_reg[59] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[59]),
        .Q(dout_r[59]),
        .R(1'b0));
  FDRE \dout_r_reg[5] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[5]),
        .Q(dout_r[5]),
        .R(1'b0));
  FDRE \dout_r_reg[60] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[60]),
        .Q(dout_r[60]),
        .R(1'b0));
  FDRE \dout_r_reg[61] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[61]),
        .Q(dout_r[61]),
        .R(1'b0));
  FDRE \dout_r_reg[62] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[62]),
        .Q(dout_r[62]),
        .R(1'b0));
  FDRE \dout_r_reg[63] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[63]),
        .Q(dout_r[63]),
        .R(1'b0));
  FDRE \dout_r_reg[6] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[6]),
        .Q(dout_r[6]),
        .R(1'b0));
  FDRE \dout_r_reg[7] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[7]),
        .Q(dout_r[7]),
        .R(1'b0));
  FDRE \dout_r_reg[8] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[8]),
        .Q(dout_r[8]),
        .R(1'b0));
  FDRE \dout_r_reg[9] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[9]),
        .Q(dout_r[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[0]_i_1 
       (.I0(r_tdata[52]),
        .I1(dout_r[52]),
        .I2(ce_r),
        .O(grp_fu_108_p1[52]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[10]_i_1 
       (.I0(r_tdata[62]),
        .I1(dout_r[62]),
        .I2(ce_r),
        .O(grp_fu_108_p1[62]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[1]_i_1 
       (.I0(r_tdata[53]),
        .I1(dout_r[53]),
        .I2(ce_r),
        .O(grp_fu_108_p1[53]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[2]_i_1 
       (.I0(r_tdata[54]),
        .I1(dout_r[54]),
        .I2(ce_r),
        .O(grp_fu_108_p1[54]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[3]_i_1 
       (.I0(r_tdata[55]),
        .I1(dout_r[55]),
        .I2(ce_r),
        .O(grp_fu_108_p1[55]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[4]_i_1 
       (.I0(r_tdata[56]),
        .I1(dout_r[56]),
        .I2(ce_r),
        .O(grp_fu_108_p1[56]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[5]_i_1 
       (.I0(r_tdata[57]),
        .I1(dout_r[57]),
        .I2(ce_r),
        .O(grp_fu_108_p1[57]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[6]_i_1 
       (.I0(r_tdata[58]),
        .I1(dout_r[58]),
        .I2(ce_r),
        .O(grp_fu_108_p1[58]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[7]_i_1 
       (.I0(r_tdata[59]),
        .I1(dout_r[59]),
        .I2(ce_r),
        .O(grp_fu_108_p1[59]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[8]_i_1 
       (.I0(r_tdata[60]),
        .I1(dout_r[60]),
        .I2(ce_r),
        .O(grp_fu_108_p1[60]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \exp_tmp_reg_528[9]_i_1 
       (.I0(r_tdata[61]),
        .I1(dout_r[61]),
        .I2(ce_r),
        .O(grp_fu_108_p1[61]));
  (* X_CORE_INFO = "floating_point_v7_1_14,Vivado 2022.1" *) 
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip_u
       (.Q(din0_buf1),
        .ce_r(ce_r),
        .dout_r({dout_r[48],dout_r[41],dout_r[34],dout_r[27],dout_r[25],dout_r[17:16],dout_r[12],dout_r[8:7]}),
        .\dout_r_reg[7] (\dout_r_reg[7]_0 ),
        .grp_fu_108_p1({grp_fu_108_p1[62:49],grp_fu_108_p1[47:42],grp_fu_108_p1[40:35],grp_fu_108_p1[33:28],grp_fu_108_p1[26],grp_fu_108_p1[24:18],grp_fu_108_p1[15:13],grp_fu_108_p1[11:9],grp_fu_108_p1[6:0]}),
        .m_axis_result_tdata(r_tdata));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Result_s_reg_523[0]_i_1 
       (.I0(r_tdata[63]),
        .I1(dout_r[63]),
        .I2(ce_r),
        .O(grp_fu_108_p1[63]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[0]_i_1 
       (.I0(r_tdata[0]),
        .I1(dout_r[0]),
        .I2(ce_r),
        .O(grp_fu_108_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[10]_i_1 
       (.I0(r_tdata[10]),
        .I1(dout_r[10]),
        .I2(ce_r),
        .O(grp_fu_108_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[11]_i_1 
       (.I0(r_tdata[11]),
        .I1(dout_r[11]),
        .I2(ce_r),
        .O(grp_fu_108_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[12]_i_1 
       (.I0(r_tdata[12]),
        .I1(dout_r[12]),
        .I2(ce_r),
        .O(grp_fu_108_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[13]_i_1 
       (.I0(r_tdata[13]),
        .I1(dout_r[13]),
        .I2(ce_r),
        .O(grp_fu_108_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[14]_i_1 
       (.I0(r_tdata[14]),
        .I1(dout_r[14]),
        .I2(ce_r),
        .O(grp_fu_108_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[15]_i_1 
       (.I0(r_tdata[15]),
        .I1(dout_r[15]),
        .I2(ce_r),
        .O(grp_fu_108_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[16]_i_1 
       (.I0(r_tdata[16]),
        .I1(dout_r[16]),
        .I2(ce_r),
        .O(grp_fu_108_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[17]_i_1 
       (.I0(r_tdata[17]),
        .I1(dout_r[17]),
        .I2(ce_r),
        .O(grp_fu_108_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[18]_i_1 
       (.I0(r_tdata[18]),
        .I1(dout_r[18]),
        .I2(ce_r),
        .O(grp_fu_108_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[19]_i_1 
       (.I0(r_tdata[19]),
        .I1(dout_r[19]),
        .I2(ce_r),
        .O(grp_fu_108_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[1]_i_1 
       (.I0(r_tdata[1]),
        .I1(dout_r[1]),
        .I2(ce_r),
        .O(grp_fu_108_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[20]_i_1 
       (.I0(r_tdata[20]),
        .I1(dout_r[20]),
        .I2(ce_r),
        .O(grp_fu_108_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[21]_i_1 
       (.I0(r_tdata[21]),
        .I1(dout_r[21]),
        .I2(ce_r),
        .O(grp_fu_108_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[22]_i_1 
       (.I0(r_tdata[22]),
        .I1(dout_r[22]),
        .I2(ce_r),
        .O(grp_fu_108_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[23]_i_1 
       (.I0(r_tdata[23]),
        .I1(dout_r[23]),
        .I2(ce_r),
        .O(grp_fu_108_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[24]_i_1 
       (.I0(r_tdata[24]),
        .I1(dout_r[24]),
        .I2(ce_r),
        .O(grp_fu_108_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[25]_i_1 
       (.I0(r_tdata[25]),
        .I1(dout_r[25]),
        .I2(ce_r),
        .O(grp_fu_108_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[26]_i_1 
       (.I0(r_tdata[26]),
        .I1(dout_r[26]),
        .I2(ce_r),
        .O(grp_fu_108_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[27]_i_1 
       (.I0(r_tdata[27]),
        .I1(dout_r[27]),
        .I2(ce_r),
        .O(grp_fu_108_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[28]_i_1 
       (.I0(r_tdata[28]),
        .I1(dout_r[28]),
        .I2(ce_r),
        .O(grp_fu_108_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[29]_i_1 
       (.I0(r_tdata[29]),
        .I1(dout_r[29]),
        .I2(ce_r),
        .O(grp_fu_108_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[2]_i_1 
       (.I0(r_tdata[2]),
        .I1(dout_r[2]),
        .I2(ce_r),
        .O(grp_fu_108_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[30]_i_1 
       (.I0(r_tdata[30]),
        .I1(dout_r[30]),
        .I2(ce_r),
        .O(grp_fu_108_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[31]_i_1 
       (.I0(r_tdata[31]),
        .I1(dout_r[31]),
        .I2(ce_r),
        .O(grp_fu_108_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[32]_i_1 
       (.I0(r_tdata[32]),
        .I1(dout_r[32]),
        .I2(ce_r),
        .O(grp_fu_108_p1[32]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[33]_i_1 
       (.I0(r_tdata[33]),
        .I1(dout_r[33]),
        .I2(ce_r),
        .O(grp_fu_108_p1[33]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[34]_i_1 
       (.I0(r_tdata[34]),
        .I1(dout_r[34]),
        .I2(ce_r),
        .O(grp_fu_108_p1[34]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[35]_i_1 
       (.I0(r_tdata[35]),
        .I1(dout_r[35]),
        .I2(ce_r),
        .O(grp_fu_108_p1[35]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[36]_i_1 
       (.I0(r_tdata[36]),
        .I1(dout_r[36]),
        .I2(ce_r),
        .O(grp_fu_108_p1[36]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[37]_i_1 
       (.I0(r_tdata[37]),
        .I1(dout_r[37]),
        .I2(ce_r),
        .O(grp_fu_108_p1[37]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[38]_i_1 
       (.I0(r_tdata[38]),
        .I1(dout_r[38]),
        .I2(ce_r),
        .O(grp_fu_108_p1[38]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[39]_i_1 
       (.I0(r_tdata[39]),
        .I1(dout_r[39]),
        .I2(ce_r),
        .O(grp_fu_108_p1[39]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[3]_i_1 
       (.I0(r_tdata[3]),
        .I1(dout_r[3]),
        .I2(ce_r),
        .O(grp_fu_108_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[40]_i_1 
       (.I0(r_tdata[40]),
        .I1(dout_r[40]),
        .I2(ce_r),
        .O(grp_fu_108_p1[40]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[41]_i_1 
       (.I0(r_tdata[41]),
        .I1(dout_r[41]),
        .I2(ce_r),
        .O(grp_fu_108_p1[41]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[42]_i_1 
       (.I0(r_tdata[42]),
        .I1(dout_r[42]),
        .I2(ce_r),
        .O(grp_fu_108_p1[42]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[43]_i_1 
       (.I0(r_tdata[43]),
        .I1(dout_r[43]),
        .I2(ce_r),
        .O(grp_fu_108_p1[43]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[44]_i_1 
       (.I0(r_tdata[44]),
        .I1(dout_r[44]),
        .I2(ce_r),
        .O(grp_fu_108_p1[44]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[45]_i_1 
       (.I0(r_tdata[45]),
        .I1(dout_r[45]),
        .I2(ce_r),
        .O(grp_fu_108_p1[45]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[46]_i_1 
       (.I0(r_tdata[46]),
        .I1(dout_r[46]),
        .I2(ce_r),
        .O(grp_fu_108_p1[46]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[47]_i_1 
       (.I0(r_tdata[47]),
        .I1(dout_r[47]),
        .I2(ce_r),
        .O(grp_fu_108_p1[47]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[48]_i_1 
       (.I0(r_tdata[48]),
        .I1(dout_r[48]),
        .I2(ce_r),
        .O(grp_fu_108_p1[48]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[49]_i_1 
       (.I0(r_tdata[49]),
        .I1(dout_r[49]),
        .I2(ce_r),
        .O(grp_fu_108_p1[49]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[4]_i_1 
       (.I0(r_tdata[4]),
        .I1(dout_r[4]),
        .I2(ce_r),
        .O(grp_fu_108_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[50]_i_1 
       (.I0(r_tdata[50]),
        .I1(dout_r[50]),
        .I2(ce_r),
        .O(grp_fu_108_p1[50]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[51]_i_1 
       (.I0(r_tdata[51]),
        .I1(dout_r[51]),
        .I2(ce_r),
        .O(grp_fu_108_p1[51]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[5]_i_1 
       (.I0(r_tdata[5]),
        .I1(dout_r[5]),
        .I2(ce_r),
        .O(grp_fu_108_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[6]_i_1 
       (.I0(r_tdata[6]),
        .I1(dout_r[6]),
        .I2(ce_r),
        .O(grp_fu_108_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[7]_i_1 
       (.I0(r_tdata[7]),
        .I1(dout_r[7]),
        .I2(ce_r),
        .O(grp_fu_108_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[8]_i_1 
       (.I0(r_tdata[8]),
        .I1(dout_r[8]),
        .I2(ce_r),
        .O(grp_fu_108_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln600_reg_533[9]_i_1 
       (.I0(r_tdata[9]),
        .I1(dout_r[9]),
        .I2(ce_r),
        .O(grp_fu_108_p1[9]));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_fpext_32ns_64_2_no_dsp_1_ip
   (m_axis_result_tdata,
    \dout_r_reg[7] ,
    Q,
    grp_fu_108_p1,
    dout_r,
    ce_r);
  output [63:0]m_axis_result_tdata;
  output \dout_r_reg[7] ;
  input [31:0]Q;
  input [52:0]grp_fu_108_p1;
  input [9:0]dout_r;
  input ce_r;

  wire [31:0]Q;
  wire ce_r;
  wire [9:0]dout_r;
  wire \dout_r_reg[7] ;
  wire [52:0]grp_fu_108_p1;
  wire \icmp_ln606_reg_538[0]_i_10_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_11_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_12_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_13_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_14_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_15_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_16_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_17_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_18_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_3_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_4_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_5_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_6_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_7_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_8_n_0 ;
  wire \icmp_ln606_reg_538[0]_i_9_n_0 ;
  wire [63:0]m_axis_result_tdata;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_10 
       (.I0(grp_fu_108_p1[4]),
        .I1(grp_fu_108_p1[9]),
        .I2(grp_fu_108_p1[13]),
        .I3(grp_fu_108_p1[45]),
        .I4(\icmp_ln606_reg_538[0]_i_16_n_0 ),
        .O(\icmp_ln606_reg_538[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_11 
       (.I0(grp_fu_108_p1[41]),
        .I1(m_axis_result_tdata[16]),
        .I2(dout_r[3]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[36]),
        .I5(grp_fu_108_p1[29]),
        .O(\icmp_ln606_reg_538[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_12 
       (.I0(grp_fu_108_p1[10]),
        .I1(m_axis_result_tdata[8]),
        .I2(dout_r[1]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[34]),
        .I5(grp_fu_108_p1[30]),
        .O(\icmp_ln606_reg_538[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_13 
       (.I0(grp_fu_108_p1[15]),
        .I1(grp_fu_108_p1[28]),
        .I2(grp_fu_108_p1[20]),
        .I3(grp_fu_108_p1[49]),
        .I4(\icmp_ln606_reg_538[0]_i_17_n_0 ),
        .O(\icmp_ln606_reg_538[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_14 
       (.I0(grp_fu_108_p1[38]),
        .I1(m_axis_result_tdata[12]),
        .I2(dout_r[2]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[19]),
        .I5(grp_fu_108_p1[7]),
        .O(\icmp_ln606_reg_538[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_15 
       (.I0(grp_fu_108_p1[0]),
        .I1(grp_fu_108_p1[21]),
        .I2(grp_fu_108_p1[2]),
        .I3(\icmp_ln606_reg_538[0]_i_18_n_0 ),
        .I4(grp_fu_108_p1[40]),
        .I5(grp_fu_108_p1[46]),
        .O(\icmp_ln606_reg_538[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_16 
       (.I0(grp_fu_108_p1[42]),
        .I1(m_axis_result_tdata[41]),
        .I2(dout_r[8]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[43]),
        .I5(grp_fu_108_p1[25]),
        .O(\icmp_ln606_reg_538[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_17 
       (.I0(grp_fu_108_p1[48]),
        .I1(m_axis_result_tdata[34]),
        .I2(dout_r[7]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[52]),
        .I5(grp_fu_108_p1[14]),
        .O(\icmp_ln606_reg_538[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \icmp_ln606_reg_538[0]_i_18 
       (.I0(dout_r[5]),
        .I1(m_axis_result_tdata[25]),
        .I2(ce_r),
        .I3(dout_r[6]),
        .I4(m_axis_result_tdata[27]),
        .O(\icmp_ln606_reg_538[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_2 
       (.I0(\icmp_ln606_reg_538[0]_i_3_n_0 ),
        .I1(\icmp_ln606_reg_538[0]_i_4_n_0 ),
        .I2(\icmp_ln606_reg_538[0]_i_5_n_0 ),
        .I3(\icmp_ln606_reg_538[0]_i_6_n_0 ),
        .I4(\icmp_ln606_reg_538[0]_i_7_n_0 ),
        .I5(\icmp_ln606_reg_538[0]_i_8_n_0 ),
        .O(\dout_r_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_3 
       (.I0(\icmp_ln606_reg_538[0]_i_9_n_0 ),
        .I1(grp_fu_108_p1[39]),
        .I2(grp_fu_108_p1[27]),
        .I3(grp_fu_108_p1[33]),
        .I4(grp_fu_108_p1[35]),
        .I5(\icmp_ln606_reg_538[0]_i_10_n_0 ),
        .O(\icmp_ln606_reg_538[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_4 
       (.I0(grp_fu_108_p1[6]),
        .I1(m_axis_result_tdata[7]),
        .I2(dout_r[0]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[18]),
        .I5(grp_fu_108_p1[5]),
        .O(\icmp_ln606_reg_538[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_5 
       (.I0(grp_fu_108_p1[22]),
        .I1(m_axis_result_tdata[17]),
        .I2(dout_r[4]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[17]),
        .I5(grp_fu_108_p1[1]),
        .O(\icmp_ln606_reg_538[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_6 
       (.I0(grp_fu_108_p1[8]),
        .I1(grp_fu_108_p1[44]),
        .I2(grp_fu_108_p1[16]),
        .I3(grp_fu_108_p1[23]),
        .I4(\icmp_ln606_reg_538[0]_i_11_n_0 ),
        .O(\icmp_ln606_reg_538[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_7 
       (.I0(\icmp_ln606_reg_538[0]_i_12_n_0 ),
        .I1(grp_fu_108_p1[51]),
        .I2(grp_fu_108_p1[31]),
        .I3(grp_fu_108_p1[32]),
        .I4(grp_fu_108_p1[24]),
        .I5(\icmp_ln606_reg_538[0]_i_13_n_0 ),
        .O(\icmp_ln606_reg_538[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln606_reg_538[0]_i_8 
       (.I0(\icmp_ln606_reg_538[0]_i_14_n_0 ),
        .I1(grp_fu_108_p1[12]),
        .I2(grp_fu_108_p1[11]),
        .I3(grp_fu_108_p1[26]),
        .I4(grp_fu_108_p1[3]),
        .I5(\icmp_ln606_reg_538[0]_i_15_n_0 ),
        .O(\icmp_ln606_reg_538[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \icmp_ln606_reg_538[0]_i_9 
       (.I0(grp_fu_108_p1[47]),
        .I1(m_axis_result_tdata[48]),
        .I2(dout_r[9]),
        .I3(ce_r),
        .I4(grp_fu_108_p1[50]),
        .I5(grp_fu_108_p1[37]),
        .O(\icmp_ln606_reg_538[0]_i_9_n_0 ));
  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "1" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xc7z020clg400-1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "53" *) 
  (* C_RESULT_TDATA_WIDTH = "64" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "64" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_matrixmul_FXP_0_0_floating_point_v7_1_14 inst
       (.aclk(1'b0),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(m_axis_result_tdata),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W
   (q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    ap_clk,
    WEBWE,
    ce6,
    address0,
    address1,
    d0,
    we0,
    address2,
    address3,
    address5,
    address7,
    address9);
  output [23:0]q0;
  output [23:0]q1;
  output [23:0]q2;
  output [23:0]q3;
  output [23:0]q4;
  output [23:0]q5;
  output [23:0]q6;
  output [23:0]q7;
  output [23:0]q8;
  output [23:0]q9;
  input ap_clk;
  input [0:0]WEBWE;
  input ce6;
  input [8:0]address0;
  input [7:0]address1;
  input [23:0]d0;
  input we0;
  input [7:0]address2;
  input [7:0]address3;
  input [6:0]address5;
  input [6:0]address7;
  input [5:0]address9;

  wire [0:0]WEBWE;
  wire [8:0]address0;
  wire [7:0]address1;
  wire [7:0]address2;
  wire [7:0]address3;
  wire [6:0]address5;
  wire [6:0]address7;
  wire [5:0]address9;
  wire ap_clk;
  wire ce6;
  wire [23:0]d0;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [23:0]q2;
  wire [23:0]q3;
  wire [23:0]q4;
  wire [23:0]q5;
  wire [23:0]q6;
  wire [23:0]q7;
  wire [23:0]q8;
  wire [23:0]q9;
  wire we0;
  wire NLW_ram0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_SBITERR_UNCONNECTED;
  wire [31:24]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [31:24]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_RDADDRECC_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram5_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram6_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram7_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram8_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,address1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram0_reg_DOADO_UNCONNECTED[31:24],q0}),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[31:24],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEBWE),
        .ENBWREN(ce6),
        .INJECTDBITERR(NLW_ram0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram1_reg
       (.ADDRARDADDR({address2,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q2[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2[23:16]}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram2_reg
       (.ADDRARDADDR({address3,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q3[15:0]),
        .DOBDO({NLW_ram2_reg_DOBDO_UNCONNECTED[15:8],q3[23:16]}),
        .DOPADOP(NLW_ram2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram3_reg
       (.ADDRARDADDR({address5,address1[0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q4[15:0]),
        .DOBDO({NLW_ram3_reg_DOBDO_UNCONNECTED[15:8],q4[23:16]}),
        .DOPADOP(NLW_ram3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram4_reg
       (.ADDRARDADDR({address5,address1[0],1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q5[15:0]),
        .DOBDO({NLW_ram4_reg_DOBDO_UNCONNECTED[15:8],q5[23:16]}),
        .DOPADOP(NLW_ram4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram5_reg
       (.ADDRARDADDR({address7,address2[0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q6[15:0]),
        .DOBDO({NLW_ram5_reg_DOBDO_UNCONNECTED[15:8],q6[23:16]}),
        .DOPADOP(NLW_ram5_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram5_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram6_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram6_reg
       (.ADDRARDADDR({address7,address2[0],1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q7[15:0]),
        .DOBDO({NLW_ram6_reg_DOBDO_UNCONNECTED[15:8],q7[23:16]}),
        .DOPADOP(NLW_ram6_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram6_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram7_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram7_reg
       (.ADDRARDADDR({address9,address1[1:0],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q8[15:0]),
        .DOBDO({NLW_ram7_reg_DOBDO_UNCONNECTED[15:8],q8[23:16]}),
        .DOPADOP(NLW_ram7_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram7_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_A_V_U/ram8_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram8_reg
       (.ADDRARDADDR({address9,address1[1:0],1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q9[15:0]),
        .DOBDO({NLW_ram8_reg_DOBDO_UNCONNECTED[15:8],q9[23:16]}),
        .DOPADOP(NLW_ram8_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram8_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_input_A_V_RAM_1WNR_AUTO_1R1W_0
   (ram0_reg_0,
    q0,
    B,
    ram0_reg_1,
    q1,
    ram0_reg_2,
    ram1_reg_0,
    q2,
    ram1_reg_1,
    ram2_reg_0,
    ram2_reg_1,
    ram3_reg_0,
    q7,
    ram3_reg_1,
    ram4_reg_0,
    q8,
    ram4_reg_1,
    ram5_reg_0,
    q9,
    ram5_reg_1,
    Q,
    ap_clk,
    ram0_reg_3,
    ce6,
    address0,
    address5,
    address1,
    d0,
    we0,
    address3,
    address2,
    address4,
    address6,
    ce9,
    address8,
    address7,
    address9);
  output [6:0]ram0_reg_0;
  output [23:0]q0;
  output [16:0]B;
  output [6:0]ram0_reg_1;
  output [23:0]q1;
  output [16:0]ram0_reg_2;
  output [6:0]ram1_reg_0;
  output [23:0]q2;
  output [16:0]ram1_reg_1;
  output [6:0]ram2_reg_0;
  output [16:0]ram2_reg_1;
  output [6:0]ram3_reg_0;
  output [23:0]q7;
  output [16:0]ram3_reg_1;
  output [6:0]ram4_reg_0;
  output [23:0]q8;
  output [16:0]ram4_reg_1;
  output [6:0]ram5_reg_0;
  output [23:0]q9;
  output [16:0]ram5_reg_1;
  input [0:0]Q;
  input ap_clk;
  input [0:0]ram0_reg_3;
  input ce6;
  input [8:0]address0;
  input [8:0]address5;
  input [5:0]address1;
  input [23:0]d0;
  input we0;
  input [4:0]address3;
  input [2:0]address2;
  input [3:0]address4;
  input [5:0]address6;
  input ce9;
  input [7:0]address8;
  input [4:0]address7;
  input [2:0]address9;

  wire [16:0]B;
  wire [0:0]Q;
  wire [8:0]address0;
  wire [5:0]address1;
  wire [2:0]address2;
  wire [4:0]address3;
  wire [3:0]address4;
  wire [8:0]address5;
  wire [5:0]address6;
  wire [4:0]address7;
  wire [7:0]address8;
  wire [2:0]address9;
  wire ap_clk;
  wire ce6;
  wire ce9;
  wire [23:0]d0;
  wire [23:0]input_B_V_q3;
  wire [23:0]input_B_V_q4;
  wire [23:0]input_B_V_q5;
  wire [23:0]input_B_V_q6;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [23:0]q2;
  wire [23:0]q7;
  wire [23:0]q8;
  wire [23:0]q9;
  wire [6:0]ram0_reg_0;
  wire [6:0]ram0_reg_1;
  wire [16:0]ram0_reg_2;
  wire [0:0]ram0_reg_3;
  wire [6:0]ram1_reg_0;
  wire [16:0]ram1_reg_1;
  wire [6:0]ram2_reg_0;
  wire [16:0]ram2_reg_1;
  wire [6:0]ram3_reg_0;
  wire [16:0]ram3_reg_1;
  wire [6:0]ram4_reg_0;
  wire [16:0]ram4_reg_1;
  wire [6:0]ram5_reg_0;
  wire [16:0]ram5_reg_1;
  wire we0;
  wire NLW_ram0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_SBITERR_UNCONNECTED;
  wire [31:24]NLW_ram0_reg_DOADO_UNCONNECTED;
  wire [31:24]NLW_ram0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_RDADDRECC_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram2_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram2_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram3_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram3_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram4_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram4_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram5_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram5_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram6_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram6_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram7_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram7_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_ram8_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram8_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1
       (.I0(q0[23]),
        .I1(Q),
        .I2(input_B_V_q3[23]),
        .O(ram0_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1__0
       (.I0(q1[23]),
        .I1(Q),
        .I2(input_B_V_q4[23]),
        .O(ram0_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1__1
       (.I0(q2[23]),
        .I1(Q),
        .I2(input_B_V_q5[23]),
        .O(ram1_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1__2
       (.I0(input_B_V_q3[23]),
        .I1(Q),
        .I2(input_B_V_q6[23]),
        .O(ram2_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1__3
       (.I0(input_B_V_q4[23]),
        .I1(Q),
        .I2(q7[23]),
        .O(ram3_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1__4
       (.I0(input_B_V_q5[23]),
        .I1(Q),
        .I2(q8[23]),
        .O(ram4_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_1__5
       (.I0(input_B_V_q6[23]),
        .I1(Q),
        .I2(q9[23]),
        .O(ram5_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2
       (.I0(q0[22]),
        .I1(Q),
        .I2(input_B_V_q3[22]),
        .O(ram0_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2__0
       (.I0(q1[22]),
        .I1(Q),
        .I2(input_B_V_q4[22]),
        .O(ram0_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2__1
       (.I0(q2[22]),
        .I1(Q),
        .I2(input_B_V_q5[22]),
        .O(ram1_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2__2
       (.I0(input_B_V_q3[22]),
        .I1(Q),
        .I2(input_B_V_q6[22]),
        .O(ram2_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2__3
       (.I0(input_B_V_q4[22]),
        .I1(Q),
        .I2(q7[22]),
        .O(ram3_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2__4
       (.I0(input_B_V_q5[22]),
        .I1(Q),
        .I2(q8[22]),
        .O(ram4_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_2__5
       (.I0(input_B_V_q6[22]),
        .I1(Q),
        .I2(q9[22]),
        .O(ram5_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3
       (.I0(q0[21]),
        .I1(Q),
        .I2(input_B_V_q3[21]),
        .O(ram0_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3__0
       (.I0(q1[21]),
        .I1(Q),
        .I2(input_B_V_q4[21]),
        .O(ram0_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3__1
       (.I0(q2[21]),
        .I1(Q),
        .I2(input_B_V_q5[21]),
        .O(ram1_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3__2
       (.I0(input_B_V_q3[21]),
        .I1(Q),
        .I2(input_B_V_q6[21]),
        .O(ram2_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3__3
       (.I0(input_B_V_q4[21]),
        .I1(Q),
        .I2(q7[21]),
        .O(ram3_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3__4
       (.I0(input_B_V_q5[21]),
        .I1(Q),
        .I2(q8[21]),
        .O(ram4_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_3__5
       (.I0(input_B_V_q6[21]),
        .I1(Q),
        .I2(q9[21]),
        .O(ram5_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4
       (.I0(q0[20]),
        .I1(Q),
        .I2(input_B_V_q3[20]),
        .O(ram0_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4__0
       (.I0(q1[20]),
        .I1(Q),
        .I2(input_B_V_q4[20]),
        .O(ram0_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4__1
       (.I0(q2[20]),
        .I1(Q),
        .I2(input_B_V_q5[20]),
        .O(ram1_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4__2
       (.I0(input_B_V_q3[20]),
        .I1(Q),
        .I2(input_B_V_q6[20]),
        .O(ram2_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4__3
       (.I0(input_B_V_q4[20]),
        .I1(Q),
        .I2(q7[20]),
        .O(ram3_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4__4
       (.I0(input_B_V_q5[20]),
        .I1(Q),
        .I2(q8[20]),
        .O(ram4_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_4__5
       (.I0(input_B_V_q6[20]),
        .I1(Q),
        .I2(q9[20]),
        .O(ram5_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5
       (.I0(q0[19]),
        .I1(Q),
        .I2(input_B_V_q3[19]),
        .O(ram0_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5__0
       (.I0(q1[19]),
        .I1(Q),
        .I2(input_B_V_q4[19]),
        .O(ram0_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5__1
       (.I0(q2[19]),
        .I1(Q),
        .I2(input_B_V_q5[19]),
        .O(ram1_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5__2
       (.I0(input_B_V_q3[19]),
        .I1(Q),
        .I2(input_B_V_q6[19]),
        .O(ram2_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5__3
       (.I0(input_B_V_q4[19]),
        .I1(Q),
        .I2(q7[19]),
        .O(ram3_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5__4
       (.I0(input_B_V_q5[19]),
        .I1(Q),
        .I2(q8[19]),
        .O(ram4_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_5__5
       (.I0(input_B_V_q6[19]),
        .I1(Q),
        .I2(q9[19]),
        .O(ram5_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6
       (.I0(q0[18]),
        .I1(Q),
        .I2(input_B_V_q3[18]),
        .O(ram0_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6__0
       (.I0(q1[18]),
        .I1(Q),
        .I2(input_B_V_q4[18]),
        .O(ram0_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6__1
       (.I0(q2[18]),
        .I1(Q),
        .I2(input_B_V_q5[18]),
        .O(ram1_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6__2
       (.I0(input_B_V_q3[18]),
        .I1(Q),
        .I2(input_B_V_q6[18]),
        .O(ram2_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6__3
       (.I0(input_B_V_q4[18]),
        .I1(Q),
        .I2(q7[18]),
        .O(ram3_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6__4
       (.I0(input_B_V_q5[18]),
        .I1(Q),
        .I2(q8[18]),
        .O(ram4_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_6__5
       (.I0(input_B_V_q6[18]),
        .I1(Q),
        .I2(q9[18]),
        .O(ram5_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7
       (.I0(q0[17]),
        .I1(Q),
        .I2(input_B_V_q3[17]),
        .O(ram0_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7__0
       (.I0(q1[17]),
        .I1(Q),
        .I2(input_B_V_q4[17]),
        .O(ram0_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7__1
       (.I0(q2[17]),
        .I1(Q),
        .I2(input_B_V_q5[17]),
        .O(ram1_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7__2
       (.I0(input_B_V_q3[17]),
        .I1(Q),
        .I2(input_B_V_q6[17]),
        .O(ram2_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7__3
       (.I0(input_B_V_q4[17]),
        .I1(Q),
        .I2(q7[17]),
        .O(ram3_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7__4
       (.I0(input_B_V_q5[17]),
        .I1(Q),
        .I2(q8[17]),
        .O(ram4_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout__0_i_7__5
       (.I0(input_B_V_q6[17]),
        .I1(Q),
        .I2(q9[17]),
        .O(ram5_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10
       (.I0(q0[8]),
        .I1(Q),
        .I2(input_B_V_q3[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10__0
       (.I0(q1[7]),
        .I1(Q),
        .I2(input_B_V_q4[7]),
        .O(ram0_reg_2[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10__1
       (.I0(q2[7]),
        .I1(Q),
        .I2(input_B_V_q5[7]),
        .O(ram1_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10__2
       (.I0(input_B_V_q3[7]),
        .I1(Q),
        .I2(input_B_V_q6[7]),
        .O(ram2_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10__3
       (.I0(input_B_V_q4[8]),
        .I1(Q),
        .I2(q7[8]),
        .O(ram3_reg_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10__4
       (.I0(input_B_V_q5[7]),
        .I1(Q),
        .I2(q8[7]),
        .O(ram4_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10__5
       (.I0(input_B_V_q6[7]),
        .I1(Q),
        .I2(q9[7]),
        .O(ram5_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11
       (.I0(q0[7]),
        .I1(Q),
        .I2(input_B_V_q3[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11__0
       (.I0(q1[6]),
        .I1(Q),
        .I2(input_B_V_q4[6]),
        .O(ram0_reg_2[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11__1
       (.I0(q2[6]),
        .I1(Q),
        .I2(input_B_V_q5[6]),
        .O(ram1_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11__2
       (.I0(input_B_V_q3[6]),
        .I1(Q),
        .I2(input_B_V_q6[6]),
        .O(ram2_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11__3
       (.I0(input_B_V_q4[7]),
        .I1(Q),
        .I2(q7[7]),
        .O(ram3_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11__4
       (.I0(input_B_V_q5[6]),
        .I1(Q),
        .I2(q8[6]),
        .O(ram4_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11__5
       (.I0(input_B_V_q6[6]),
        .I1(Q),
        .I2(q9[6]),
        .O(ram5_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12
       (.I0(q0[6]),
        .I1(Q),
        .I2(input_B_V_q3[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12__0
       (.I0(q1[5]),
        .I1(Q),
        .I2(input_B_V_q4[5]),
        .O(ram0_reg_2[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12__1
       (.I0(q2[5]),
        .I1(Q),
        .I2(input_B_V_q5[5]),
        .O(ram1_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12__2
       (.I0(input_B_V_q3[5]),
        .I1(Q),
        .I2(input_B_V_q6[5]),
        .O(ram2_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12__3
       (.I0(input_B_V_q4[6]),
        .I1(Q),
        .I2(q7[6]),
        .O(ram3_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12__4
       (.I0(input_B_V_q5[5]),
        .I1(Q),
        .I2(q8[5]),
        .O(ram4_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12__5
       (.I0(input_B_V_q6[5]),
        .I1(Q),
        .I2(q9[5]),
        .O(ram5_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13
       (.I0(q0[5]),
        .I1(Q),
        .I2(input_B_V_q3[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13__0
       (.I0(q1[4]),
        .I1(Q),
        .I2(input_B_V_q4[4]),
        .O(ram0_reg_2[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13__1
       (.I0(q2[4]),
        .I1(Q),
        .I2(input_B_V_q5[4]),
        .O(ram1_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13__2
       (.I0(input_B_V_q3[4]),
        .I1(Q),
        .I2(input_B_V_q6[4]),
        .O(ram2_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13__3
       (.I0(input_B_V_q4[5]),
        .I1(Q),
        .I2(q7[5]),
        .O(ram3_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13__4
       (.I0(input_B_V_q5[4]),
        .I1(Q),
        .I2(q8[4]),
        .O(ram4_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13__5
       (.I0(input_B_V_q6[4]),
        .I1(Q),
        .I2(q9[4]),
        .O(ram5_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14
       (.I0(q0[4]),
        .I1(Q),
        .I2(input_B_V_q3[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14__0
       (.I0(q1[3]),
        .I1(Q),
        .I2(input_B_V_q4[3]),
        .O(ram0_reg_2[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14__1
       (.I0(q2[3]),
        .I1(Q),
        .I2(input_B_V_q5[3]),
        .O(ram1_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14__2
       (.I0(input_B_V_q3[3]),
        .I1(Q),
        .I2(input_B_V_q6[3]),
        .O(ram2_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14__3
       (.I0(input_B_V_q4[4]),
        .I1(Q),
        .I2(q7[4]),
        .O(ram3_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14__4
       (.I0(input_B_V_q5[3]),
        .I1(Q),
        .I2(q8[3]),
        .O(ram4_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14__5
       (.I0(input_B_V_q6[3]),
        .I1(Q),
        .I2(q9[3]),
        .O(ram5_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15
       (.I0(q0[3]),
        .I1(Q),
        .I2(input_B_V_q3[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15__0
       (.I0(q1[2]),
        .I1(Q),
        .I2(input_B_V_q4[2]),
        .O(ram0_reg_2[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15__1
       (.I0(q2[2]),
        .I1(Q),
        .I2(input_B_V_q5[2]),
        .O(ram1_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15__2
       (.I0(input_B_V_q3[2]),
        .I1(Q),
        .I2(input_B_V_q6[2]),
        .O(ram2_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15__3
       (.I0(input_B_V_q4[3]),
        .I1(Q),
        .I2(q7[3]),
        .O(ram3_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15__4
       (.I0(input_B_V_q5[2]),
        .I1(Q),
        .I2(q8[2]),
        .O(ram4_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15__5
       (.I0(input_B_V_q6[2]),
        .I1(Q),
        .I2(q9[2]),
        .O(ram5_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16
       (.I0(q0[2]),
        .I1(Q),
        .I2(input_B_V_q3[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16__0
       (.I0(q1[1]),
        .I1(Q),
        .I2(input_B_V_q4[1]),
        .O(ram0_reg_2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16__1
       (.I0(q2[1]),
        .I1(Q),
        .I2(input_B_V_q5[1]),
        .O(ram1_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16__2
       (.I0(input_B_V_q3[1]),
        .I1(Q),
        .I2(input_B_V_q6[1]),
        .O(ram2_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16__3
       (.I0(input_B_V_q4[2]),
        .I1(Q),
        .I2(q7[2]),
        .O(ram3_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16__4
       (.I0(input_B_V_q5[1]),
        .I1(Q),
        .I2(q8[1]),
        .O(ram4_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_16__5
       (.I0(input_B_V_q6[1]),
        .I1(Q),
        .I2(q9[1]),
        .O(ram5_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17
       (.I0(q0[1]),
        .I1(Q),
        .I2(input_B_V_q3[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17__0
       (.I0(q1[0]),
        .I1(Q),
        .I2(input_B_V_q4[0]),
        .O(ram0_reg_2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17__1
       (.I0(q2[0]),
        .I1(Q),
        .I2(input_B_V_q5[0]),
        .O(ram1_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17__2
       (.I0(input_B_V_q3[0]),
        .I1(Q),
        .I2(input_B_V_q6[0]),
        .O(ram2_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17__3
       (.I0(input_B_V_q4[1]),
        .I1(Q),
        .I2(q7[1]),
        .O(ram3_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17__4
       (.I0(input_B_V_q5[0]),
        .I1(Q),
        .I2(q8[0]),
        .O(ram4_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_17__5
       (.I0(input_B_V_q6[0]),
        .I1(Q),
        .I2(q9[0]),
        .O(ram5_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_18
       (.I0(q0[0]),
        .I1(Q),
        .I2(input_B_V_q3[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_18__0
       (.I0(input_B_V_q4[0]),
        .I1(Q),
        .I2(q7[0]),
        .O(ram3_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_1__0
       (.I0(q1[16]),
        .I1(Q),
        .I2(input_B_V_q4[16]),
        .O(ram0_reg_2[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_1__1
       (.I0(q2[16]),
        .I1(Q),
        .I2(input_B_V_q5[16]),
        .O(ram1_reg_1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_1__2
       (.I0(input_B_V_q3[16]),
        .I1(Q),
        .I2(input_B_V_q6[16]),
        .O(ram2_reg_1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_1__3
       (.I0(input_B_V_q5[16]),
        .I1(Q),
        .I2(q8[16]),
        .O(ram4_reg_1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_1__4
       (.I0(input_B_V_q6[16]),
        .I1(Q),
        .I2(q9[16]),
        .O(ram5_reg_1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2
       (.I0(q0[16]),
        .I1(Q),
        .I2(input_B_V_q3[16]),
        .O(B[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2__0
       (.I0(q1[15]),
        .I1(Q),
        .I2(input_B_V_q4[15]),
        .O(ram0_reg_2[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2__1
       (.I0(q2[15]),
        .I1(Q),
        .I2(input_B_V_q5[15]),
        .O(ram1_reg_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2__2
       (.I0(input_B_V_q3[15]),
        .I1(Q),
        .I2(input_B_V_q6[15]),
        .O(ram2_reg_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2__3
       (.I0(input_B_V_q4[16]),
        .I1(Q),
        .I2(q7[16]),
        .O(ram3_reg_1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2__4
       (.I0(input_B_V_q5[15]),
        .I1(Q),
        .I2(q8[15]),
        .O(ram4_reg_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2__5
       (.I0(input_B_V_q6[15]),
        .I1(Q),
        .I2(q9[15]),
        .O(ram5_reg_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3
       (.I0(q0[15]),
        .I1(Q),
        .I2(input_B_V_q3[15]),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3__0
       (.I0(q1[14]),
        .I1(Q),
        .I2(input_B_V_q4[14]),
        .O(ram0_reg_2[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3__1
       (.I0(q2[14]),
        .I1(Q),
        .I2(input_B_V_q5[14]),
        .O(ram1_reg_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3__2
       (.I0(input_B_V_q3[14]),
        .I1(Q),
        .I2(input_B_V_q6[14]),
        .O(ram2_reg_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3__3
       (.I0(input_B_V_q4[15]),
        .I1(Q),
        .I2(q7[15]),
        .O(ram3_reg_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3__4
       (.I0(input_B_V_q5[14]),
        .I1(Q),
        .I2(q8[14]),
        .O(ram4_reg_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3__5
       (.I0(input_B_V_q6[14]),
        .I1(Q),
        .I2(q9[14]),
        .O(ram5_reg_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4
       (.I0(q0[14]),
        .I1(Q),
        .I2(input_B_V_q3[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4__0
       (.I0(q1[13]),
        .I1(Q),
        .I2(input_B_V_q4[13]),
        .O(ram0_reg_2[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4__1
       (.I0(q2[13]),
        .I1(Q),
        .I2(input_B_V_q5[13]),
        .O(ram1_reg_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4__2
       (.I0(input_B_V_q3[13]),
        .I1(Q),
        .I2(input_B_V_q6[13]),
        .O(ram2_reg_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4__3
       (.I0(input_B_V_q4[14]),
        .I1(Q),
        .I2(q7[14]),
        .O(ram3_reg_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4__4
       (.I0(input_B_V_q5[13]),
        .I1(Q),
        .I2(q8[13]),
        .O(ram4_reg_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4__5
       (.I0(input_B_V_q6[13]),
        .I1(Q),
        .I2(q9[13]),
        .O(ram5_reg_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5
       (.I0(q0[13]),
        .I1(Q),
        .I2(input_B_V_q3[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5__0
       (.I0(q1[12]),
        .I1(Q),
        .I2(input_B_V_q4[12]),
        .O(ram0_reg_2[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5__1
       (.I0(q2[12]),
        .I1(Q),
        .I2(input_B_V_q5[12]),
        .O(ram1_reg_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5__2
       (.I0(input_B_V_q3[12]),
        .I1(Q),
        .I2(input_B_V_q6[12]),
        .O(ram2_reg_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5__3
       (.I0(input_B_V_q4[13]),
        .I1(Q),
        .I2(q7[13]),
        .O(ram3_reg_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5__4
       (.I0(input_B_V_q5[12]),
        .I1(Q),
        .I2(q8[12]),
        .O(ram4_reg_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5__5
       (.I0(input_B_V_q6[12]),
        .I1(Q),
        .I2(q9[12]),
        .O(ram5_reg_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6
       (.I0(q0[12]),
        .I1(Q),
        .I2(input_B_V_q3[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6__0
       (.I0(q1[11]),
        .I1(Q),
        .I2(input_B_V_q4[11]),
        .O(ram0_reg_2[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6__1
       (.I0(q2[11]),
        .I1(Q),
        .I2(input_B_V_q5[11]),
        .O(ram1_reg_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6__2
       (.I0(input_B_V_q3[11]),
        .I1(Q),
        .I2(input_B_V_q6[11]),
        .O(ram2_reg_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6__3
       (.I0(input_B_V_q4[12]),
        .I1(Q),
        .I2(q7[12]),
        .O(ram3_reg_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6__4
       (.I0(input_B_V_q5[11]),
        .I1(Q),
        .I2(q8[11]),
        .O(ram4_reg_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6__5
       (.I0(input_B_V_q6[11]),
        .I1(Q),
        .I2(q9[11]),
        .O(ram5_reg_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7
       (.I0(q0[11]),
        .I1(Q),
        .I2(input_B_V_q3[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7__0
       (.I0(q1[10]),
        .I1(Q),
        .I2(input_B_V_q4[10]),
        .O(ram0_reg_2[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7__1
       (.I0(q2[10]),
        .I1(Q),
        .I2(input_B_V_q5[10]),
        .O(ram1_reg_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7__2
       (.I0(input_B_V_q3[10]),
        .I1(Q),
        .I2(input_B_V_q6[10]),
        .O(ram2_reg_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7__3
       (.I0(input_B_V_q4[11]),
        .I1(Q),
        .I2(q7[11]),
        .O(ram3_reg_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7__4
       (.I0(input_B_V_q5[10]),
        .I1(Q),
        .I2(q8[10]),
        .O(ram4_reg_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7__5
       (.I0(input_B_V_q6[10]),
        .I1(Q),
        .I2(q9[10]),
        .O(ram5_reg_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8
       (.I0(q0[10]),
        .I1(Q),
        .I2(input_B_V_q3[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8__0
       (.I0(q1[9]),
        .I1(Q),
        .I2(input_B_V_q4[9]),
        .O(ram0_reg_2[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8__1
       (.I0(q2[9]),
        .I1(Q),
        .I2(input_B_V_q5[9]),
        .O(ram1_reg_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8__2
       (.I0(input_B_V_q3[9]),
        .I1(Q),
        .I2(input_B_V_q6[9]),
        .O(ram2_reg_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8__3
       (.I0(input_B_V_q4[10]),
        .I1(Q),
        .I2(q7[10]),
        .O(ram3_reg_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8__4
       (.I0(input_B_V_q5[9]),
        .I1(Q),
        .I2(q8[9]),
        .O(ram4_reg_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8__5
       (.I0(input_B_V_q6[9]),
        .I1(Q),
        .I2(q9[9]),
        .O(ram5_reg_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9
       (.I0(q0[9]),
        .I1(Q),
        .I2(input_B_V_q3[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9__0
       (.I0(q1[8]),
        .I1(Q),
        .I2(input_B_V_q4[8]),
        .O(ram0_reg_2[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9__1
       (.I0(q2[8]),
        .I1(Q),
        .I2(input_B_V_q5[8]),
        .O(ram1_reg_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9__2
       (.I0(input_B_V_q3[8]),
        .I1(Q),
        .I2(input_B_V_q6[8]),
        .O(ram2_reg_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9__3
       (.I0(input_B_V_q4[9]),
        .I1(Q),
        .I2(q7[9]),
        .O(ram3_reg_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9__4
       (.I0(input_B_V_q5[8]),
        .I1(Q),
        .I2(q8[8]),
        .O(ram4_reg_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9__5
       (.I0(input_B_V_q6[8]),
        .I1(Q),
        .I2(q9[8]),
        .O(ram5_reg_1[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "512" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,address5[8],address1,address5[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram0_reg_DOADO_UNCONNECTED[31:24],q0}),
        .DOBDO({NLW_ram0_reg_DOBDO_UNCONNECTED[31:24],q1}),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram0_reg_3),
        .ENBWREN(ce6),
        .INJECTDBITERR(NLW_ram0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram1_reg
       (.ADDRARDADDR({address5[8],address3[4],address2,address5[3:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q2[15:0]),
        .DOBDO({NLW_ram1_reg_DOBDO_UNCONNECTED[15:8],q2[23:16]}),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram2_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram2_reg
       (.ADDRARDADDR({address5[8],address3,address5[2:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(input_B_V_q3[15:0]),
        .DOBDO({NLW_ram2_reg_DOBDO_UNCONNECTED[15:8],input_B_V_q3[23:16]}),
        .DOPADOP(NLW_ram2_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram2_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram3_reg
       (.ADDRARDADDR({address5[8],address4,address1[1:0],address5[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(input_B_V_q4[15:0]),
        .DOBDO({NLW_ram3_reg_DOBDO_UNCONNECTED[15:8],input_B_V_q4[23:16]}),
        .DOPADOP(NLW_ram3_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram3_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram4_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram4_reg
       (.ADDRARDADDR({address5,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(input_B_V_q5[15:0]),
        .DOBDO({NLW_ram4_reg_DOBDO_UNCONNECTED[15:8],input_B_V_q5[23:16]}),
        .DOPADOP(NLW_ram4_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram4_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram5_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram5_reg
       (.ADDRARDADDR({address6,address1[0],address5[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(input_B_V_q6[15:0]),
        .DOBDO({NLW_ram5_reg_DOBDO_UNCONNECTED[15:8],input_B_V_q6[23:16]}),
        .DOPADOP(NLW_ram5_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram5_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce6),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram6_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram6_reg
       (.ADDRARDADDR({address8[7],1'b0,address7,address8[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q7[15:0]),
        .DOBDO({NLW_ram6_reg_DOBDO_UNCONNECTED[15:8],q7[23:16]}),
        .DOPADOP(NLW_ram6_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram6_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce9),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram7_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram7_reg
       (.ADDRARDADDR({1'b0,address8,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q8[15:0]),
        .DOBDO({NLW_ram7_reg_DOBDO_UNCONNECTED[15:8],q8[23:16]}),
        .DOPADOP(NLW_ram7_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram7_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce9),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d24" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/input_B_V_U/ram8_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram8_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,address9,address7[0],address8[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(d0[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,d0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q9[15:0]),
        .DOBDO({NLW_ram8_reg_DOBDO_UNCONNECTED[15:8],q9[23:16]}),
        .DOPADOP(NLW_ram8_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram8_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ce9),
        .ENBWREN(we0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram0_reg_3,ram0_reg_3,ram0_reg_3,ram0_reg_3}));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_MM_L1_MM_L2
   (ap_rst_n_inv,
    Q,
    ap_enable_reg_pp0_iter6,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0,
    address8,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1,
    address7,
    address9,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6,
    address5,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0,
    \select_ln96_2_reg_2006_reg[7]_0 ,
    \select_ln96_reg_1997_reg[4]_0 ,
    address4,
    address2,
    \select_ln96_2_reg_2006_reg[7]_1 ,
    address1,
    \select_ln96_2_reg_2006_reg[6]_0 ,
    address3,
    WEBWE,
    \ap_CS_fsm_reg[0]_0 ,
    D,
    ce6,
    ce9,
    address0,
    ap_enable_reg_pp0_iter1_reg_0,
    WEA,
    \ap_CS_fsm_reg[6] ,
    add_ln1393_18_fu_1941_p2,
    ap_clk,
    B,
    q0,
    dout__0,
    dout,
    q1,
    dout__0_0,
    dout_0,
    q2,
    dout__0_1,
    q7,
    q3,
    dout_1,
    q4,
    dout__0_2,
    dout_2,
    q5,
    dout__0_3,
    dout_3,
    q6,
    dout__0_4,
    dout_4,
    dout_5,
    dout__0_5,
    dout__0_6,
    q8,
    dout__0_7,
    q9,
    dout__0_8,
    dout__0_9,
    dout__0_10,
    ap_rst_n,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg,
    \ap_CS_fsm_reg[8] ,
    we0,
    ram0_reg,
    ram0_reg_0,
    ram0_reg_1);
  output ap_rst_n_inv;
  output [0:0]Q;
  output ap_enable_reg_pp0_iter6;
  output [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3;
  output [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0;
  output [7:0]address8;
  output [5:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1;
  output [4:0]address7;
  output [2:0]address9;
  output [5:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6;
  output [6:0]address5;
  output [5:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0;
  output [5:0]\select_ln96_2_reg_2006_reg[7]_0 ;
  output [4:0]\select_ln96_reg_1997_reg[4]_0 ;
  output [3:0]address4;
  output [2:0]address2;
  output [6:0]\select_ln96_2_reg_2006_reg[7]_1 ;
  output [5:0]address1;
  output [6:0]\select_ln96_2_reg_2006_reg[6]_0 ;
  output [7:0]address3;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [1:0]D;
  output ce6;
  output ce9;
  output [2:0]address0;
  output [8:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[6] ;
  output [23:0]add_ln1393_18_fu_1941_p2;
  input ap_clk;
  input [16:0]B;
  input [23:0]q0;
  input [6:0]dout__0;
  input [16:0]dout;
  input [23:0]q1;
  input [6:0]dout__0_0;
  input [16:0]dout_0;
  input [23:0]q2;
  input [6:0]dout__0_1;
  input [23:0]q7;
  input [23:0]q3;
  input [16:0]dout_1;
  input [23:0]q4;
  input [6:0]dout__0_2;
  input [16:0]dout_2;
  input [23:0]q5;
  input [6:0]dout__0_3;
  input [16:0]dout_3;
  input [23:0]q6;
  input [6:0]dout__0_4;
  input [16:0]dout_4;
  input [23:0]dout_5;
  input [6:0]dout__0_5;
  input [23:0]dout__0_6;
  input [23:0]q8;
  input [23:0]dout__0_7;
  input [23:0]q9;
  input [23:0]dout__0_8;
  input [23:0]dout__0_9;
  input [23:0]dout__0_10;
  input ap_rst_n;
  input grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[8] ;
  input we0;
  input ram0_reg;
  input [2:0]ram0_reg_0;
  input [8:0]ram0_reg_1;

  wire [16:0]B;
  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [8:1]add_ln105_1_fu_1235_p2;
  wire \add_ln105_1_reg_2251[4]__0_i_2_n_0 ;
  wire \add_ln105_1_reg_2251[4]__0_i_3_n_0 ;
  wire \add_ln105_1_reg_2251[4]__0_i_4_n_0 ;
  wire \add_ln105_1_reg_2251[8]__0_i_2_n_0 ;
  wire \add_ln105_1_reg_2251[8]__0_i_3_n_0 ;
  wire \add_ln105_1_reg_2251[8]__0_i_4_n_0 ;
  wire \add_ln105_1_reg_2251[8]__0_i_5_n_0 ;
  wire \add_ln105_1_reg_2251[8]__0_i_6_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[0]_srl5_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[1]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[2]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[3]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[4]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[5]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[6]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[7]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_pp0_iter5_reg_reg[8]_srl4_n_0 ;
  wire \add_ln105_1_reg_2251_reg[1]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[2]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[3]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[4]__0_i_1_n_0 ;
  wire \add_ln105_1_reg_2251_reg[4]__0_i_1_n_1 ;
  wire \add_ln105_1_reg_2251_reg[4]__0_i_1_n_2 ;
  wire \add_ln105_1_reg_2251_reg[4]__0_i_1_n_3 ;
  wire \add_ln105_1_reg_2251_reg[4]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[5]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[6]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[7]__0_n_0 ;
  wire \add_ln105_1_reg_2251_reg[8]__0_i_1_n_1 ;
  wire \add_ln105_1_reg_2251_reg[8]__0_i_1_n_2 ;
  wire \add_ln105_1_reg_2251_reg[8]__0_i_1_n_3 ;
  wire \add_ln105_1_reg_2251_reg[8]__0_n_0 ;
  wire [36:13]add_ln1393_10_fu_1757_p2;
  wire [36:13]add_ln1393_11_fu_1780_p2;
  wire [36:13]add_ln1393_12_fu_1802_p2;
  wire [36:13]add_ln1393_13_fu_1825_p2;
  wire [36:13]add_ln1393_14_fu_1847_p2;
  wire [36:13]add_ln1393_15_fu_1870_p2;
  wire [36:13]add_ln1393_16_fu_1892_p2;
  wire [36:13]add_ln1393_17_fu_1915_p2;
  wire [23:0]add_ln1393_18_fu_1941_p2;
  wire [36:13]add_ln1393_1_fu_1458_p2;
  wire [36:13]add_ln1393_2_fu_1577_p2;
  wire [36:13]add_ln1393_3_fu_1600_p2;
  wire [36:13]add_ln1393_4_fu_1622_p2;
  wire [36:13]add_ln1393_5_fu_1645_p2;
  wire [36:13]add_ln1393_6_fu_1667_p2;
  wire [36:13]add_ln1393_7_fu_1690_p2;
  wire [36:13]add_ln1393_8_fu_1712_p2;
  wire [36:13]add_ln1393_9_fu_1735_p2;
  wire [36:13]add_ln1393_fu_1435_p2;
  wire [8:0]add_ln96_17_fu_691_p2;
  wire [4:0]add_ln96_fu_700_p2;
  wire [4:0]add_ln96_reg_1987;
  wire add_ln96_reg_19870;
  wire [4:0]add_ln98_fu_1016_p2;
  wire [2:0]address0;
  wire [5:0]address1;
  wire [2:0]address2;
  wire [7:0]address3;
  wire [3:0]address4;
  wire [6:0]address5;
  wire [4:0]address7;
  wire [7:0]address8;
  wire [2:0]address9;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire [8:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]ap_sig_allocacmp_row_1;
  wire ce6;
  wire ce9;
  wire [4:0]col_fu_136;
  wire col_fu_1360;
  wire col_fu_13601_out;
  wire [16:0]dout;
  wire [16:0]dout_0;
  wire [16:0]dout_1;
  wire [16:0]dout_2;
  wire [16:0]dout_3;
  wire [16:0]dout_4;
  wire [23:0]dout_5;
  wire [6:0]dout__0;
  wire [6:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire [23:0]dout__0_10;
  wire [6:0]dout__0_2;
  wire [6:0]dout__0_3;
  wire [6:0]dout__0_4;
  wire [6:0]dout__0_5;
  wire [23:0]dout__0_6;
  wire [23:0]dout__0_7;
  wire [23:0]dout__0_8;
  wire [23:0]dout__0_9;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_ready;
  wire grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  wire [5:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0;
  wire [5:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1;
  wire [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3;
  wire [5:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6;
  wire [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0;
  wire icmp_ln96_fu_685_p2;
  wire \icmp_ln96_reg_1983[0]_i_2_n_0 ;
  wire \icmp_ln96_reg_1983_reg_n_0_[0] ;
  wire icmp_ln98_reg_1992;
  wire indvar_flatten34_fu_144;
  wire \indvar_flatten34_fu_144[7]_i_2_n_0 ;
  wire \indvar_flatten34_fu_144_reg_n_0_[0] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[1] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[2] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[3] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[4] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[5] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[6] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[7] ;
  wire \indvar_flatten34_fu_144_reg_n_0_[8] ;
  wire mul_24s_24s_37_1_1_U13_n_0;
  wire mul_24s_24s_37_1_1_U13_n_1;
  wire mul_24s_24s_37_1_1_U13_n_2;
  wire mul_24s_24s_37_1_1_U13_n_3;
  wire mul_24s_24s_37_1_1_U32_n_5;
  wire [16:12]mul_ln1393_10_fu_1485_p2;
  wire [36:17]mul_ln1393_10_reg_2331;
  wire [36:17]mul_ln1393_10_reg_2331_pp0_iter3_reg;
  wire \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[12]_srl2_n_0 ;
  wire \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[13]_srl2_n_0 ;
  wire \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[14]_srl2_n_0 ;
  wire \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[15]_srl2_n_0 ;
  wire \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[16]_srl2_n_0 ;
  wire [36:12]mul_ln1393_10_reg_2331_pp0_iter4_reg;
  wire [16:12]mul_ln1393_11_fu_1495_p2;
  wire [36:17]mul_ln1393_11_reg_2336;
  wire [36:17]mul_ln1393_11_reg_2336_pp0_iter3_reg;
  wire \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[12]_srl2_n_0 ;
  wire \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[13]_srl2_n_0 ;
  wire \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[14]_srl2_n_0 ;
  wire \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[15]_srl2_n_0 ;
  wire \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[16]_srl2_n_0 ;
  wire [36:12]mul_ln1393_11_reg_2336_pp0_iter4_reg;
  wire [16:12]mul_ln1393_12_fu_1505_p2;
  wire [36:17]mul_ln1393_12_reg_2341;
  wire [36:17]mul_ln1393_12_reg_2341_pp0_iter3_reg;
  wire \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[12]_srl2_n_0 ;
  wire \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[13]_srl2_n_0 ;
  wire \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[14]_srl2_n_0 ;
  wire \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[15]_srl2_n_0 ;
  wire \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[16]_srl2_n_0 ;
  wire [36:12]mul_ln1393_12_reg_2341_pp0_iter4_reg;
  wire [16:12]mul_ln1393_13_fu_1515_p2;
  wire [36:17]mul_ln1393_13_reg_2346;
  wire [36:17]mul_ln1393_13_reg_2346_pp0_iter3_reg;
  wire \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[12]_srl2_n_0 ;
  wire \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[13]_srl2_n_0 ;
  wire \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[14]_srl2_n_0 ;
  wire \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[15]_srl2_n_0 ;
  wire \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[16]_srl2_n_0 ;
  wire [36:12]mul_ln1393_13_reg_2346_pp0_iter4_reg;
  wire [16:12]mul_ln1393_14_fu_1525_p2;
  wire [36:17]mul_ln1393_14_reg_2351;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[12]_srl3_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[13]_srl3_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[14]_srl3_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[15]_srl3_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[16]_srl3_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[17]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[18]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[19]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[20]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[21]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[22]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[23]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[24]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[25]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[26]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[27]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[28]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[29]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[30]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[31]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[32]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[33]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[34]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[35]_srl2_n_0 ;
  wire \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[36]_srl2_n_0 ;
  wire [36:12]mul_ln1393_14_reg_2351_pp0_iter5_reg;
  wire [16:12]mul_ln1393_15_fu_1534_p2;
  wire [36:17]mul_ln1393_15_reg_2356;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[12]_srl3_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[13]_srl3_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[14]_srl3_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[15]_srl3_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[16]_srl3_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[17]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[18]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[19]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[20]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[21]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[22]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[23]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[24]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[25]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[26]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[27]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[28]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[29]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[30]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[31]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[32]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[33]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[34]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[35]_srl2_n_0 ;
  wire \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[36]_srl2_n_0 ;
  wire [36:12]mul_ln1393_15_reg_2356_pp0_iter5_reg;
  wire [16:12]mul_ln1393_16_fu_1544_p2;
  wire [36:17]mul_ln1393_16_reg_2361;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[12]_srl3_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[13]_srl3_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[14]_srl3_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[15]_srl3_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[16]_srl3_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[17]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[18]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[19]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[20]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[21]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[22]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[23]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[24]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[25]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[26]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[27]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[28]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[29]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[30]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[31]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[32]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[33]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[34]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[35]_srl2_n_0 ;
  wire \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[36]_srl2_n_0 ;
  wire [36:12]mul_ln1393_16_reg_2361_pp0_iter5_reg;
  wire [16:12]mul_ln1393_17_fu_1554_p2;
  wire [36:17]mul_ln1393_17_reg_2366;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[12]_srl3_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[13]_srl3_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[14]_srl3_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[15]_srl3_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[16]_srl3_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[17]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[18]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[19]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[20]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[21]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[22]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[23]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[24]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[25]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[26]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[27]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[28]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[29]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[30]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[31]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[32]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[33]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[34]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[35]_srl2_n_0 ;
  wire \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[36]_srl2_n_0 ;
  wire [36:12]mul_ln1393_17_reg_2366_pp0_iter5_reg;
  wire [16:12]mul_ln1393_18_fu_1564_p2;
  wire [36:17]mul_ln1393_18_reg_2371;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[12]_srl4_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[13]_srl4_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[14]_srl4_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[15]_srl4_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[16]_srl4_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[17]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[18]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[19]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[20]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[21]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[22]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[23]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[24]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[25]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[26]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[27]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[28]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[29]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[30]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[31]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[32]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[33]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[34]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[35]_srl3_n_0 ;
  wire \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[36]_srl3_n_0 ;
  wire [36:12]mul_ln1393_18_reg_2371_pp0_iter6_reg;
  wire [16:12]mul_ln1393_1_fu_1314_p2;
  wire [16:12]mul_ln1393_1_reg_2281;
  wire [16:12]mul_ln1393_2_fu_1324_p2;
  wire [16:12]mul_ln1393_2_reg_2286;
  wire [16:12]mul_ln1393_3_fu_1334_p2;
  wire [16:12]mul_ln1393_3_reg_2291;
  wire [16:12]mul_ln1393_4_fu_1344_p2;
  wire [36:12]mul_ln1393_4_reg_2296;
  wire [36:12]mul_ln1393_4_reg_2296_pp0_iter2_reg;
  wire [16:12]mul_ln1393_5_fu_1354_p2;
  wire [36:12]mul_ln1393_5_reg_2301;
  wire [36:12]mul_ln1393_5_reg_2301_pp0_iter2_reg;
  wire [16:12]mul_ln1393_6_fu_1364_p2;
  wire [36:12]mul_ln1393_6_reg_2306;
  wire [36:12]mul_ln1393_6_reg_2306_pp0_iter2_reg;
  wire [16:12]mul_ln1393_7_fu_1373_p2;
  wire [36:12]mul_ln1393_7_reg_2311;
  wire [36:12]mul_ln1393_7_reg_2311_pp0_iter2_reg;
  wire [16:12]mul_ln1393_8_fu_1382_p2;
  wire [36:17]mul_ln1393_8_reg_2316;
  wire [36:17]mul_ln1393_8_reg_2316_pp0_iter2_reg;
  wire \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[12]_srl2_n_0 ;
  wire \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[13]_srl2_n_0 ;
  wire \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[14]_srl2_n_0 ;
  wire \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[15]_srl2_n_0 ;
  wire \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[16]_srl2_n_0 ;
  wire [36:12]mul_ln1393_8_reg_2316_pp0_iter3_reg;
  wire [16:12]mul_ln1393_9_fu_1476_p2;
  wire [36:12]mul_ln1393_9_reg_2326;
  wire [36:12]mul_ln1393_9_reg_2326_pp0_iter3_reg;
  wire [16:12]mul_ln1393_fu_1294_p2;
  wire [36:12]mul_ln1393_reg_2271;
  wire [8:4]p_shl_fu_1031_p3;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [23:0]q2;
  wire [23:0]q3;
  wire [23:0]q4;
  wire [23:0]q5;
  wire [23:0]q6;
  wire [23:0]q7;
  wire [23:0]q8;
  wire [23:0]q9;
  wire ram0_reg;
  wire [2:0]ram0_reg_0;
  wire [8:0]ram0_reg_1;
  wire ram0_reg_i_12__0_n_3;
  wire ram0_reg_i_13__0_n_0;
  wire ram0_reg_i_13__0_n_1;
  wire ram0_reg_i_13__0_n_2;
  wire ram0_reg_i_13__0_n_3;
  wire ram0_reg_i_14__0_n_0;
  wire ram0_reg_i_14__0_n_1;
  wire ram0_reg_i_14__0_n_2;
  wire ram0_reg_i_14__0_n_3;
  wire ram0_reg_i_18_n_3;
  wire ram0_reg_i_19_n_0;
  wire ram0_reg_i_20_n_0;
  wire ram0_reg_i_21_n_0;
  wire ram0_reg_i_22_n_0;
  wire ram1_reg_i_10_n_0;
  wire ram1_reg_i_11_n_0;
  wire ram1_reg_i_12_n_0;
  wire ram1_reg_i_13_n_0;
  wire ram1_reg_i_1__0_n_2;
  wire ram1_reg_i_1__0_n_3;
  wire ram1_reg_i_2__0_n_0;
  wire ram1_reg_i_2__0_n_1;
  wire ram1_reg_i_2__0_n_2;
  wire ram1_reg_i_2__0_n_3;
  wire ram1_reg_i_4__0_n_0;
  wire ram1_reg_i_5__0_n_0;
  wire ram1_reg_i_6_n_0;
  wire ram1_reg_i_7_n_0;
  wire ram1_reg_i_8_n_0;
  wire ram1_reg_i_9_n_0;
  wire ram2_reg_i_10_n_0;
  wire ram2_reg_i_11_n_0;
  wire ram2_reg_i_12_n_0;
  wire ram2_reg_i_13_n_0;
  wire ram2_reg_i_1__0_n_1;
  wire ram2_reg_i_1__0_n_2;
  wire ram2_reg_i_1__0_n_3;
  wire ram2_reg_i_2__0_n_0;
  wire ram2_reg_i_2__0_n_1;
  wire ram2_reg_i_2__0_n_2;
  wire ram2_reg_i_2__0_n_3;
  wire ram2_reg_i_3_n_0;
  wire ram2_reg_i_4__0_n_0;
  wire ram2_reg_i_5_n_0;
  wire ram2_reg_i_6_n_0;
  wire ram2_reg_i_7_n_0;
  wire ram2_reg_i_8_n_0;
  wire ram2_reg_i_9_n_0;
  wire ram3_reg_i_8_n_0;
  wire ram5_reg_i_8_n_0;
  wire ram5_reg_i_9_n_0;
  wire ram7_reg_i_7_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_12_n_1;
  wire ram_reg_i_12_n_2;
  wire ram_reg_i_12_n_3;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_13_n_1;
  wire ram_reg_i_13_n_2;
  wire ram_reg_i_13_n_3;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_14_n_1;
  wire ram_reg_i_14_n_2;
  wire ram_reg_i_14_n_3;
  wire ram_reg_i_15_n_0;
  wire ram_reg_i_15_n_1;
  wire ram_reg_i_15_n_2;
  wire ram_reg_i_15_n_3;
  wire ram_reg_i_16_n_0;
  wire ram_reg_i_16_n_1;
  wire ram_reg_i_16_n_2;
  wire ram_reg_i_16_n_3;
  wire ram_reg_i_18_n_0;
  wire ram_reg_i_18_n_1;
  wire ram_reg_i_18_n_2;
  wire ram_reg_i_18_n_3;
  wire ram_reg_i_21_n_0;
  wire ram_reg_i_22_n_0;
  wire ram_reg_i_23_n_0;
  wire ram_reg_i_24_n_0;
  wire ram_reg_i_25_n_0;
  wire ram_reg_i_26_n_0;
  wire ram_reg_i_27_n_0;
  wire ram_reg_i_28_n_0;
  wire ram_reg_i_29_n_0;
  wire ram_reg_i_30_n_0;
  wire ram_reg_i_31_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_33_n_0;
  wire ram_reg_i_34_n_0;
  wire ram_reg_i_35_n_0;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_37_n_0;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_39_n_0;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_41_n_0;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_43_n_0;
  wire ram_reg_i_44_n_0;
  wire reg_5630;
  wire [4:0]row_1_reg_1978;
  wire [4:0]row_fu_140;
  wire [4:0]select_ln96_1_fu_790_p3;
  wire select_ln96_1_reg_20450;
  wire [8:4]select_ln96_2_fu_746_p3;
  wire [6:0]\select_ln96_2_reg_2006_reg[6]_0 ;
  wire [5:0]\select_ln96_2_reg_2006_reg[7]_0 ;
  wire [6:0]\select_ln96_2_reg_2006_reg[7]_1 ;
  wire [4:4]select_ln96_reg_1997;
  wire [4:0]\select_ln96_reg_1997_reg[4]_0 ;
  wire [36:13]shl_ln884_11_fu_1795_p3;
  wire [36:13]shl_ln884_13_fu_1840_p3;
  wire [36:13]shl_ln884_15_fu_1885_p3;
  wire [36:13]shl_ln884_17_fu_1934_p3;
  wire [36:13]shl_ln884_2_fu_1570_p3;
  wire [36:13]shl_ln884_4_fu_1615_p3;
  wire [36:13]shl_ln884_6_fu_1660_p3;
  wire [36:13]shl_ln884_8_fu_1705_p3;
  wire [36:13]shl_ln884_s_fu_1750_p3;
  wire [16:13]shl_ln_fu_1428_p3;
  wire \tmp_11_reg_2381[10]_i_10_n_0 ;
  wire \tmp_11_reg_2381[10]_i_3_n_0 ;
  wire \tmp_11_reg_2381[10]_i_4_n_0 ;
  wire \tmp_11_reg_2381[10]_i_5_n_0 ;
  wire \tmp_11_reg_2381[10]_i_6_n_0 ;
  wire \tmp_11_reg_2381[10]_i_7_n_0 ;
  wire \tmp_11_reg_2381[10]_i_8_n_0 ;
  wire \tmp_11_reg_2381[10]_i_9_n_0 ;
  wire \tmp_11_reg_2381[14]_i_10_n_0 ;
  wire \tmp_11_reg_2381[14]_i_3_n_0 ;
  wire \tmp_11_reg_2381[14]_i_4_n_0 ;
  wire \tmp_11_reg_2381[14]_i_5_n_0 ;
  wire \tmp_11_reg_2381[14]_i_6_n_0 ;
  wire \tmp_11_reg_2381[14]_i_7_n_0 ;
  wire \tmp_11_reg_2381[14]_i_8_n_0 ;
  wire \tmp_11_reg_2381[14]_i_9_n_0 ;
  wire \tmp_11_reg_2381[18]_i_10_n_0 ;
  wire \tmp_11_reg_2381[18]_i_3_n_0 ;
  wire \tmp_11_reg_2381[18]_i_4_n_0 ;
  wire \tmp_11_reg_2381[18]_i_5_n_0 ;
  wire \tmp_11_reg_2381[18]_i_6_n_0 ;
  wire \tmp_11_reg_2381[18]_i_7_n_0 ;
  wire \tmp_11_reg_2381[18]_i_8_n_0 ;
  wire \tmp_11_reg_2381[18]_i_9_n_0 ;
  wire \tmp_11_reg_2381[22]_i_10_n_0 ;
  wire \tmp_11_reg_2381[22]_i_3_n_0 ;
  wire \tmp_11_reg_2381[22]_i_4_n_0 ;
  wire \tmp_11_reg_2381[22]_i_5_n_0 ;
  wire \tmp_11_reg_2381[22]_i_6_n_0 ;
  wire \tmp_11_reg_2381[22]_i_7_n_0 ;
  wire \tmp_11_reg_2381[22]_i_8_n_0 ;
  wire \tmp_11_reg_2381[22]_i_9_n_0 ;
  wire \tmp_11_reg_2381[23]_i_2_n_0 ;
  wire \tmp_11_reg_2381[23]_i_4_n_0 ;
  wire \tmp_11_reg_2381[2]_i_3_n_0 ;
  wire \tmp_11_reg_2381[2]_i_4_n_0 ;
  wire \tmp_11_reg_2381[2]_i_5_n_0 ;
  wire \tmp_11_reg_2381[2]_i_6_n_0 ;
  wire \tmp_11_reg_2381[2]_i_7_n_0 ;
  wire \tmp_11_reg_2381[2]_i_8_n_0 ;
  wire \tmp_11_reg_2381[6]_i_10_n_0 ;
  wire \tmp_11_reg_2381[6]_i_3_n_0 ;
  wire \tmp_11_reg_2381[6]_i_4_n_0 ;
  wire \tmp_11_reg_2381[6]_i_5_n_0 ;
  wire \tmp_11_reg_2381[6]_i_6_n_0 ;
  wire \tmp_11_reg_2381[6]_i_7_n_0 ;
  wire \tmp_11_reg_2381[6]_i_8_n_0 ;
  wire \tmp_11_reg_2381[6]_i_9_n_0 ;
  wire \tmp_11_reg_2381_reg[10]_i_1_n_0 ;
  wire \tmp_11_reg_2381_reg[10]_i_1_n_1 ;
  wire \tmp_11_reg_2381_reg[10]_i_1_n_2 ;
  wire \tmp_11_reg_2381_reg[10]_i_1_n_3 ;
  wire \tmp_11_reg_2381_reg[10]_i_2_n_0 ;
  wire \tmp_11_reg_2381_reg[10]_i_2_n_1 ;
  wire \tmp_11_reg_2381_reg[10]_i_2_n_2 ;
  wire \tmp_11_reg_2381_reg[10]_i_2_n_3 ;
  wire \tmp_11_reg_2381_reg[14]_i_1_n_0 ;
  wire \tmp_11_reg_2381_reg[14]_i_1_n_1 ;
  wire \tmp_11_reg_2381_reg[14]_i_1_n_2 ;
  wire \tmp_11_reg_2381_reg[14]_i_1_n_3 ;
  wire \tmp_11_reg_2381_reg[14]_i_2_n_0 ;
  wire \tmp_11_reg_2381_reg[14]_i_2_n_1 ;
  wire \tmp_11_reg_2381_reg[14]_i_2_n_2 ;
  wire \tmp_11_reg_2381_reg[14]_i_2_n_3 ;
  wire \tmp_11_reg_2381_reg[18]_i_1_n_0 ;
  wire \tmp_11_reg_2381_reg[18]_i_1_n_1 ;
  wire \tmp_11_reg_2381_reg[18]_i_1_n_2 ;
  wire \tmp_11_reg_2381_reg[18]_i_1_n_3 ;
  wire \tmp_11_reg_2381_reg[18]_i_2_n_0 ;
  wire \tmp_11_reg_2381_reg[18]_i_2_n_1 ;
  wire \tmp_11_reg_2381_reg[18]_i_2_n_2 ;
  wire \tmp_11_reg_2381_reg[18]_i_2_n_3 ;
  wire \tmp_11_reg_2381_reg[22]_i_1_n_0 ;
  wire \tmp_11_reg_2381_reg[22]_i_1_n_1 ;
  wire \tmp_11_reg_2381_reg[22]_i_1_n_2 ;
  wire \tmp_11_reg_2381_reg[22]_i_1_n_3 ;
  wire \tmp_11_reg_2381_reg[22]_i_2_n_0 ;
  wire \tmp_11_reg_2381_reg[22]_i_2_n_1 ;
  wire \tmp_11_reg_2381_reg[22]_i_2_n_2 ;
  wire \tmp_11_reg_2381_reg[22]_i_2_n_3 ;
  wire \tmp_11_reg_2381_reg[2]_i_1_n_0 ;
  wire \tmp_11_reg_2381_reg[2]_i_1_n_1 ;
  wire \tmp_11_reg_2381_reg[2]_i_1_n_2 ;
  wire \tmp_11_reg_2381_reg[2]_i_1_n_3 ;
  wire \tmp_11_reg_2381_reg[2]_i_2_n_0 ;
  wire \tmp_11_reg_2381_reg[2]_i_2_n_1 ;
  wire \tmp_11_reg_2381_reg[2]_i_2_n_2 ;
  wire \tmp_11_reg_2381_reg[2]_i_2_n_3 ;
  wire \tmp_11_reg_2381_reg[6]_i_1_n_0 ;
  wire \tmp_11_reg_2381_reg[6]_i_1_n_1 ;
  wire \tmp_11_reg_2381_reg[6]_i_1_n_2 ;
  wire \tmp_11_reg_2381_reg[6]_i_1_n_3 ;
  wire \tmp_11_reg_2381_reg[6]_i_2_n_0 ;
  wire \tmp_11_reg_2381_reg[6]_i_2_n_1 ;
  wire \tmp_11_reg_2381_reg[6]_i_2_n_2 ;
  wire \tmp_11_reg_2381_reg[6]_i_2_n_3 ;
  wire \tmp_13_reg_2386[10]_i_10_n_0 ;
  wire \tmp_13_reg_2386[10]_i_3_n_0 ;
  wire \tmp_13_reg_2386[10]_i_4_n_0 ;
  wire \tmp_13_reg_2386[10]_i_5_n_0 ;
  wire \tmp_13_reg_2386[10]_i_6_n_0 ;
  wire \tmp_13_reg_2386[10]_i_7_n_0 ;
  wire \tmp_13_reg_2386[10]_i_8_n_0 ;
  wire \tmp_13_reg_2386[10]_i_9_n_0 ;
  wire \tmp_13_reg_2386[14]_i_10_n_0 ;
  wire \tmp_13_reg_2386[14]_i_3_n_0 ;
  wire \tmp_13_reg_2386[14]_i_4_n_0 ;
  wire \tmp_13_reg_2386[14]_i_5_n_0 ;
  wire \tmp_13_reg_2386[14]_i_6_n_0 ;
  wire \tmp_13_reg_2386[14]_i_7_n_0 ;
  wire \tmp_13_reg_2386[14]_i_8_n_0 ;
  wire \tmp_13_reg_2386[14]_i_9_n_0 ;
  wire \tmp_13_reg_2386[18]_i_10_n_0 ;
  wire \tmp_13_reg_2386[18]_i_3_n_0 ;
  wire \tmp_13_reg_2386[18]_i_4_n_0 ;
  wire \tmp_13_reg_2386[18]_i_5_n_0 ;
  wire \tmp_13_reg_2386[18]_i_6_n_0 ;
  wire \tmp_13_reg_2386[18]_i_7_n_0 ;
  wire \tmp_13_reg_2386[18]_i_8_n_0 ;
  wire \tmp_13_reg_2386[18]_i_9_n_0 ;
  wire \tmp_13_reg_2386[22]_i_10_n_0 ;
  wire \tmp_13_reg_2386[22]_i_3_n_0 ;
  wire \tmp_13_reg_2386[22]_i_4_n_0 ;
  wire \tmp_13_reg_2386[22]_i_5_n_0 ;
  wire \tmp_13_reg_2386[22]_i_6_n_0 ;
  wire \tmp_13_reg_2386[22]_i_7_n_0 ;
  wire \tmp_13_reg_2386[22]_i_8_n_0 ;
  wire \tmp_13_reg_2386[22]_i_9_n_0 ;
  wire \tmp_13_reg_2386[23]_i_2_n_0 ;
  wire \tmp_13_reg_2386[23]_i_4_n_0 ;
  wire \tmp_13_reg_2386[2]_i_3_n_0 ;
  wire \tmp_13_reg_2386[2]_i_4_n_0 ;
  wire \tmp_13_reg_2386[2]_i_5_n_0 ;
  wire \tmp_13_reg_2386[2]_i_6_n_0 ;
  wire \tmp_13_reg_2386[2]_i_7_n_0 ;
  wire \tmp_13_reg_2386[2]_i_8_n_0 ;
  wire \tmp_13_reg_2386[6]_i_10_n_0 ;
  wire \tmp_13_reg_2386[6]_i_3_n_0 ;
  wire \tmp_13_reg_2386[6]_i_4_n_0 ;
  wire \tmp_13_reg_2386[6]_i_5_n_0 ;
  wire \tmp_13_reg_2386[6]_i_6_n_0 ;
  wire \tmp_13_reg_2386[6]_i_7_n_0 ;
  wire \tmp_13_reg_2386[6]_i_8_n_0 ;
  wire \tmp_13_reg_2386[6]_i_9_n_0 ;
  wire \tmp_13_reg_2386_reg[10]_i_1_n_0 ;
  wire \tmp_13_reg_2386_reg[10]_i_1_n_1 ;
  wire \tmp_13_reg_2386_reg[10]_i_1_n_2 ;
  wire \tmp_13_reg_2386_reg[10]_i_1_n_3 ;
  wire \tmp_13_reg_2386_reg[10]_i_2_n_0 ;
  wire \tmp_13_reg_2386_reg[10]_i_2_n_1 ;
  wire \tmp_13_reg_2386_reg[10]_i_2_n_2 ;
  wire \tmp_13_reg_2386_reg[10]_i_2_n_3 ;
  wire \tmp_13_reg_2386_reg[14]_i_1_n_0 ;
  wire \tmp_13_reg_2386_reg[14]_i_1_n_1 ;
  wire \tmp_13_reg_2386_reg[14]_i_1_n_2 ;
  wire \tmp_13_reg_2386_reg[14]_i_1_n_3 ;
  wire \tmp_13_reg_2386_reg[14]_i_2_n_0 ;
  wire \tmp_13_reg_2386_reg[14]_i_2_n_1 ;
  wire \tmp_13_reg_2386_reg[14]_i_2_n_2 ;
  wire \tmp_13_reg_2386_reg[14]_i_2_n_3 ;
  wire \tmp_13_reg_2386_reg[18]_i_1_n_0 ;
  wire \tmp_13_reg_2386_reg[18]_i_1_n_1 ;
  wire \tmp_13_reg_2386_reg[18]_i_1_n_2 ;
  wire \tmp_13_reg_2386_reg[18]_i_1_n_3 ;
  wire \tmp_13_reg_2386_reg[18]_i_2_n_0 ;
  wire \tmp_13_reg_2386_reg[18]_i_2_n_1 ;
  wire \tmp_13_reg_2386_reg[18]_i_2_n_2 ;
  wire \tmp_13_reg_2386_reg[18]_i_2_n_3 ;
  wire \tmp_13_reg_2386_reg[22]_i_1_n_0 ;
  wire \tmp_13_reg_2386_reg[22]_i_1_n_1 ;
  wire \tmp_13_reg_2386_reg[22]_i_1_n_2 ;
  wire \tmp_13_reg_2386_reg[22]_i_1_n_3 ;
  wire \tmp_13_reg_2386_reg[22]_i_2_n_0 ;
  wire \tmp_13_reg_2386_reg[22]_i_2_n_1 ;
  wire \tmp_13_reg_2386_reg[22]_i_2_n_2 ;
  wire \tmp_13_reg_2386_reg[22]_i_2_n_3 ;
  wire \tmp_13_reg_2386_reg[2]_i_1_n_0 ;
  wire \tmp_13_reg_2386_reg[2]_i_1_n_1 ;
  wire \tmp_13_reg_2386_reg[2]_i_1_n_2 ;
  wire \tmp_13_reg_2386_reg[2]_i_1_n_3 ;
  wire \tmp_13_reg_2386_reg[2]_i_2_n_0 ;
  wire \tmp_13_reg_2386_reg[2]_i_2_n_1 ;
  wire \tmp_13_reg_2386_reg[2]_i_2_n_2 ;
  wire \tmp_13_reg_2386_reg[2]_i_2_n_3 ;
  wire \tmp_13_reg_2386_reg[6]_i_1_n_0 ;
  wire \tmp_13_reg_2386_reg[6]_i_1_n_1 ;
  wire \tmp_13_reg_2386_reg[6]_i_1_n_2 ;
  wire \tmp_13_reg_2386_reg[6]_i_1_n_3 ;
  wire \tmp_13_reg_2386_reg[6]_i_2_n_0 ;
  wire \tmp_13_reg_2386_reg[6]_i_2_n_1 ;
  wire \tmp_13_reg_2386_reg[6]_i_2_n_2 ;
  wire \tmp_13_reg_2386_reg[6]_i_2_n_3 ;
  wire \tmp_15_reg_2391[10]_i_10_n_0 ;
  wire \tmp_15_reg_2391[10]_i_3_n_0 ;
  wire \tmp_15_reg_2391[10]_i_4_n_0 ;
  wire \tmp_15_reg_2391[10]_i_5_n_0 ;
  wire \tmp_15_reg_2391[10]_i_6_n_0 ;
  wire \tmp_15_reg_2391[10]_i_7_n_0 ;
  wire \tmp_15_reg_2391[10]_i_8_n_0 ;
  wire \tmp_15_reg_2391[10]_i_9_n_0 ;
  wire \tmp_15_reg_2391[14]_i_10_n_0 ;
  wire \tmp_15_reg_2391[14]_i_3_n_0 ;
  wire \tmp_15_reg_2391[14]_i_4_n_0 ;
  wire \tmp_15_reg_2391[14]_i_5_n_0 ;
  wire \tmp_15_reg_2391[14]_i_6_n_0 ;
  wire \tmp_15_reg_2391[14]_i_7_n_0 ;
  wire \tmp_15_reg_2391[14]_i_8_n_0 ;
  wire \tmp_15_reg_2391[14]_i_9_n_0 ;
  wire \tmp_15_reg_2391[18]_i_10_n_0 ;
  wire \tmp_15_reg_2391[18]_i_3_n_0 ;
  wire \tmp_15_reg_2391[18]_i_4_n_0 ;
  wire \tmp_15_reg_2391[18]_i_5_n_0 ;
  wire \tmp_15_reg_2391[18]_i_6_n_0 ;
  wire \tmp_15_reg_2391[18]_i_7_n_0 ;
  wire \tmp_15_reg_2391[18]_i_8_n_0 ;
  wire \tmp_15_reg_2391[18]_i_9_n_0 ;
  wire \tmp_15_reg_2391[22]_i_10_n_0 ;
  wire \tmp_15_reg_2391[22]_i_3_n_0 ;
  wire \tmp_15_reg_2391[22]_i_4_n_0 ;
  wire \tmp_15_reg_2391[22]_i_5_n_0 ;
  wire \tmp_15_reg_2391[22]_i_6_n_0 ;
  wire \tmp_15_reg_2391[22]_i_7_n_0 ;
  wire \tmp_15_reg_2391[22]_i_8_n_0 ;
  wire \tmp_15_reg_2391[22]_i_9_n_0 ;
  wire \tmp_15_reg_2391[23]_i_2_n_0 ;
  wire \tmp_15_reg_2391[23]_i_4_n_0 ;
  wire \tmp_15_reg_2391[2]_i_3_n_0 ;
  wire \tmp_15_reg_2391[2]_i_4_n_0 ;
  wire \tmp_15_reg_2391[2]_i_5_n_0 ;
  wire \tmp_15_reg_2391[2]_i_6_n_0 ;
  wire \tmp_15_reg_2391[2]_i_7_n_0 ;
  wire \tmp_15_reg_2391[2]_i_8_n_0 ;
  wire \tmp_15_reg_2391[6]_i_10_n_0 ;
  wire \tmp_15_reg_2391[6]_i_3_n_0 ;
  wire \tmp_15_reg_2391[6]_i_4_n_0 ;
  wire \tmp_15_reg_2391[6]_i_5_n_0 ;
  wire \tmp_15_reg_2391[6]_i_6_n_0 ;
  wire \tmp_15_reg_2391[6]_i_7_n_0 ;
  wire \tmp_15_reg_2391[6]_i_8_n_0 ;
  wire \tmp_15_reg_2391[6]_i_9_n_0 ;
  wire \tmp_15_reg_2391_reg[10]_i_1_n_0 ;
  wire \tmp_15_reg_2391_reg[10]_i_1_n_1 ;
  wire \tmp_15_reg_2391_reg[10]_i_1_n_2 ;
  wire \tmp_15_reg_2391_reg[10]_i_1_n_3 ;
  wire \tmp_15_reg_2391_reg[10]_i_2_n_0 ;
  wire \tmp_15_reg_2391_reg[10]_i_2_n_1 ;
  wire \tmp_15_reg_2391_reg[10]_i_2_n_2 ;
  wire \tmp_15_reg_2391_reg[10]_i_2_n_3 ;
  wire \tmp_15_reg_2391_reg[14]_i_1_n_0 ;
  wire \tmp_15_reg_2391_reg[14]_i_1_n_1 ;
  wire \tmp_15_reg_2391_reg[14]_i_1_n_2 ;
  wire \tmp_15_reg_2391_reg[14]_i_1_n_3 ;
  wire \tmp_15_reg_2391_reg[14]_i_2_n_0 ;
  wire \tmp_15_reg_2391_reg[14]_i_2_n_1 ;
  wire \tmp_15_reg_2391_reg[14]_i_2_n_2 ;
  wire \tmp_15_reg_2391_reg[14]_i_2_n_3 ;
  wire \tmp_15_reg_2391_reg[18]_i_1_n_0 ;
  wire \tmp_15_reg_2391_reg[18]_i_1_n_1 ;
  wire \tmp_15_reg_2391_reg[18]_i_1_n_2 ;
  wire \tmp_15_reg_2391_reg[18]_i_1_n_3 ;
  wire \tmp_15_reg_2391_reg[18]_i_2_n_0 ;
  wire \tmp_15_reg_2391_reg[18]_i_2_n_1 ;
  wire \tmp_15_reg_2391_reg[18]_i_2_n_2 ;
  wire \tmp_15_reg_2391_reg[18]_i_2_n_3 ;
  wire \tmp_15_reg_2391_reg[22]_i_1_n_0 ;
  wire \tmp_15_reg_2391_reg[22]_i_1_n_1 ;
  wire \tmp_15_reg_2391_reg[22]_i_1_n_2 ;
  wire \tmp_15_reg_2391_reg[22]_i_1_n_3 ;
  wire \tmp_15_reg_2391_reg[22]_i_2_n_0 ;
  wire \tmp_15_reg_2391_reg[22]_i_2_n_1 ;
  wire \tmp_15_reg_2391_reg[22]_i_2_n_2 ;
  wire \tmp_15_reg_2391_reg[22]_i_2_n_3 ;
  wire \tmp_15_reg_2391_reg[2]_i_1_n_0 ;
  wire \tmp_15_reg_2391_reg[2]_i_1_n_1 ;
  wire \tmp_15_reg_2391_reg[2]_i_1_n_2 ;
  wire \tmp_15_reg_2391_reg[2]_i_1_n_3 ;
  wire \tmp_15_reg_2391_reg[2]_i_2_n_0 ;
  wire \tmp_15_reg_2391_reg[2]_i_2_n_1 ;
  wire \tmp_15_reg_2391_reg[2]_i_2_n_2 ;
  wire \tmp_15_reg_2391_reg[2]_i_2_n_3 ;
  wire \tmp_15_reg_2391_reg[6]_i_1_n_0 ;
  wire \tmp_15_reg_2391_reg[6]_i_1_n_1 ;
  wire \tmp_15_reg_2391_reg[6]_i_1_n_2 ;
  wire \tmp_15_reg_2391_reg[6]_i_1_n_3 ;
  wire \tmp_15_reg_2391_reg[6]_i_2_n_0 ;
  wire \tmp_15_reg_2391_reg[6]_i_2_n_1 ;
  wire \tmp_15_reg_2391_reg[6]_i_2_n_2 ;
  wire \tmp_15_reg_2391_reg[6]_i_2_n_3 ;
  wire \tmp_17_reg_2396[10]_i_10_n_0 ;
  wire \tmp_17_reg_2396[10]_i_3_n_0 ;
  wire \tmp_17_reg_2396[10]_i_4_n_0 ;
  wire \tmp_17_reg_2396[10]_i_5_n_0 ;
  wire \tmp_17_reg_2396[10]_i_6_n_0 ;
  wire \tmp_17_reg_2396[10]_i_7_n_0 ;
  wire \tmp_17_reg_2396[10]_i_8_n_0 ;
  wire \tmp_17_reg_2396[10]_i_9_n_0 ;
  wire \tmp_17_reg_2396[14]_i_10_n_0 ;
  wire \tmp_17_reg_2396[14]_i_3_n_0 ;
  wire \tmp_17_reg_2396[14]_i_4_n_0 ;
  wire \tmp_17_reg_2396[14]_i_5_n_0 ;
  wire \tmp_17_reg_2396[14]_i_6_n_0 ;
  wire \tmp_17_reg_2396[14]_i_7_n_0 ;
  wire \tmp_17_reg_2396[14]_i_8_n_0 ;
  wire \tmp_17_reg_2396[14]_i_9_n_0 ;
  wire \tmp_17_reg_2396[18]_i_10_n_0 ;
  wire \tmp_17_reg_2396[18]_i_3_n_0 ;
  wire \tmp_17_reg_2396[18]_i_4_n_0 ;
  wire \tmp_17_reg_2396[18]_i_5_n_0 ;
  wire \tmp_17_reg_2396[18]_i_6_n_0 ;
  wire \tmp_17_reg_2396[18]_i_7_n_0 ;
  wire \tmp_17_reg_2396[18]_i_8_n_0 ;
  wire \tmp_17_reg_2396[18]_i_9_n_0 ;
  wire \tmp_17_reg_2396[22]_i_10_n_0 ;
  wire \tmp_17_reg_2396[22]_i_3_n_0 ;
  wire \tmp_17_reg_2396[22]_i_4_n_0 ;
  wire \tmp_17_reg_2396[22]_i_5_n_0 ;
  wire \tmp_17_reg_2396[22]_i_6_n_0 ;
  wire \tmp_17_reg_2396[22]_i_7_n_0 ;
  wire \tmp_17_reg_2396[22]_i_8_n_0 ;
  wire \tmp_17_reg_2396[22]_i_9_n_0 ;
  wire \tmp_17_reg_2396[23]_i_2_n_0 ;
  wire \tmp_17_reg_2396[23]_i_4_n_0 ;
  wire \tmp_17_reg_2396[2]_i_3_n_0 ;
  wire \tmp_17_reg_2396[2]_i_4_n_0 ;
  wire \tmp_17_reg_2396[2]_i_5_n_0 ;
  wire \tmp_17_reg_2396[2]_i_6_n_0 ;
  wire \tmp_17_reg_2396[2]_i_7_n_0 ;
  wire \tmp_17_reg_2396[2]_i_8_n_0 ;
  wire \tmp_17_reg_2396[6]_i_10_n_0 ;
  wire \tmp_17_reg_2396[6]_i_3_n_0 ;
  wire \tmp_17_reg_2396[6]_i_4_n_0 ;
  wire \tmp_17_reg_2396[6]_i_5_n_0 ;
  wire \tmp_17_reg_2396[6]_i_6_n_0 ;
  wire \tmp_17_reg_2396[6]_i_7_n_0 ;
  wire \tmp_17_reg_2396[6]_i_8_n_0 ;
  wire \tmp_17_reg_2396[6]_i_9_n_0 ;
  wire \tmp_17_reg_2396_reg[10]_i_1_n_0 ;
  wire \tmp_17_reg_2396_reg[10]_i_1_n_1 ;
  wire \tmp_17_reg_2396_reg[10]_i_1_n_2 ;
  wire \tmp_17_reg_2396_reg[10]_i_1_n_3 ;
  wire \tmp_17_reg_2396_reg[10]_i_2_n_0 ;
  wire \tmp_17_reg_2396_reg[10]_i_2_n_1 ;
  wire \tmp_17_reg_2396_reg[10]_i_2_n_2 ;
  wire \tmp_17_reg_2396_reg[10]_i_2_n_3 ;
  wire \tmp_17_reg_2396_reg[14]_i_1_n_0 ;
  wire \tmp_17_reg_2396_reg[14]_i_1_n_1 ;
  wire \tmp_17_reg_2396_reg[14]_i_1_n_2 ;
  wire \tmp_17_reg_2396_reg[14]_i_1_n_3 ;
  wire \tmp_17_reg_2396_reg[14]_i_2_n_0 ;
  wire \tmp_17_reg_2396_reg[14]_i_2_n_1 ;
  wire \tmp_17_reg_2396_reg[14]_i_2_n_2 ;
  wire \tmp_17_reg_2396_reg[14]_i_2_n_3 ;
  wire \tmp_17_reg_2396_reg[18]_i_1_n_0 ;
  wire \tmp_17_reg_2396_reg[18]_i_1_n_1 ;
  wire \tmp_17_reg_2396_reg[18]_i_1_n_2 ;
  wire \tmp_17_reg_2396_reg[18]_i_1_n_3 ;
  wire \tmp_17_reg_2396_reg[18]_i_2_n_0 ;
  wire \tmp_17_reg_2396_reg[18]_i_2_n_1 ;
  wire \tmp_17_reg_2396_reg[18]_i_2_n_2 ;
  wire \tmp_17_reg_2396_reg[18]_i_2_n_3 ;
  wire \tmp_17_reg_2396_reg[22]_i_1_n_0 ;
  wire \tmp_17_reg_2396_reg[22]_i_1_n_1 ;
  wire \tmp_17_reg_2396_reg[22]_i_1_n_2 ;
  wire \tmp_17_reg_2396_reg[22]_i_1_n_3 ;
  wire \tmp_17_reg_2396_reg[22]_i_2_n_0 ;
  wire \tmp_17_reg_2396_reg[22]_i_2_n_1 ;
  wire \tmp_17_reg_2396_reg[22]_i_2_n_2 ;
  wire \tmp_17_reg_2396_reg[22]_i_2_n_3 ;
  wire \tmp_17_reg_2396_reg[2]_i_1_n_0 ;
  wire \tmp_17_reg_2396_reg[2]_i_1_n_1 ;
  wire \tmp_17_reg_2396_reg[2]_i_1_n_2 ;
  wire \tmp_17_reg_2396_reg[2]_i_1_n_3 ;
  wire \tmp_17_reg_2396_reg[2]_i_2_n_0 ;
  wire \tmp_17_reg_2396_reg[2]_i_2_n_1 ;
  wire \tmp_17_reg_2396_reg[2]_i_2_n_2 ;
  wire \tmp_17_reg_2396_reg[2]_i_2_n_3 ;
  wire \tmp_17_reg_2396_reg[6]_i_1_n_0 ;
  wire \tmp_17_reg_2396_reg[6]_i_1_n_1 ;
  wire \tmp_17_reg_2396_reg[6]_i_1_n_2 ;
  wire \tmp_17_reg_2396_reg[6]_i_1_n_3 ;
  wire \tmp_17_reg_2396_reg[6]_i_2_n_0 ;
  wire \tmp_17_reg_2396_reg[6]_i_2_n_1 ;
  wire \tmp_17_reg_2396_reg[6]_i_2_n_2 ;
  wire \tmp_17_reg_2396_reg[6]_i_2_n_3 ;
  wire \tmp_19_reg_2401[10]_i_10_n_0 ;
  wire \tmp_19_reg_2401[10]_i_3_n_0 ;
  wire \tmp_19_reg_2401[10]_i_4_n_0 ;
  wire \tmp_19_reg_2401[10]_i_5_n_0 ;
  wire \tmp_19_reg_2401[10]_i_6_n_0 ;
  wire \tmp_19_reg_2401[10]_i_7_n_0 ;
  wire \tmp_19_reg_2401[10]_i_8_n_0 ;
  wire \tmp_19_reg_2401[10]_i_9_n_0 ;
  wire \tmp_19_reg_2401[14]_i_10_n_0 ;
  wire \tmp_19_reg_2401[14]_i_3_n_0 ;
  wire \tmp_19_reg_2401[14]_i_4_n_0 ;
  wire \tmp_19_reg_2401[14]_i_5_n_0 ;
  wire \tmp_19_reg_2401[14]_i_6_n_0 ;
  wire \tmp_19_reg_2401[14]_i_7_n_0 ;
  wire \tmp_19_reg_2401[14]_i_8_n_0 ;
  wire \tmp_19_reg_2401[14]_i_9_n_0 ;
  wire \tmp_19_reg_2401[18]_i_10_n_0 ;
  wire \tmp_19_reg_2401[18]_i_3_n_0 ;
  wire \tmp_19_reg_2401[18]_i_4_n_0 ;
  wire \tmp_19_reg_2401[18]_i_5_n_0 ;
  wire \tmp_19_reg_2401[18]_i_6_n_0 ;
  wire \tmp_19_reg_2401[18]_i_7_n_0 ;
  wire \tmp_19_reg_2401[18]_i_8_n_0 ;
  wire \tmp_19_reg_2401[18]_i_9_n_0 ;
  wire \tmp_19_reg_2401[22]_i_10_n_0 ;
  wire \tmp_19_reg_2401[22]_i_3_n_0 ;
  wire \tmp_19_reg_2401[22]_i_4_n_0 ;
  wire \tmp_19_reg_2401[22]_i_5_n_0 ;
  wire \tmp_19_reg_2401[22]_i_6_n_0 ;
  wire \tmp_19_reg_2401[22]_i_7_n_0 ;
  wire \tmp_19_reg_2401[22]_i_8_n_0 ;
  wire \tmp_19_reg_2401[22]_i_9_n_0 ;
  wire \tmp_19_reg_2401[23]_i_2_n_0 ;
  wire \tmp_19_reg_2401[23]_i_4_n_0 ;
  wire \tmp_19_reg_2401[2]_i_3_n_0 ;
  wire \tmp_19_reg_2401[2]_i_4_n_0 ;
  wire \tmp_19_reg_2401[2]_i_5_n_0 ;
  wire \tmp_19_reg_2401[2]_i_6_n_0 ;
  wire \tmp_19_reg_2401[2]_i_7_n_0 ;
  wire \tmp_19_reg_2401[2]_i_8_n_0 ;
  wire \tmp_19_reg_2401[6]_i_10_n_0 ;
  wire \tmp_19_reg_2401[6]_i_3_n_0 ;
  wire \tmp_19_reg_2401[6]_i_4_n_0 ;
  wire \tmp_19_reg_2401[6]_i_5_n_0 ;
  wire \tmp_19_reg_2401[6]_i_6_n_0 ;
  wire \tmp_19_reg_2401[6]_i_7_n_0 ;
  wire \tmp_19_reg_2401[6]_i_8_n_0 ;
  wire \tmp_19_reg_2401[6]_i_9_n_0 ;
  wire \tmp_19_reg_2401_reg[10]_i_1_n_0 ;
  wire \tmp_19_reg_2401_reg[10]_i_1_n_1 ;
  wire \tmp_19_reg_2401_reg[10]_i_1_n_2 ;
  wire \tmp_19_reg_2401_reg[10]_i_1_n_3 ;
  wire \tmp_19_reg_2401_reg[10]_i_2_n_0 ;
  wire \tmp_19_reg_2401_reg[10]_i_2_n_1 ;
  wire \tmp_19_reg_2401_reg[10]_i_2_n_2 ;
  wire \tmp_19_reg_2401_reg[10]_i_2_n_3 ;
  wire \tmp_19_reg_2401_reg[14]_i_1_n_0 ;
  wire \tmp_19_reg_2401_reg[14]_i_1_n_1 ;
  wire \tmp_19_reg_2401_reg[14]_i_1_n_2 ;
  wire \tmp_19_reg_2401_reg[14]_i_1_n_3 ;
  wire \tmp_19_reg_2401_reg[14]_i_2_n_0 ;
  wire \tmp_19_reg_2401_reg[14]_i_2_n_1 ;
  wire \tmp_19_reg_2401_reg[14]_i_2_n_2 ;
  wire \tmp_19_reg_2401_reg[14]_i_2_n_3 ;
  wire \tmp_19_reg_2401_reg[18]_i_1_n_0 ;
  wire \tmp_19_reg_2401_reg[18]_i_1_n_1 ;
  wire \tmp_19_reg_2401_reg[18]_i_1_n_2 ;
  wire \tmp_19_reg_2401_reg[18]_i_1_n_3 ;
  wire \tmp_19_reg_2401_reg[18]_i_2_n_0 ;
  wire \tmp_19_reg_2401_reg[18]_i_2_n_1 ;
  wire \tmp_19_reg_2401_reg[18]_i_2_n_2 ;
  wire \tmp_19_reg_2401_reg[18]_i_2_n_3 ;
  wire \tmp_19_reg_2401_reg[22]_i_1_n_0 ;
  wire \tmp_19_reg_2401_reg[22]_i_1_n_1 ;
  wire \tmp_19_reg_2401_reg[22]_i_1_n_2 ;
  wire \tmp_19_reg_2401_reg[22]_i_1_n_3 ;
  wire \tmp_19_reg_2401_reg[22]_i_2_n_0 ;
  wire \tmp_19_reg_2401_reg[22]_i_2_n_1 ;
  wire \tmp_19_reg_2401_reg[22]_i_2_n_2 ;
  wire \tmp_19_reg_2401_reg[22]_i_2_n_3 ;
  wire \tmp_19_reg_2401_reg[2]_i_1_n_0 ;
  wire \tmp_19_reg_2401_reg[2]_i_1_n_1 ;
  wire \tmp_19_reg_2401_reg[2]_i_1_n_2 ;
  wire \tmp_19_reg_2401_reg[2]_i_1_n_3 ;
  wire \tmp_19_reg_2401_reg[2]_i_2_n_0 ;
  wire \tmp_19_reg_2401_reg[2]_i_2_n_1 ;
  wire \tmp_19_reg_2401_reg[2]_i_2_n_2 ;
  wire \tmp_19_reg_2401_reg[2]_i_2_n_3 ;
  wire \tmp_19_reg_2401_reg[6]_i_1_n_0 ;
  wire \tmp_19_reg_2401_reg[6]_i_1_n_1 ;
  wire \tmp_19_reg_2401_reg[6]_i_1_n_2 ;
  wire \tmp_19_reg_2401_reg[6]_i_1_n_3 ;
  wire \tmp_19_reg_2401_reg[6]_i_2_n_0 ;
  wire \tmp_19_reg_2401_reg[6]_i_2_n_1 ;
  wire \tmp_19_reg_2401_reg[6]_i_2_n_2 ;
  wire \tmp_19_reg_2401_reg[6]_i_2_n_3 ;
  wire \tmp_21_reg_2406[10]_i_10_n_0 ;
  wire \tmp_21_reg_2406[10]_i_3_n_0 ;
  wire \tmp_21_reg_2406[10]_i_4_n_0 ;
  wire \tmp_21_reg_2406[10]_i_5_n_0 ;
  wire \tmp_21_reg_2406[10]_i_6_n_0 ;
  wire \tmp_21_reg_2406[10]_i_7_n_0 ;
  wire \tmp_21_reg_2406[10]_i_8_n_0 ;
  wire \tmp_21_reg_2406[10]_i_9_n_0 ;
  wire \tmp_21_reg_2406[14]_i_10_n_0 ;
  wire \tmp_21_reg_2406[14]_i_3_n_0 ;
  wire \tmp_21_reg_2406[14]_i_4_n_0 ;
  wire \tmp_21_reg_2406[14]_i_5_n_0 ;
  wire \tmp_21_reg_2406[14]_i_6_n_0 ;
  wire \tmp_21_reg_2406[14]_i_7_n_0 ;
  wire \tmp_21_reg_2406[14]_i_8_n_0 ;
  wire \tmp_21_reg_2406[14]_i_9_n_0 ;
  wire \tmp_21_reg_2406[18]_i_10_n_0 ;
  wire \tmp_21_reg_2406[18]_i_3_n_0 ;
  wire \tmp_21_reg_2406[18]_i_4_n_0 ;
  wire \tmp_21_reg_2406[18]_i_5_n_0 ;
  wire \tmp_21_reg_2406[18]_i_6_n_0 ;
  wire \tmp_21_reg_2406[18]_i_7_n_0 ;
  wire \tmp_21_reg_2406[18]_i_8_n_0 ;
  wire \tmp_21_reg_2406[18]_i_9_n_0 ;
  wire \tmp_21_reg_2406[22]_i_10_n_0 ;
  wire \tmp_21_reg_2406[22]_i_3_n_0 ;
  wire \tmp_21_reg_2406[22]_i_4_n_0 ;
  wire \tmp_21_reg_2406[22]_i_5_n_0 ;
  wire \tmp_21_reg_2406[22]_i_6_n_0 ;
  wire \tmp_21_reg_2406[22]_i_7_n_0 ;
  wire \tmp_21_reg_2406[22]_i_8_n_0 ;
  wire \tmp_21_reg_2406[22]_i_9_n_0 ;
  wire \tmp_21_reg_2406[23]_i_2_n_0 ;
  wire \tmp_21_reg_2406[23]_i_4_n_0 ;
  wire \tmp_21_reg_2406[2]_i_3_n_0 ;
  wire \tmp_21_reg_2406[2]_i_4_n_0 ;
  wire \tmp_21_reg_2406[2]_i_5_n_0 ;
  wire \tmp_21_reg_2406[2]_i_6_n_0 ;
  wire \tmp_21_reg_2406[2]_i_7_n_0 ;
  wire \tmp_21_reg_2406[2]_i_8_n_0 ;
  wire \tmp_21_reg_2406[6]_i_10_n_0 ;
  wire \tmp_21_reg_2406[6]_i_3_n_0 ;
  wire \tmp_21_reg_2406[6]_i_4_n_0 ;
  wire \tmp_21_reg_2406[6]_i_5_n_0 ;
  wire \tmp_21_reg_2406[6]_i_6_n_0 ;
  wire \tmp_21_reg_2406[6]_i_7_n_0 ;
  wire \tmp_21_reg_2406[6]_i_8_n_0 ;
  wire \tmp_21_reg_2406[6]_i_9_n_0 ;
  wire \tmp_21_reg_2406_reg[10]_i_1_n_0 ;
  wire \tmp_21_reg_2406_reg[10]_i_1_n_1 ;
  wire \tmp_21_reg_2406_reg[10]_i_1_n_2 ;
  wire \tmp_21_reg_2406_reg[10]_i_1_n_3 ;
  wire \tmp_21_reg_2406_reg[10]_i_2_n_0 ;
  wire \tmp_21_reg_2406_reg[10]_i_2_n_1 ;
  wire \tmp_21_reg_2406_reg[10]_i_2_n_2 ;
  wire \tmp_21_reg_2406_reg[10]_i_2_n_3 ;
  wire \tmp_21_reg_2406_reg[14]_i_1_n_0 ;
  wire \tmp_21_reg_2406_reg[14]_i_1_n_1 ;
  wire \tmp_21_reg_2406_reg[14]_i_1_n_2 ;
  wire \tmp_21_reg_2406_reg[14]_i_1_n_3 ;
  wire \tmp_21_reg_2406_reg[14]_i_2_n_0 ;
  wire \tmp_21_reg_2406_reg[14]_i_2_n_1 ;
  wire \tmp_21_reg_2406_reg[14]_i_2_n_2 ;
  wire \tmp_21_reg_2406_reg[14]_i_2_n_3 ;
  wire \tmp_21_reg_2406_reg[18]_i_1_n_0 ;
  wire \tmp_21_reg_2406_reg[18]_i_1_n_1 ;
  wire \tmp_21_reg_2406_reg[18]_i_1_n_2 ;
  wire \tmp_21_reg_2406_reg[18]_i_1_n_3 ;
  wire \tmp_21_reg_2406_reg[18]_i_2_n_0 ;
  wire \tmp_21_reg_2406_reg[18]_i_2_n_1 ;
  wire \tmp_21_reg_2406_reg[18]_i_2_n_2 ;
  wire \tmp_21_reg_2406_reg[18]_i_2_n_3 ;
  wire \tmp_21_reg_2406_reg[22]_i_1_n_0 ;
  wire \tmp_21_reg_2406_reg[22]_i_1_n_1 ;
  wire \tmp_21_reg_2406_reg[22]_i_1_n_2 ;
  wire \tmp_21_reg_2406_reg[22]_i_1_n_3 ;
  wire \tmp_21_reg_2406_reg[22]_i_2_n_0 ;
  wire \tmp_21_reg_2406_reg[22]_i_2_n_1 ;
  wire \tmp_21_reg_2406_reg[22]_i_2_n_2 ;
  wire \tmp_21_reg_2406_reg[22]_i_2_n_3 ;
  wire \tmp_21_reg_2406_reg[2]_i_1_n_0 ;
  wire \tmp_21_reg_2406_reg[2]_i_1_n_1 ;
  wire \tmp_21_reg_2406_reg[2]_i_1_n_2 ;
  wire \tmp_21_reg_2406_reg[2]_i_1_n_3 ;
  wire \tmp_21_reg_2406_reg[2]_i_2_n_0 ;
  wire \tmp_21_reg_2406_reg[2]_i_2_n_1 ;
  wire \tmp_21_reg_2406_reg[2]_i_2_n_2 ;
  wire \tmp_21_reg_2406_reg[2]_i_2_n_3 ;
  wire \tmp_21_reg_2406_reg[6]_i_1_n_0 ;
  wire \tmp_21_reg_2406_reg[6]_i_1_n_1 ;
  wire \tmp_21_reg_2406_reg[6]_i_1_n_2 ;
  wire \tmp_21_reg_2406_reg[6]_i_1_n_3 ;
  wire \tmp_21_reg_2406_reg[6]_i_2_n_0 ;
  wire \tmp_21_reg_2406_reg[6]_i_2_n_1 ;
  wire \tmp_21_reg_2406_reg[6]_i_2_n_2 ;
  wire \tmp_21_reg_2406_reg[6]_i_2_n_3 ;
  wire \tmp_23_reg_2411[10]_i_10_n_0 ;
  wire \tmp_23_reg_2411[10]_i_3_n_0 ;
  wire \tmp_23_reg_2411[10]_i_4_n_0 ;
  wire \tmp_23_reg_2411[10]_i_5_n_0 ;
  wire \tmp_23_reg_2411[10]_i_6_n_0 ;
  wire \tmp_23_reg_2411[10]_i_7_n_0 ;
  wire \tmp_23_reg_2411[10]_i_8_n_0 ;
  wire \tmp_23_reg_2411[10]_i_9_n_0 ;
  wire \tmp_23_reg_2411[14]_i_10_n_0 ;
  wire \tmp_23_reg_2411[14]_i_3_n_0 ;
  wire \tmp_23_reg_2411[14]_i_4_n_0 ;
  wire \tmp_23_reg_2411[14]_i_5_n_0 ;
  wire \tmp_23_reg_2411[14]_i_6_n_0 ;
  wire \tmp_23_reg_2411[14]_i_7_n_0 ;
  wire \tmp_23_reg_2411[14]_i_8_n_0 ;
  wire \tmp_23_reg_2411[14]_i_9_n_0 ;
  wire \tmp_23_reg_2411[18]_i_10_n_0 ;
  wire \tmp_23_reg_2411[18]_i_3_n_0 ;
  wire \tmp_23_reg_2411[18]_i_4_n_0 ;
  wire \tmp_23_reg_2411[18]_i_5_n_0 ;
  wire \tmp_23_reg_2411[18]_i_6_n_0 ;
  wire \tmp_23_reg_2411[18]_i_7_n_0 ;
  wire \tmp_23_reg_2411[18]_i_8_n_0 ;
  wire \tmp_23_reg_2411[18]_i_9_n_0 ;
  wire \tmp_23_reg_2411[22]_i_10_n_0 ;
  wire \tmp_23_reg_2411[22]_i_3_n_0 ;
  wire \tmp_23_reg_2411[22]_i_4_n_0 ;
  wire \tmp_23_reg_2411[22]_i_5_n_0 ;
  wire \tmp_23_reg_2411[22]_i_6_n_0 ;
  wire \tmp_23_reg_2411[22]_i_7_n_0 ;
  wire \tmp_23_reg_2411[22]_i_8_n_0 ;
  wire \tmp_23_reg_2411[22]_i_9_n_0 ;
  wire \tmp_23_reg_2411[23]_i_2_n_0 ;
  wire \tmp_23_reg_2411[23]_i_4_n_0 ;
  wire \tmp_23_reg_2411[2]_i_3_n_0 ;
  wire \tmp_23_reg_2411[2]_i_4_n_0 ;
  wire \tmp_23_reg_2411[2]_i_5_n_0 ;
  wire \tmp_23_reg_2411[2]_i_6_n_0 ;
  wire \tmp_23_reg_2411[2]_i_7_n_0 ;
  wire \tmp_23_reg_2411[2]_i_8_n_0 ;
  wire \tmp_23_reg_2411[6]_i_10_n_0 ;
  wire \tmp_23_reg_2411[6]_i_3_n_0 ;
  wire \tmp_23_reg_2411[6]_i_4_n_0 ;
  wire \tmp_23_reg_2411[6]_i_5_n_0 ;
  wire \tmp_23_reg_2411[6]_i_6_n_0 ;
  wire \tmp_23_reg_2411[6]_i_7_n_0 ;
  wire \tmp_23_reg_2411[6]_i_8_n_0 ;
  wire \tmp_23_reg_2411[6]_i_9_n_0 ;
  wire \tmp_23_reg_2411_reg[10]_i_1_n_0 ;
  wire \tmp_23_reg_2411_reg[10]_i_1_n_1 ;
  wire \tmp_23_reg_2411_reg[10]_i_1_n_2 ;
  wire \tmp_23_reg_2411_reg[10]_i_1_n_3 ;
  wire \tmp_23_reg_2411_reg[10]_i_2_n_0 ;
  wire \tmp_23_reg_2411_reg[10]_i_2_n_1 ;
  wire \tmp_23_reg_2411_reg[10]_i_2_n_2 ;
  wire \tmp_23_reg_2411_reg[10]_i_2_n_3 ;
  wire \tmp_23_reg_2411_reg[14]_i_1_n_0 ;
  wire \tmp_23_reg_2411_reg[14]_i_1_n_1 ;
  wire \tmp_23_reg_2411_reg[14]_i_1_n_2 ;
  wire \tmp_23_reg_2411_reg[14]_i_1_n_3 ;
  wire \tmp_23_reg_2411_reg[14]_i_2_n_0 ;
  wire \tmp_23_reg_2411_reg[14]_i_2_n_1 ;
  wire \tmp_23_reg_2411_reg[14]_i_2_n_2 ;
  wire \tmp_23_reg_2411_reg[14]_i_2_n_3 ;
  wire \tmp_23_reg_2411_reg[18]_i_1_n_0 ;
  wire \tmp_23_reg_2411_reg[18]_i_1_n_1 ;
  wire \tmp_23_reg_2411_reg[18]_i_1_n_2 ;
  wire \tmp_23_reg_2411_reg[18]_i_1_n_3 ;
  wire \tmp_23_reg_2411_reg[18]_i_2_n_0 ;
  wire \tmp_23_reg_2411_reg[18]_i_2_n_1 ;
  wire \tmp_23_reg_2411_reg[18]_i_2_n_2 ;
  wire \tmp_23_reg_2411_reg[18]_i_2_n_3 ;
  wire \tmp_23_reg_2411_reg[22]_i_1_n_0 ;
  wire \tmp_23_reg_2411_reg[22]_i_1_n_1 ;
  wire \tmp_23_reg_2411_reg[22]_i_1_n_2 ;
  wire \tmp_23_reg_2411_reg[22]_i_1_n_3 ;
  wire \tmp_23_reg_2411_reg[22]_i_2_n_0 ;
  wire \tmp_23_reg_2411_reg[22]_i_2_n_1 ;
  wire \tmp_23_reg_2411_reg[22]_i_2_n_2 ;
  wire \tmp_23_reg_2411_reg[22]_i_2_n_3 ;
  wire \tmp_23_reg_2411_reg[2]_i_1_n_0 ;
  wire \tmp_23_reg_2411_reg[2]_i_1_n_1 ;
  wire \tmp_23_reg_2411_reg[2]_i_1_n_2 ;
  wire \tmp_23_reg_2411_reg[2]_i_1_n_3 ;
  wire \tmp_23_reg_2411_reg[2]_i_2_n_0 ;
  wire \tmp_23_reg_2411_reg[2]_i_2_n_1 ;
  wire \tmp_23_reg_2411_reg[2]_i_2_n_2 ;
  wire \tmp_23_reg_2411_reg[2]_i_2_n_3 ;
  wire \tmp_23_reg_2411_reg[6]_i_1_n_0 ;
  wire \tmp_23_reg_2411_reg[6]_i_1_n_1 ;
  wire \tmp_23_reg_2411_reg[6]_i_1_n_2 ;
  wire \tmp_23_reg_2411_reg[6]_i_1_n_3 ;
  wire \tmp_23_reg_2411_reg[6]_i_2_n_0 ;
  wire \tmp_23_reg_2411_reg[6]_i_2_n_1 ;
  wire \tmp_23_reg_2411_reg[6]_i_2_n_2 ;
  wire \tmp_23_reg_2411_reg[6]_i_2_n_3 ;
  wire \tmp_7_reg_2321[2]_i_3_n_0 ;
  wire \tmp_7_reg_2321[2]_i_4_n_0 ;
  wire \tmp_7_reg_2321[2]_i_5_n_0 ;
  wire \tmp_7_reg_2321[2]_i_6_n_0 ;
  wire \tmp_7_reg_2321[2]_i_7_n_0 ;
  wire \tmp_7_reg_2321[2]_i_8_n_0 ;
  wire \tmp_7_reg_2321[6]_i_10_n_0 ;
  wire \tmp_7_reg_2321[6]_i_6_n_0 ;
  wire \tmp_7_reg_2321_reg[2]_i_1_n_0 ;
  wire \tmp_7_reg_2321_reg[2]_i_1_n_1 ;
  wire \tmp_7_reg_2321_reg[2]_i_1_n_2 ;
  wire \tmp_7_reg_2321_reg[2]_i_1_n_3 ;
  wire \tmp_7_reg_2321_reg[2]_i_2_n_0 ;
  wire \tmp_7_reg_2321_reg[2]_i_2_n_1 ;
  wire \tmp_7_reg_2321_reg[2]_i_2_n_2 ;
  wire \tmp_7_reg_2321_reg[2]_i_2_n_3 ;
  wire \tmp_9_reg_2376[2]_i_3_n_0 ;
  wire \tmp_9_reg_2376[2]_i_4_n_0 ;
  wire \tmp_9_reg_2376[2]_i_5_n_0 ;
  wire \tmp_9_reg_2376[2]_i_6_n_0 ;
  wire \tmp_9_reg_2376[2]_i_7_n_0 ;
  wire \tmp_9_reg_2376[2]_i_8_n_0 ;
  wire \tmp_9_reg_2376[6]_i_10_n_0 ;
  wire \tmp_9_reg_2376[6]_i_6_n_0 ;
  wire \tmp_9_reg_2376_reg[2]_i_1_n_0 ;
  wire \tmp_9_reg_2376_reg[2]_i_1_n_1 ;
  wire \tmp_9_reg_2376_reg[2]_i_1_n_2 ;
  wire \tmp_9_reg_2376_reg[2]_i_1_n_3 ;
  wire \tmp_9_reg_2376_reg[2]_i_2_n_0 ;
  wire \tmp_9_reg_2376_reg[2]_i_2_n_1 ;
  wire \tmp_9_reg_2376_reg[2]_i_2_n_2 ;
  wire \tmp_9_reg_2376_reg[2]_i_2_n_3 ;
  wire we0;
  wire [8:3]zext_ln1317_2_fu_795_p1;
  wire [3:3]\NLW_add_ln105_1_reg_2251_reg[8]__0_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ram0_reg_i_12__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram0_reg_i_12__0_O_UNCONNECTED;
  wire [0:0]NLW_ram0_reg_i_13__0_O_UNCONNECTED;
  wire [3:1]NLW_ram0_reg_i_18_CO_UNCONNECTED;
  wire [3:2]NLW_ram0_reg_i_18_O_UNCONNECTED;
  wire [3:2]NLW_ram1_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram1_reg_i_1__0_O_UNCONNECTED;
  wire [3:3]NLW_ram2_reg_i_1__0_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_16_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_17_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_17_O_UNCONNECTED;
  wire [3:0]\NLW_tmp_11_reg_2381_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_2381_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_2381_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_2381_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_11_reg_2381_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_11_reg_2381_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_2386_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_reg_2386_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_2386_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_reg_2386_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_reg_2386_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_13_reg_2386_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_2391_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_15_reg_2391_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_2391_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_15_reg_2391_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_15_reg_2391_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_15_reg_2391_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_2396_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_17_reg_2396_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_2396_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_17_reg_2396_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_17_reg_2396_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_17_reg_2396_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_2401_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_19_reg_2401_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_2401_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_19_reg_2401_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_19_reg_2401_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_19_reg_2401_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_21_reg_2406_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_21_reg_2406_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_21_reg_2406_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_21_reg_2406_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_21_reg_2406_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_21_reg_2406_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_reg_2411_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_23_reg_2411_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_23_reg_2411_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_23_reg_2411_reg[23]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_23_reg_2411_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_23_reg_2411_reg[2]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_7_reg_2321_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_7_reg_2321_reg[2]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_9_reg_2376_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_9_reg_2376_reg[2]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h96)) 
    \add_ln105_1_reg_2251[4]__0_i_2 
       (.I0(p_shl_fu_1031_p3[6]),
        .I1(select_ln96_reg_1997),
        .I2(p_shl_fu_1031_p3[4]),
        .O(\add_ln105_1_reg_2251[4]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln105_1_reg_2251[4]__0_i_3 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(p_shl_fu_1031_p3[5]),
        .O(\add_ln105_1_reg_2251[4]__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln105_1_reg_2251[4]__0_i_4 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(p_shl_fu_1031_p3[4]),
        .O(\add_ln105_1_reg_2251[4]__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln105_1_reg_2251[8]__0_i_2 
       (.I0(p_shl_fu_1031_p3[7]),
        .I1(p_shl_fu_1031_p3[5]),
        .O(\add_ln105_1_reg_2251[8]__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln105_1_reg_2251[8]__0_i_3 
       (.I0(p_shl_fu_1031_p3[6]),
        .I1(select_ln96_reg_1997),
        .O(\add_ln105_1_reg_2251[8]__0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln105_1_reg_2251[8]__0_i_4 
       (.I0(p_shl_fu_1031_p3[6]),
        .I1(p_shl_fu_1031_p3[8]),
        .I2(p_shl_fu_1031_p3[7]),
        .O(\add_ln105_1_reg_2251[8]__0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln105_1_reg_2251[8]__0_i_5 
       (.I0(p_shl_fu_1031_p3[5]),
        .I1(p_shl_fu_1031_p3[7]),
        .I2(p_shl_fu_1031_p3[8]),
        .I3(p_shl_fu_1031_p3[6]),
        .O(\add_ln105_1_reg_2251[8]__0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln105_1_reg_2251[8]__0_i_6 
       (.I0(select_ln96_reg_1997),
        .I1(p_shl_fu_1031_p3[6]),
        .I2(p_shl_fu_1031_p3[7]),
        .I3(p_shl_fu_1031_p3[5]),
        .O(\add_ln105_1_reg_2251[8]__0_i_6_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[1]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[1]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[2]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[2]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[3]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[3]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[4]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[4]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[5]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[5]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[6]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[6]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[7]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/add_ln105_1_reg_2251_pp0_iter5_reg_reg[8]_srl4 " *) 
  SRL16E \add_ln105_1_reg_2251_pp0_iter5_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(\add_ln105_1_reg_2251_reg[8]__0_n_0 ),
        .Q(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[8]_srl4_n_0 ));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[0]_srl5_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[0]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[1]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[1]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[2]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[2]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[3]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[3]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[4]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[4]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[5]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[5]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[6]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[6]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[7]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[7]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_pp0_iter6_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\add_ln105_1_reg_2251_pp0_iter5_reg_reg[8]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[8]),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[1]),
        .Q(\add_ln105_1_reg_2251_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[2]),
        .Q(\add_ln105_1_reg_2251_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[3]),
        .Q(\add_ln105_1_reg_2251_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[4]),
        .Q(\add_ln105_1_reg_2251_reg[4]__0_n_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln105_1_reg_2251_reg[4]__0_i_1 
       (.CI(1'b0),
        .CO({\add_ln105_1_reg_2251_reg[4]__0_i_1_n_0 ,\add_ln105_1_reg_2251_reg[4]__0_i_1_n_1 ,\add_ln105_1_reg_2251_reg[4]__0_i_1_n_2 ,\add_ln105_1_reg_2251_reg[4]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_shl_fu_1031_p3[4],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0],1'b0}),
        .O(add_ln105_1_fu_1235_p2[4:1]),
        .S({\add_ln105_1_reg_2251[4]__0_i_2_n_0 ,\add_ln105_1_reg_2251[4]__0_i_3_n_0 ,\add_ln105_1_reg_2251[4]__0_i_4_n_0 ,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]}));
  FDRE \add_ln105_1_reg_2251_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[5]),
        .Q(\add_ln105_1_reg_2251_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[6]),
        .Q(\add_ln105_1_reg_2251_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[7]),
        .Q(\add_ln105_1_reg_2251_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \add_ln105_1_reg_2251_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln105_1_fu_1235_p2[8]),
        .Q(\add_ln105_1_reg_2251_reg[8]__0_n_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln105_1_reg_2251_reg[8]__0_i_1 
       (.CI(\add_ln105_1_reg_2251_reg[4]__0_i_1_n_0 ),
        .CO({\NLW_add_ln105_1_reg_2251_reg[8]__0_i_1_CO_UNCONNECTED [3],\add_ln105_1_reg_2251_reg[8]__0_i_1_n_1 ,\add_ln105_1_reg_2251_reg[8]__0_i_1_n_2 ,\add_ln105_1_reg_2251_reg[8]__0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_shl_fu_1031_p3[7],\add_ln105_1_reg_2251[8]__0_i_2_n_0 ,\add_ln105_1_reg_2251[8]__0_i_3_n_0 }),
        .O(add_ln105_1_fu_1235_p2[8:5]),
        .S({p_shl_fu_1031_p3[8],\add_ln105_1_reg_2251[8]__0_i_4_n_0 ,\add_ln105_1_reg_2251[8]__0_i_5_n_0 ,\add_ln105_1_reg_2251[8]__0_i_6_n_0 }));
  FDRE \add_ln96_reg_1987_reg[0] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(add_ln96_fu_700_p2[0]),
        .Q(add_ln96_reg_1987[0]),
        .R(1'b0));
  FDRE \add_ln96_reg_1987_reg[1] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(add_ln96_fu_700_p2[1]),
        .Q(add_ln96_reg_1987[1]),
        .R(1'b0));
  FDRE \add_ln96_reg_1987_reg[2] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(add_ln96_fu_700_p2[2]),
        .Q(add_ln96_reg_1987[2]),
        .R(1'b0));
  FDRE \add_ln96_reg_1987_reg[3] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(add_ln96_fu_700_p2[3]),
        .Q(add_ln96_reg_1987[3]),
        .R(1'b0));
  FDRE \add_ln96_reg_1987_reg[4] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(add_ln96_fu_700_p2[4]),
        .Q(add_ln96_reg_1987[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\ap_CS_fsm[1]_i_2_n_0 ),
        .I4(Q),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0A008888)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln96_reg_1983_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(Q),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(\icmp_ln96_reg_1983_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(Q),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_fu_136[0]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .O(add_ln98_fu_1016_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_fu_136[1]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .O(add_ln98_fu_1016_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_fu_136[2]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .O(add_ln98_fu_1016_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_fu_136[3]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .O(add_ln98_fu_1016_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_fu_136[4]_i_3 
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .I4(select_ln96_reg_1997),
        .O(add_ln98_fu_1016_p2[4]));
  FDRE \col_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(add_ln98_fu_1016_p2[0]),
        .Q(col_fu_136[0]),
        .R(col_fu_13601_out));
  FDRE \col_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(add_ln98_fu_1016_p2[1]),
        .Q(col_fu_136[1]),
        .R(col_fu_13601_out));
  FDRE \col_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(add_ln98_fu_1016_p2[2]),
        .Q(col_fu_136[2]),
        .R(col_fu_13601_out));
  FDRE \col_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(add_ln98_fu_1016_p2[3]),
        .Q(col_fu_136[3]),
        .R(col_fu_13601_out));
  FDRE \col_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(add_ln98_fu_1016_p2[4]),
        .Q(col_fu_136[4]),
        .R(col_fu_13601_out));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init_4 flow_control_loop_pipe_sequential_init_U
       (.D(add_ln96_fu_700_p2),
        .DI({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]}),
        .E(indvar_flatten34_fu_144),
        .Q({Q,ap_CS_fsm_pp0_stage0}),
        .S(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_42),
        .add_ln96_reg_19870(add_ln96_reg_19870),
        .\add_ln96_reg_1987_reg[4] (row_fu_140),
        .address7(address7[2:0]),
        .address8(address8[4:0]),
        .address9(address9[1:0]),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_1),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0(D),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .col_fu_13601_out(col_fu_13601_out),
        .\col_fu_136_reg[4] (flow_control_loop_pipe_sequential_init_U_n_17),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .icmp_ln96_fu_685_p2(icmp_ln96_fu_685_p2),
        .\icmp_ln96_reg_1983_reg[0] (\icmp_ln96_reg_1983[0]_i_2_n_0 ),
        .\indvar_flatten34_fu_144_reg[6] (\indvar_flatten34_fu_144[7]_i_2_n_0 ),
        .\indvar_flatten34_fu_144_reg[7] (add_ln96_17_fu_691_p2),
        .\indvar_flatten34_fu_144_reg[8] ({\indvar_flatten34_fu_144_reg_n_0_[8] ,\indvar_flatten34_fu_144_reg_n_0_[7] ,\indvar_flatten34_fu_144_reg_n_0_[6] ,\indvar_flatten34_fu_144_reg_n_0_[5] ,\indvar_flatten34_fu_144_reg_n_0_[4] ,\indvar_flatten34_fu_144_reg_n_0_[3] ,\indvar_flatten34_fu_144_reg_n_0_[2] ,\indvar_flatten34_fu_144_reg_n_0_[1] ,\indvar_flatten34_fu_144_reg_n_0_[0] }),
        .ram6_reg(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .ram8_reg(col_fu_136),
        .\row_fu_140_reg[2] ({select_ln96_2_fu_746_p3,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .\row_fu_140_reg[4] (ap_sig_allocacmp_row_1),
        .select_ln96_reg_1997(select_ln96_reg_1997));
  LUT6 #(
    .INIT(64'hBBBFAAAAFFFFAAAA)) 
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[8] [0]),
        .I1(\icmp_ln96_reg_1983_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I5(Q),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \icmp_ln96_reg_1983[0]_i_2 
       (.I0(\indvar_flatten34_fu_144_reg_n_0_[4] ),
        .I1(\indvar_flatten34_fu_144_reg_n_0_[3] ),
        .I2(\indvar_flatten34_fu_144_reg_n_0_[5] ),
        .I3(\indvar_flatten34_fu_144_reg_n_0_[6] ),
        .I4(\indvar_flatten34_fu_144_reg_n_0_[8] ),
        .I5(\indvar_flatten34_fu_144_reg_n_0_[7] ),
        .O(\icmp_ln96_reg_1983[0]_i_2_n_0 ));
  FDRE \icmp_ln96_reg_1983_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln96_fu_685_p2),
        .Q(\icmp_ln96_reg_1983_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln98_reg_1992_reg[0] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(icmp_ln98_reg_1992),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indvar_flatten34_fu_144[7]_i_2 
       (.I0(\indvar_flatten34_fu_144_reg_n_0_[2] ),
        .I1(\indvar_flatten34_fu_144_reg_n_0_[1] ),
        .I2(\indvar_flatten34_fu_144_reg_n_0_[0] ),
        .I3(\indvar_flatten34_fu_144_reg_n_0_[3] ),
        .O(\indvar_flatten34_fu_144[7]_i_2_n_0 ));
  FDRE \indvar_flatten34_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[0]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[1]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[2]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[3]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[4]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[5]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[6]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[7]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  FDRE \indvar_flatten34_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten34_fu_144),
        .D(add_ln96_17_fu_691_p2[8]),
        .Q(\indvar_flatten34_fu_144_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_42));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1 mul_24s_24s_37_1_1_U13
       (.CO(\tmp_7_reg_2321_reg[2]_i_2_n_0 ),
        .D({mul_24s_24s_37_1_1_U13_n_0,mul_24s_24s_37_1_1_U13_n_1,mul_24s_24s_37_1_1_U13_n_2,mul_24s_24s_37_1_1_U13_n_3}),
        .P(mul_ln1393_reg_2271[36:17]),
        .Q(shl_ln_fu_1428_p3[16]),
        .S(\tmp_7_reg_2321[6]_i_10_n_0 ),
        .add_ln1393_fu_1435_p2(add_ln1393_fu_1435_p2[36:16]),
        .ap_clk(ap_clk),
        .col_fu_1360(col_fu_1360),
        .dout__0_0(dout__0_10),
        .dout__0_1(Q),
        .q9(q9),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_5 mul_24s_24s_37_1_1_U14
       (.D(mul_ln1393_fu_1294_p2),
        .P(mul_ln1393_reg_2271[36:17]),
        .Q({Q,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .dout_0(dout_4),
        .dout__0_0(dout__0_5),
        .q8(q8),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_6 mul_24s_24s_37_1_1_U15
       (.CO(\tmp_7_reg_2321_reg[2]_i_1_n_0 ),
        .D(mul_ln1393_1_fu_1314_p2),
        .Q(Q),
        .S(\tmp_7_reg_2321[6]_i_6_n_0 ),
        .add_ln1393_fu_1435_p2(add_ln1393_fu_1435_p2[36:16]),
        .ap_clk(ap_clk),
        .dout_0(dout_3),
        .dout_1(dout_5),
        .dout__0_0(add_ln1393_1_fu_1458_p2[36:16]),
        .dout__0_1(dout__0_4),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_7 mul_24s_24s_37_1_1_U16
       (.CO(\tmp_9_reg_2376_reg[2]_i_2_n_0 ),
        .D(mul_ln1393_2_fu_1324_p2),
        .Q(Q),
        .S(\tmp_9_reg_2376[6]_i_10_n_0 ),
        .add_ln1393_2_fu_1577_p2(add_ln1393_2_fu_1577_p2[36:16]),
        .ap_clk(ap_clk),
        .dout_0(dout_2),
        .dout__0_0(dout__0_3),
        .q6(q6),
        .reg_5630(reg_5630),
        .\tmp_9_reg_2376_reg[23]_i_3_0 (shl_ln884_2_fu_1570_p3[36:16]));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_8 mul_24s_24s_37_1_1_U17
       (.CO(\tmp_9_reg_2376_reg[2]_i_1_n_0 ),
        .D(mul_ln1393_3_fu_1334_p2),
        .Q(Q),
        .S(\tmp_9_reg_2376[6]_i_6_n_0 ),
        .add_ln1393_2_fu_1577_p2(add_ln1393_2_fu_1577_p2[36:16]),
        .ap_clk(ap_clk),
        .dout_0(dout_1),
        .dout__0_0(add_ln1393_3_fu_1600_p2[36:16]),
        .dout__0_1(dout__0_2),
        .q5(q5),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_9 mul_24s_24s_37_1_1_U18
       (.D(mul_ln1393_4_fu_1344_p2),
        .P(mul_ln1393_4_reg_2296[36:17]),
        .Q(Q),
        .ap_clk(ap_clk),
        .dout_0(dout_0),
        .dout__0_0(dout__0_1),
        .q4(q4),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_10 mul_24s_24s_37_1_1_U19
       (.D(mul_ln1393_5_fu_1354_p2),
        .P(mul_ln1393_5_reg_2301[36:17]),
        .Q(Q),
        .ap_clk(ap_clk),
        .dout_0(dout),
        .dout__0_0(dout__0_0),
        .q3(q3),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_11 mul_24s_24s_37_1_1_U20
       (.B(B),
        .D(mul_ln1393_6_fu_1364_p2),
        .P(mul_ln1393_6_reg_2306[36:17]),
        .Q(Q),
        .ap_clk(ap_clk),
        .dout__0_0(dout__0),
        .q2(q2),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_12 mul_24s_24s_37_1_1_U21
       (.D(mul_ln1393_7_fu_1373_p2),
        .P(mul_ln1393_7_reg_2311[36:17]),
        .Q(Q),
        .ap_clk(ap_clk),
        .col_fu_1360(col_fu_1360),
        .dout__0_0(dout__0_9),
        .q1(q1),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_13 mul_24s_24s_37_1_1_U22
       (.P(mul_ln1393_8_fu_1382_p2),
        .Q(Q),
        .ap_clk(ap_clk),
        .dout_0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .dout__0_0(mul_ln1393_8_reg_2316),
        .dout__0_1(dout__0_8),
        .q0(q0),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_14 mul_24s_24s_37_1_1_U23
       (.D(mul_ln1393_9_fu_1476_p2),
        .P(mul_ln1393_9_reg_2326[36:17]),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .dout__0_0(dout__0_7),
        .q9(q9),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_15 mul_24s_24s_37_1_1_U24
       (.P(mul_ln1393_10_fu_1485_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .dout__0_0(mul_ln1393_10_reg_2331),
        .dout__0_1(dout__0_6),
        .q8(q8),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_16 mul_24s_24s_37_1_1_U25
       (.P(mul_ln1393_11_fu_1495_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(dout_4),
        .dout_1(dout_5),
        .dout__0_0(mul_ln1393_11_reg_2336),
        .dout__0_1(dout__0_5),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_17 mul_24s_24s_37_1_1_U26
       (.P(mul_ln1393_12_fu_1505_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(dout_3),
        .dout__0_0(mul_ln1393_12_reg_2341),
        .dout__0_1(dout__0_4),
        .q6(q6),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_18 mul_24s_24s_37_1_1_U27
       (.P(mul_ln1393_13_fu_1515_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(dout_2),
        .dout__0_0(mul_ln1393_13_reg_2346),
        .dout__0_1(dout__0_3),
        .q5(q5),
        .reg_5630(reg_5630));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_19 mul_24s_24s_37_1_1_U28
       (.P(mul_ln1393_14_fu_1525_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(mul_24s_24s_37_1_1_U32_n_5),
        .dout_1(dout_1),
        .dout__0_0(mul_ln1393_14_reg_2351),
        .dout__0_1(dout__0_2),
        .q4(q4));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_20 mul_24s_24s_37_1_1_U29
       (.P(mul_ln1393_15_fu_1534_p2),
        .Q({Q,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .col_fu_1360(col_fu_1360),
        .dout_0(mul_24s_24s_37_1_1_U32_n_5),
        .dout_1(\icmp_ln96_reg_1983_reg_n_0_[0] ),
        .dout__0_0(mul_ln1393_15_reg_2356),
        .grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .q3(q3),
        .q7(q7));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_21 mul_24s_24s_37_1_1_U30
       (.P(mul_ln1393_16_fu_1544_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(mul_24s_24s_37_1_1_U32_n_5),
        .dout_1(dout_0),
        .dout__0_0(mul_ln1393_16_reg_2361),
        .dout__0_1(dout__0_1),
        .q2(q2));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_22 mul_24s_24s_37_1_1_U31
       (.P(mul_ln1393_17_fu_1554_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .dout_0(mul_24s_24s_37_1_1_U32_n_5),
        .dout_1(dout),
        .dout__0_0(mul_ln1393_17_reg_2366),
        .dout__0_1(dout__0_0),
        .q1(q1));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_23 mul_24s_24s_37_1_1_U32
       (.B(B),
        .P(mul_ln1393_18_fu_1564_p2),
        .Q({Q,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[1] (mul_24s_24s_37_1_1_U32_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .dout__0_0(mul_ln1393_18_reg_2371),
        .dout__0_1(dout__0),
        .q0(q0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[12]_srl2 " *) 
  SRL16E \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_10_fu_1485_p2[12]),
        .Q(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[13]_srl2 " *) 
  SRL16E \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_10_fu_1485_p2[13]),
        .Q(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[14]_srl2 " *) 
  SRL16E \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_10_fu_1485_p2[14]),
        .Q(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[15]_srl2 " *) 
  SRL16E \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_10_fu_1485_p2[15]),
        .Q(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[16]_srl2 " *) 
  SRL16E \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_10_fu_1485_p2[16]),
        .Q(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[16]_srl2_n_0 ));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[17]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[18]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[19]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[20]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[21]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[22]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[23]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[24]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[25]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[26]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[27]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[28]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[29]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[30]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[31]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[32]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[33]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[34]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[35]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331[36]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[12]_srl2_n_0 ),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[13]_srl2_n_0 ),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[14]_srl2_n_0 ),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[15]_srl2_n_0 ),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_10_reg_2331_pp0_iter3_reg_reg[16]_srl2_n_0 ),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[17]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[18]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[19]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[20]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[21]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[22]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[23]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[24]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[25]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[26]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[27]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[28]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[29]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[30]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[31]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[32]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[33]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[34]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[35]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_10_reg_2331_pp0_iter4_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_10_reg_2331_pp0_iter3_reg[36]),
        .Q(mul_ln1393_10_reg_2331_pp0_iter4_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[12]_srl2 " *) 
  SRL16E \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_11_fu_1495_p2[12]),
        .Q(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[13]_srl2 " *) 
  SRL16E \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_11_fu_1495_p2[13]),
        .Q(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[14]_srl2 " *) 
  SRL16E \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_11_fu_1495_p2[14]),
        .Q(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[15]_srl2 " *) 
  SRL16E \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_11_fu_1495_p2[15]),
        .Q(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[16]_srl2 " *) 
  SRL16E \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_11_fu_1495_p2[16]),
        .Q(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[16]_srl2_n_0 ));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[17]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[18]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[19]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[20]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[21]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[22]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[23]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[24]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[25]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[26]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[27]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[28]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[29]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[30]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[31]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[32]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[33]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[34]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[35]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336[36]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[12]_srl2_n_0 ),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[13]_srl2_n_0 ),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[14]_srl2_n_0 ),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[15]_srl2_n_0 ),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_11_reg_2336_pp0_iter3_reg_reg[16]_srl2_n_0 ),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[17]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[18]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[19]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[20]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[21]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[22]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[23]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[24]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[25]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[26]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[27]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[28]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[29]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[30]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[31]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[32]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[33]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[34]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[35]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_11_reg_2336_pp0_iter4_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_11_reg_2336_pp0_iter3_reg[36]),
        .Q(mul_ln1393_11_reg_2336_pp0_iter4_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[12]_srl2 " *) 
  SRL16E \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_12_fu_1505_p2[12]),
        .Q(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[13]_srl2 " *) 
  SRL16E \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_12_fu_1505_p2[13]),
        .Q(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[14]_srl2 " *) 
  SRL16E \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_12_fu_1505_p2[14]),
        .Q(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[15]_srl2 " *) 
  SRL16E \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_12_fu_1505_p2[15]),
        .Q(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[16]_srl2 " *) 
  SRL16E \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_12_fu_1505_p2[16]),
        .Q(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[16]_srl2_n_0 ));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[17]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[18]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[19]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[20]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[21]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[22]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[23]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[24]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[25]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[26]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[27]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[28]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[29]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[30]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[31]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[32]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[33]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[34]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[35]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341[36]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[12]_srl2_n_0 ),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[13]_srl2_n_0 ),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[14]_srl2_n_0 ),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[15]_srl2_n_0 ),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_12_reg_2341_pp0_iter3_reg_reg[16]_srl2_n_0 ),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[17]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[18]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[19]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[20]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[21]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[22]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[23]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[24]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[25]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[26]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[27]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[28]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[29]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[30]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[31]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[32]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[33]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[34]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[35]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_12_reg_2341_pp0_iter4_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_12_reg_2341_pp0_iter3_reg[36]),
        .Q(mul_ln1393_12_reg_2341_pp0_iter4_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[12]_srl2 " *) 
  SRL16E \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_13_fu_1515_p2[12]),
        .Q(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[13]_srl2 " *) 
  SRL16E \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_13_fu_1515_p2[13]),
        .Q(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[14]_srl2 " *) 
  SRL16E \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_13_fu_1515_p2[14]),
        .Q(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[15]_srl2 " *) 
  SRL16E \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_13_fu_1515_p2[15]),
        .Q(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[16]_srl2 " *) 
  SRL16E \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_13_fu_1515_p2[16]),
        .Q(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[16]_srl2_n_0 ));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[17]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[18]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[19]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[20]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[21]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[22]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[23]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[24]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[25]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[26]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[27]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[28]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[29]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[30]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[31]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[32]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[33]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[34]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[35]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346[36]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[12]_srl2_n_0 ),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[13]_srl2_n_0 ),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[14]_srl2_n_0 ),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[15]_srl2_n_0 ),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_13_reg_2346_pp0_iter3_reg_reg[16]_srl2_n_0 ),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[17]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[18]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[19]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[20]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[21]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[22]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[23]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[24]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[25]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[26]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[27]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[28]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[29]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[30]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[31]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[32]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[33]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[34]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[35]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_13_reg_2346_pp0_iter4_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_13_reg_2346_pp0_iter3_reg[36]),
        .Q(mul_ln1393_13_reg_2346_pp0_iter4_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_fu_1525_p2[12]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_fu_1525_p2[13]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_fu_1525_p2[14]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_fu_1525_p2[15]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_fu_1525_p2[16]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[17]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[17]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[18]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[18]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[19]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[19]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[20]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[20]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[21]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[21]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[22]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[22]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[23]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[23]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[24]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[24]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[25]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[25]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[26]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[26]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[27]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[27]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[28]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[28]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[29]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[29]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[30]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[30]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[31]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[31]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[32]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[32]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[33]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[33]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[34]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[34]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[35]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[35]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[36]_srl2 " *) 
  SRL16E \mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_14_reg_2351[36]),
        .Q(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[36]_srl2_n_0 ));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[12]_srl3_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[13]_srl3_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[14]_srl3_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[15]_srl3_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[16]_srl3_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[17]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[18]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[19]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[20]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[21]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[22]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[23]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[24]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[25]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[26]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[27]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[28]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[29]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[30]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[31]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[32]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[33]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[34]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[35]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_14_reg_2351_pp0_iter5_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_14_reg_2351_pp0_iter4_reg_reg[36]_srl2_n_0 ),
        .Q(mul_ln1393_14_reg_2351_pp0_iter5_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_fu_1534_p2[12]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_fu_1534_p2[13]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_fu_1534_p2[14]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_fu_1534_p2[15]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_fu_1534_p2[16]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[17]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[17]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[18]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[18]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[19]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[19]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[20]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[20]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[21]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[21]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[22]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[22]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[23]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[23]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[24]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[24]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[25]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[25]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[26]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[26]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[27]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[27]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[28]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[28]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[29]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[29]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[30]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[30]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[31]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[31]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[32]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[32]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[33]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[33]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[34]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[34]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[35]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[35]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[36]_srl2 " *) 
  SRL16E \mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_15_reg_2356[36]),
        .Q(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[36]_srl2_n_0 ));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[12]_srl3_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[13]_srl3_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[14]_srl3_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[15]_srl3_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[16]_srl3_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[17]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[18]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[19]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[20]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[21]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[22]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[23]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[24]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[25]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[26]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[27]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[28]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[29]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[30]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[31]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[32]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[33]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[34]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[35]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_15_reg_2356_pp0_iter5_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_15_reg_2356_pp0_iter4_reg_reg[36]_srl2_n_0 ),
        .Q(mul_ln1393_15_reg_2356_pp0_iter5_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_fu_1544_p2[12]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_fu_1544_p2[13]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_fu_1544_p2[14]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_fu_1544_p2[15]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_fu_1544_p2[16]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[17]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[17]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[18]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[18]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[19]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[19]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[20]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[20]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[21]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[21]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[22]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[22]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[23]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[23]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[24]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[24]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[25]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[25]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[26]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[26]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[27]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[27]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[28]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[28]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[29]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[29]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[30]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[30]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[31]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[31]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[32]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[32]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[33]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[33]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[34]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[34]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[35]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[35]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[36]_srl2 " *) 
  SRL16E \mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_16_reg_2361[36]),
        .Q(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[36]_srl2_n_0 ));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[12]_srl3_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[13]_srl3_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[14]_srl3_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[15]_srl3_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[16]_srl3_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[17]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[18]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[19]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[20]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[21]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[22]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[23]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[24]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[25]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[26]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[27]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[28]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[29]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[30]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[31]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[32]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[33]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[34]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[35]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_16_reg_2361_pp0_iter5_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_16_reg_2361_pp0_iter4_reg_reg[36]_srl2_n_0 ),
        .Q(mul_ln1393_16_reg_2361_pp0_iter5_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_fu_1554_p2[12]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_fu_1554_p2[13]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_fu_1554_p2[14]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_fu_1554_p2[15]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_fu_1554_p2[16]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[17]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[17]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[18]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[18]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[19]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[19]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[20]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[20]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[21]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[21]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[22]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[22]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[23]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[23]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[24]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[24]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[25]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[25]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[26]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[26]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[27]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[27]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[28]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[28]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[29]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[29]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[30]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[30]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[31]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[31]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[32]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[32]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[33]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[33]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[34]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[34]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[35]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[35]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[36]_srl2 " *) 
  SRL16E \mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_17_reg_2366[36]),
        .Q(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[36]_srl2_n_0 ));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[12]_srl3_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[13]_srl3_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[14]_srl3_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[15]_srl3_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[16]_srl3_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[17]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[18]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[19]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[20]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[21]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[22]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[23]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[24]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[25]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[26]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[27]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[28]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[29]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[30]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[31]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[32]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[33]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[34]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[35]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_17_reg_2366_pp0_iter5_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_17_reg_2366_pp0_iter4_reg_reg[36]_srl2_n_0 ),
        .Q(mul_ln1393_17_reg_2366_pp0_iter5_reg[36]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[12]_srl4 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_fu_1564_p2[12]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[13]_srl4 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_fu_1564_p2[13]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[14]_srl4 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_fu_1564_p2[14]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[15]_srl4 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_fu_1564_p2[15]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[16]_srl4 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[16]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_fu_1564_p2[16]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[17]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[17]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[18]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[18]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[19]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[19]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[20]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[20]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[21]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[21]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[22]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[22]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[23]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[23]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[24]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[24]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[24]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[25]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[25]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[25]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[26]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[26]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[26]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[27]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[27]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[27]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[28]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[28]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[28]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[29]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[29]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[29]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[30]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[30]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[30]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[30]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[31]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[31]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[31]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[31]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[32]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[32]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[32]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[32]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[33]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[33]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[33]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[33]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[34]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[34]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[34]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[35]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[35]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[35]_srl3_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[36]_srl3 " *) 
  SRL16E \mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage0),
        .CLK(ap_clk),
        .D(mul_ln1393_18_reg_2371[36]),
        .Q(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[36]_srl3_n_0 ));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[12]_srl4_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[13]_srl4_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[14]_srl4_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[15]_srl4_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[16]_srl4_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[17]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[18]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[19]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[20]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[21]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[22]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[23]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[24]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[25]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[26]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[27]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[28]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[29]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[30]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[31]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[32]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[33]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[34]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[35]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_18_reg_2371_pp0_iter6_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\mul_ln1393_18_reg_2371_pp0_iter5_reg_reg[36]_srl3_n_0 ),
        .Q(mul_ln1393_18_reg_2371_pp0_iter6_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_1_reg_2281_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_1_fu_1314_p2[12]),
        .Q(mul_ln1393_1_reg_2281[12]),
        .R(1'b0));
  FDRE \mul_ln1393_1_reg_2281_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_1_fu_1314_p2[13]),
        .Q(mul_ln1393_1_reg_2281[13]),
        .R(1'b0));
  FDRE \mul_ln1393_1_reg_2281_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_1_fu_1314_p2[14]),
        .Q(mul_ln1393_1_reg_2281[14]),
        .R(1'b0));
  FDRE \mul_ln1393_1_reg_2281_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_1_fu_1314_p2[15]),
        .Q(mul_ln1393_1_reg_2281[15]),
        .R(1'b0));
  FDRE \mul_ln1393_1_reg_2281_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_1_fu_1314_p2[16]),
        .Q(mul_ln1393_1_reg_2281[16]),
        .R(1'b0));
  FDRE \mul_ln1393_2_reg_2286_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_2_fu_1324_p2[12]),
        .Q(mul_ln1393_2_reg_2286[12]),
        .R(1'b0));
  FDRE \mul_ln1393_2_reg_2286_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_2_fu_1324_p2[13]),
        .Q(mul_ln1393_2_reg_2286[13]),
        .R(1'b0));
  FDRE \mul_ln1393_2_reg_2286_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_2_fu_1324_p2[14]),
        .Q(mul_ln1393_2_reg_2286[14]),
        .R(1'b0));
  FDRE \mul_ln1393_2_reg_2286_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_2_fu_1324_p2[15]),
        .Q(mul_ln1393_2_reg_2286[15]),
        .R(1'b0));
  FDRE \mul_ln1393_2_reg_2286_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_2_fu_1324_p2[16]),
        .Q(mul_ln1393_2_reg_2286[16]),
        .R(1'b0));
  FDRE \mul_ln1393_3_reg_2291_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_3_fu_1334_p2[12]),
        .Q(mul_ln1393_3_reg_2291[12]),
        .R(1'b0));
  FDRE \mul_ln1393_3_reg_2291_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_3_fu_1334_p2[13]),
        .Q(mul_ln1393_3_reg_2291[13]),
        .R(1'b0));
  FDRE \mul_ln1393_3_reg_2291_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_3_fu_1334_p2[14]),
        .Q(mul_ln1393_3_reg_2291[14]),
        .R(1'b0));
  FDRE \mul_ln1393_3_reg_2291_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_3_fu_1334_p2[15]),
        .Q(mul_ln1393_3_reg_2291[15]),
        .R(1'b0));
  FDRE \mul_ln1393_3_reg_2291_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_3_fu_1334_p2[16]),
        .Q(mul_ln1393_3_reg_2291[16]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[12]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[13]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[14]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[15]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[16]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[17]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[18]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[19]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[20]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[21]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[22]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[23]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[24]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[25]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[26]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[27]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[28]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[29]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[30]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[31]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[32]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[33]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[34]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[35]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_pp0_iter2_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_reg_2296[36]),
        .Q(mul_ln1393_4_reg_2296_pp0_iter2_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_fu_1344_p2[12]),
        .Q(mul_ln1393_4_reg_2296[12]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_fu_1344_p2[13]),
        .Q(mul_ln1393_4_reg_2296[13]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_fu_1344_p2[14]),
        .Q(mul_ln1393_4_reg_2296[14]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_fu_1344_p2[15]),
        .Q(mul_ln1393_4_reg_2296[15]),
        .R(1'b0));
  FDRE \mul_ln1393_4_reg_2296_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_4_fu_1344_p2[16]),
        .Q(mul_ln1393_4_reg_2296[16]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[12]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[13]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[14]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[15]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[16]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[17]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[18]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[19]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[20]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[21]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[22]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[23]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[24]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[25]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[26]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[27]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[28]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[29]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[30]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[31]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[32]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[33]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[34]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[35]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_pp0_iter2_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_reg_2301[36]),
        .Q(mul_ln1393_5_reg_2301_pp0_iter2_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_fu_1354_p2[12]),
        .Q(mul_ln1393_5_reg_2301[12]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_fu_1354_p2[13]),
        .Q(mul_ln1393_5_reg_2301[13]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_fu_1354_p2[14]),
        .Q(mul_ln1393_5_reg_2301[14]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_fu_1354_p2[15]),
        .Q(mul_ln1393_5_reg_2301[15]),
        .R(1'b0));
  FDRE \mul_ln1393_5_reg_2301_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_5_fu_1354_p2[16]),
        .Q(mul_ln1393_5_reg_2301[16]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[12]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[13]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[14]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[15]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[16]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[17]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[18]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[19]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[20]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[21]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[22]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[23]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[24]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[25]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[26]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[27]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[28]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[29]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[30]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[31]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[32]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[33]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[34]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[35]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_pp0_iter2_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_reg_2306[36]),
        .Q(mul_ln1393_6_reg_2306_pp0_iter2_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_fu_1364_p2[12]),
        .Q(mul_ln1393_6_reg_2306[12]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_fu_1364_p2[13]),
        .Q(mul_ln1393_6_reg_2306[13]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_fu_1364_p2[14]),
        .Q(mul_ln1393_6_reg_2306[14]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_fu_1364_p2[15]),
        .Q(mul_ln1393_6_reg_2306[15]),
        .R(1'b0));
  FDRE \mul_ln1393_6_reg_2306_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_6_fu_1364_p2[16]),
        .Q(mul_ln1393_6_reg_2306[16]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[12]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[13]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[14]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[15]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[16]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[17]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[18]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[19]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[20]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[21]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[22]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[23]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[24]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[25]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[26]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[27]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[28]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[29]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[30]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[31]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[32]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[33]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[34]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[35]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_pp0_iter2_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_reg_2311[36]),
        .Q(mul_ln1393_7_reg_2311_pp0_iter2_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_fu_1373_p2[12]),
        .Q(mul_ln1393_7_reg_2311[12]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_fu_1373_p2[13]),
        .Q(mul_ln1393_7_reg_2311[13]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_fu_1373_p2[14]),
        .Q(mul_ln1393_7_reg_2311[14]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_fu_1373_p2[15]),
        .Q(mul_ln1393_7_reg_2311[15]),
        .R(1'b0));
  FDRE \mul_ln1393_7_reg_2311_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_7_fu_1373_p2[16]),
        .Q(mul_ln1393_7_reg_2311[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[12]_srl2 " *) 
  SRL16E \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(mul_ln1393_8_fu_1382_p2[12]),
        .Q(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[13]_srl2 " *) 
  SRL16E \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(mul_ln1393_8_fu_1382_p2[13]),
        .Q(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[14]_srl2 " *) 
  SRL16E \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(mul_ln1393_8_fu_1382_p2[14]),
        .Q(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[15]_srl2 " *) 
  SRL16E \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(mul_ln1393_8_fu_1382_p2[15]),
        .Q(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88/mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[16]_srl2 " *) 
  SRL16E \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Q),
        .CLK(ap_clk),
        .D(mul_ln1393_8_fu_1382_p2[16]),
        .Q(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[16]_srl2_n_0 ));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[17]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[18]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[19]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[20]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[21]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[22]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[23]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[24]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[25]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[26]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[27]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[28]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[29]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[30]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[31]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[32]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[33]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[34]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[35]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316[36]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter2_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[12]_srl2_n_0 ),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[13]_srl2_n_0 ),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[14]_srl2_n_0 ),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[15]_srl2_n_0 ),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(Q),
        .D(\mul_ln1393_8_reg_2316_pp0_iter2_reg_reg[16]_srl2_n_0 ),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[17]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[18]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[19]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[20]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[21]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[22]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[23]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[24]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[25]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[26]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[27]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[28]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[29]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[30]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[31]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[32]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[33]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[34]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[35]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_8_reg_2316_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_8_reg_2316_pp0_iter2_reg[36]),
        .Q(mul_ln1393_8_reg_2316_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[12]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[13]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[14]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[15]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[15]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[16]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[16]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[17]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[18]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[19]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[20]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[21]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[22]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[23]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[24]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[25]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[26]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[27]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[28]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[29]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[30]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[31]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[32]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[33]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[34]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[35]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_reg_2326[36]),
        .Q(mul_ln1393_9_reg_2326_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_fu_1476_p2[12]),
        .Q(mul_ln1393_9_reg_2326[12]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_fu_1476_p2[13]),
        .Q(mul_ln1393_9_reg_2326[13]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_fu_1476_p2[14]),
        .Q(mul_ln1393_9_reg_2326[14]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_fu_1476_p2[15]),
        .Q(mul_ln1393_9_reg_2326[15]),
        .R(1'b0));
  FDRE \mul_ln1393_9_reg_2326_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln1393_9_fu_1476_p2[16]),
        .Q(mul_ln1393_9_reg_2326[16]),
        .R(1'b0));
  FDRE \mul_ln1393_reg_2271_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_fu_1294_p2[12]),
        .Q(mul_ln1393_reg_2271[12]),
        .R(1'b0));
  FDRE \mul_ln1393_reg_2271_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_fu_1294_p2[13]),
        .Q(mul_ln1393_reg_2271[13]),
        .R(1'b0));
  FDRE \mul_ln1393_reg_2271_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_fu_1294_p2[14]),
        .Q(mul_ln1393_reg_2271[14]),
        .R(1'b0));
  FDRE \mul_ln1393_reg_2271_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_fu_1294_p2[15]),
        .Q(mul_ln1393_reg_2271[15]),
        .R(1'b0));
  FDRE \mul_ln1393_reg_2271_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_ln1393_fu_1294_p2[16]),
        .Q(mul_ln1393_reg_2271[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    ram0_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_1),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(we0),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h8F80)) 
    ram0_reg_i_10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg[8] [1]),
        .I3(ram0_reg_0[0]),
        .O(address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_10__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .I1(\ap_CS_fsm_reg[8] [1]),
        .I2(ram0_reg_1[0]),
        .O(ap_enable_reg_pp0_iter1_reg_0[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    ram0_reg_i_11
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[5]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram0_reg_i_12
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram0_reg_i_12__0
       (.CI(ram0_reg_i_13__0_n_0),
        .CO({NLW_ram0_reg_i_12__0_CO_UNCONNECTED[3:1],ram0_reg_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram0_reg_i_12__0_O_UNCONNECTED[3:2],address1[5:4]}),
        .S({1'b0,1'b0,zext_ln1317_2_fu_795_p1[8:7]}));
  LUT4 #(
    .INIT(16'h7888)) 
    ram0_reg_i_13
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram0_reg_i_13__0
       (.CI(1'b0),
        .CO({ram0_reg_i_13__0_n_0,ram0_reg_i_13__0_n_1,ram0_reg_i_13__0_n_2,ram0_reg_i_13__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln1317_2_fu_795_p1[4:3]}),
        .O({address1[3:1],NLW_ram0_reg_i_13__0_O_UNCONNECTED[0]}),
        .S({zext_ln1317_2_fu_795_p1[6:5],ram0_reg_i_19_n_0,ram0_reg_i_20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_i_14
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(select_ln96_reg_1997),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram0_reg_i_14__0
       (.CI(1'b0),
        .CO({ram0_reg_i_14__0_n_0,ram0_reg_i_14__0_n_1,ram0_reg_i_14__0_n_2,ram0_reg_i_14__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln1317_2_fu_795_p1[4:3]}),
        .O({grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[3:1],address1[0]}),
        .S({zext_ln1317_2_fu_795_p1[6:5],ram0_reg_i_21_n_0,ram0_reg_i_22_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram0_reg_i_15
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    ram0_reg_i_15__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram0_reg_i_18
       (.CI(ram0_reg_i_14__0_n_0),
        .CO({NLW_ram0_reg_i_18_CO_UNCONNECTED[3:1],ram0_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram0_reg_i_18_O_UNCONNECTED[3:2],grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[5:4]}),
        .S({1'b0,1'b0,zext_ln1317_2_fu_795_p1[8:7]}));
  LUT3 #(
    .INIT(8'h6A)) 
    ram0_reg_i_19
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram0_reg_i_19_n_0));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    ram0_reg_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_1),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(ram0_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEECCE20000000000)) 
    ram0_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg[8] [1]),
        .O(ce6));
  LUT3 #(
    .INIT(8'h95)) 
    ram0_reg_i_20
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram0_reg_i_20_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    ram0_reg_i_21
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram0_reg_i_21_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    ram0_reg_i_22
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram0_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    ram0_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg[8] [1]),
        .I3(ram0_reg_1[8]),
        .O(ap_enable_reg_pp0_iter1_reg_0[8]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFF0000)) 
    ram0_reg_i_3
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(ram0_reg_1[7]),
        .O(ap_enable_reg_pp0_iter1_reg_0[7]));
  LUT6 #(
    .INIT(64'h01FFFFFF01FF0000)) 
    ram0_reg_i_4
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(ram0_reg_1[6]),
        .O(ap_enable_reg_pp0_iter1_reg_0[6]));
  LUT6 #(
    .INIT(64'h01FEFFFF01FE0000)) 
    ram0_reg_i_5
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .I5(ram0_reg_1[5]),
        .O(ap_enable_reg_pp0_iter1_reg_0[5]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    ram0_reg_i_6
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(ram0_reg_1[4]),
        .O(ap_enable_reg_pp0_iter1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram0_reg_i_7
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(\ap_CS_fsm_reg[8] [1]),
        .I3(ram0_reg_1[3]),
        .O(ap_enable_reg_pp0_iter1_reg_0[3]));
  LUT5 #(
    .INIT(32'h95FF9500)) 
    ram0_reg_i_8
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[8] [1]),
        .I4(ram0_reg_0[2]),
        .O(address0[2]));
  LUT3 #(
    .INIT(8'h74)) 
    ram0_reg_i_8__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(\ap_CS_fsm_reg[8] [1]),
        .I2(ram0_reg_1[2]),
        .O(ap_enable_reg_pp0_iter1_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_9
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I1(\ap_CS_fsm_reg[8] [1]),
        .I2(ram0_reg_0[1]),
        .O(address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_9__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .I1(\ap_CS_fsm_reg[8] [1]),
        .I2(ram0_reg_1[1]),
        .O(ap_enable_reg_pp0_iter1_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    ram1_reg_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(select_ln96_reg_1997),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(address2[2]));
  LUT4 #(
    .INIT(16'hF807)) 
    ram1_reg_i_10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(zext_ln1317_2_fu_795_p1[4]),
        .I3(zext_ln1317_2_fu_795_p1[5]),
        .O(ram1_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram1_reg_i_11
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(zext_ln1317_2_fu_795_p1[4]),
        .O(ram1_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram1_reg_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(zext_ln1317_2_fu_795_p1[3]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(ram1_reg_i_12_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    ram1_reg_i_13
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(ram1_reg_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram1_reg_i_1__0
       (.CI(ram1_reg_i_2__0_n_0),
        .CO({NLW_ram1_reg_i_1__0_CO_UNCONNECTED[3:2],ram1_reg_i_1__0_n_2,ram1_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln1317_2_fu_795_p1[6:5]}),
        .O({NLW_ram1_reg_i_1__0_O_UNCONNECTED[3],\select_ln96_2_reg_2006_reg[6]_0 [6:4]}),
        .S({1'b0,ram1_reg_i_4__0_n_0,ram1_reg_i_5__0_n_0,ram1_reg_i_6_n_0}));
  LUT5 #(
    .INIT(32'hF8070707)) 
    ram1_reg_i_2
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(select_ln96_reg_1997),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(address2[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram1_reg_i_2__0
       (.CI(1'b0),
        .CO({ram1_reg_i_2__0_n_0,ram1_reg_i_2__0_n_1,ram1_reg_i_2__0_n_2,ram1_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram1_reg_i_7_n_0,ram1_reg_i_8_n_0,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0],ram1_reg_i_9_n_0}),
        .O(\select_ln96_2_reg_2006_reg[6]_0 [3:0]),
        .S({ram1_reg_i_10_n_0,ram1_reg_i_11_n_0,ram1_reg_i_12_n_0,ram1_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h7)) 
    ram1_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[7]));
  LUT3 #(
    .INIT(8'h95)) 
    ram1_reg_i_3__0
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .O(address2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram1_reg_i_4
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .O(\select_ln96_reg_1997_reg[4]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    ram1_reg_i_4__0
       (.I0(zext_ln1317_2_fu_795_p1[7]),
        .I1(zext_ln1317_2_fu_795_p1[8]),
        .O(ram1_reg_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram1_reg_i_5
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    ram1_reg_i_5__0
       (.I0(zext_ln1317_2_fu_795_p1[6]),
        .I1(zext_ln1317_2_fu_795_p1[7]),
        .O(ram1_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram1_reg_i_6
       (.I0(zext_ln1317_2_fu_795_p1[5]),
        .I1(zext_ln1317_2_fu_795_p1[6]),
        .O(ram1_reg_i_6_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    ram1_reg_i_7
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram1_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    ram1_reg_i_8
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram1_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram1_reg_i_9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram1_reg_i_9_n_0));
  LUT5 #(
    .INIT(32'h80808000)) 
    ram2_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(select_ln96_reg_1997),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[6]));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram2_reg_i_10
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(zext_ln1317_2_fu_795_p1[4]),
        .O(ram2_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram2_reg_i_11
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(zext_ln1317_2_fu_795_p1[3]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(ram2_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    ram2_reg_i_12
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(ram2_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram2_reg_i_13
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram2_reg_i_13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram2_reg_i_1__0
       (.CI(ram2_reg_i_2__0_n_0),
        .CO({NLW_ram2_reg_i_1__0_CO_UNCONNECTED[3],ram2_reg_i_1__0_n_1,ram2_reg_i_1__0_n_2,ram2_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln1317_2_fu_795_p1[6:5],ram2_reg_i_3_n_0}),
        .O(address3[7:4]),
        .S({ram2_reg_i_4__0_n_0,ram2_reg_i_5_n_0,ram2_reg_i_6_n_0,ram2_reg_i_7_n_0}));
  LUT5 #(
    .INIT(32'h57A8A8A8)) 
    ram2_reg_i_2
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram2_reg_i_2__0
       (.CI(1'b0),
        .CO({ram2_reg_i_2__0_n_0,ram2_reg_i_2__0_n_1,ram2_reg_i_2__0_n_2,ram2_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram2_reg_i_8_n_0,grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0],ram2_reg_i_9_n_0,1'b0}),
        .O(address3[3:0]),
        .S({ram2_reg_i_10_n_0,ram2_reg_i_11_n_0,ram2_reg_i_12_n_0,ram2_reg_i_13_n_0}));
  LUT3 #(
    .INIT(8'hEA)) 
    ram2_reg_i_3
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram2_reg_i_3_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    ram2_reg_i_3__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(select_ln96_reg_1997),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[4]));
  LUT2 #(
    .INIT(4'h9)) 
    ram2_reg_i_4
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    ram2_reg_i_4__0
       (.I0(zext_ln1317_2_fu_795_p1[7]),
        .I1(zext_ln1317_2_fu_795_p1[8]),
        .O(ram2_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram2_reg_i_5
       (.I0(zext_ln1317_2_fu_795_p1[6]),
        .I1(zext_ln1317_2_fu_795_p1[7]),
        .O(ram2_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram2_reg_i_6
       (.I0(zext_ln1317_2_fu_795_p1[5]),
        .I1(zext_ln1317_2_fu_795_p1[6]),
        .O(ram2_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hF807)) 
    ram2_reg_i_7
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(zext_ln1317_2_fu_795_p1[4]),
        .I3(zext_ln1317_2_fu_795_p1[5]),
        .O(ram2_reg_i_7_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    ram2_reg_i_8
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram2_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram2_reg_i_9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram2_reg_i_9_n_0));
  LUT4 #(
    .INIT(16'h0EEE)) 
    ram3_reg_i_1
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(address4[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram3_reg_i_1__0
       (.I0(zext_ln1317_2_fu_795_p1[7]),
        .I1(zext_ln1317_2_fu_795_p1[6]),
        .I2(zext_ln1317_2_fu_795_p1[4]),
        .I3(zext_ln1317_2_fu_795_p1[5]),
        .I4(ram3_reg_i_8_n_0),
        .I5(zext_ln1317_2_fu_795_p1[8]),
        .O(address5[6]));
  LUT4 #(
    .INIT(16'h0111)) 
    ram3_reg_i_2
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(address4[2]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram3_reg_i_2__0
       (.I0(ram3_reg_i_8_n_0),
        .I1(zext_ln1317_2_fu_795_p1[5]),
        .I2(zext_ln1317_2_fu_795_p1[4]),
        .I3(zext_ln1317_2_fu_795_p1[6]),
        .I4(zext_ln1317_2_fu_795_p1[7]),
        .O(address5[5]));
  LUT4 #(
    .INIT(16'hE111)) 
    ram3_reg_i_3
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(address4[1]));
  LUT6 #(
    .INIT(64'h17FFFFFFE8000000)) 
    ram3_reg_i_3__0
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I3(zext_ln1317_2_fu_795_p1[4]),
        .I4(zext_ln1317_2_fu_795_p1[5]),
        .I5(zext_ln1317_2_fu_795_p1[6]),
        .O(address5[4]));
  LUT6 #(
    .INIT(64'h57777FFFA8888000)) 
    ram3_reg_i_4
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(zext_ln1317_2_fu_795_p1[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I5(zext_ln1317_2_fu_795_p1[5]),
        .O(address5[3]));
  LUT2 #(
    .INIT(4'h9)) 
    ram3_reg_i_4__0
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .O(address4[0]));
  LUT5 #(
    .INIT(32'h157FEA80)) 
    ram3_reg_i_5
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(zext_ln1317_2_fu_795_p1[3]),
        .I4(zext_ln1317_2_fu_795_p1[4]),
        .O(address5[2]));
  LUT4 #(
    .INIT(16'h956A)) 
    ram3_reg_i_6
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(address5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram3_reg_i_7
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(address5[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    ram3_reg_i_8
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(ram3_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'h00808080)) 
    ram4_reg_i_1
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\select_ln96_reg_1997_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'h007F7F7F)) 
    ram4_reg_i_2
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\select_ln96_reg_1997_reg[4]_0 [3]));
  LUT5 #(
    .INIT(32'h807F7F7F)) 
    ram4_reg_i_3
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\select_ln96_reg_1997_reg[4]_0 [2]));
  LUT3 #(
    .INIT(8'h78)) 
    ram4_reg_i_4
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(select_ln96_reg_1997),
        .O(\select_ln96_reg_1997_reg[4]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    ram5_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(select_ln96_reg_1997),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[5]));
  LUT4 #(
    .INIT(16'hDF20)) 
    ram5_reg_i_1__0
       (.I0(zext_ln1317_2_fu_795_p1[7]),
        .I1(ram5_reg_i_8_n_0),
        .I2(zext_ln1317_2_fu_795_p1[6]),
        .I3(zext_ln1317_2_fu_795_p1[8]),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [6]));
  LUT3 #(
    .INIT(8'h08)) 
    ram5_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(select_ln96_reg_1997),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[4]));
  LUT6 #(
    .INIT(64'hDDDFFFFF22200000)) 
    ram5_reg_i_2__0
       (.I0(zext_ln1317_2_fu_795_p1[6]),
        .I1(ram5_reg_i_9_n_0),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I3(zext_ln1317_2_fu_795_p1[3]),
        .I4(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I5(zext_ln1317_2_fu_795_p1[7]),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [5]));
  LUT3 #(
    .INIT(8'h7F)) 
    ram5_reg_i_3
       (.I0(select_ln96_reg_1997),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[3]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    ram5_reg_i_3__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I1(zext_ln1317_2_fu_795_p1[3]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I3(zext_ln1317_2_fu_795_p1[5]),
        .I4(zext_ln1317_2_fu_795_p1[4]),
        .I5(zext_ln1317_2_fu_795_p1[6]),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [4]));
  LUT3 #(
    .INIT(8'h78)) 
    ram5_reg_i_4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(select_ln96_reg_1997),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[2]));
  LUT6 #(
    .INIT(64'h666CCCCCCCCCCCCC)) 
    ram5_reg_i_4__0
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(zext_ln1317_2_fu_795_p1[5]),
        .I2(zext_ln1317_2_fu_795_p1[3]),
        .I3(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'h5AAA6AAA)) 
    ram5_reg_i_5
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(zext_ln1317_2_fu_795_p1[3]),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    ram5_reg_i_5__0
       (.I0(select_ln96_reg_1997),
        .O(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[1]));
  LUT4 #(
    .INIT(16'h9CCC)) 
    ram5_reg_i_6
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I1(zext_ln1317_2_fu_795_p1[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [1]));
  LUT3 #(
    .INIT(8'h78)) 
    ram5_reg_i_7
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .O(\select_ln96_2_reg_2006_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    ram5_reg_i_8
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(zext_ln1317_2_fu_795_p1[5]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I3(zext_ln1317_2_fu_795_p1[3]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram5_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram5_reg_i_9
       (.I0(zext_ln1317_2_fu_795_p1[4]),
        .I1(zext_ln1317_2_fu_795_p1[5]),
        .O(ram5_reg_i_9_n_0));
  LUT5 #(
    .INIT(32'hE2C00000)) 
    ram6_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[8] [1]),
        .O(ce9));
  LUT1 #(
    .INIT(2'h1)) 
    ram6_reg_i_2
       (.I0(Q),
        .O(address8[7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram6_reg_i_3
       (.I0(select_ln96_reg_1997),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I3(Q),
        .O(address7[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram6_reg_i_4
       (.I0(Q),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I3(select_ln96_reg_1997),
        .O(address7[3]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    ram7_reg_i_1
       (.I0(zext_ln1317_2_fu_795_p1[7]),
        .I1(zext_ln1317_2_fu_795_p1[6]),
        .I2(zext_ln1317_2_fu_795_p1[4]),
        .I3(zext_ln1317_2_fu_795_p1[5]),
        .I4(ram7_reg_i_7_n_0),
        .I5(zext_ln1317_2_fu_795_p1[8]),
        .O(\select_ln96_2_reg_2006_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h80)) 
    ram7_reg_i_1__0
       (.I0(Q),
        .I1(select_ln96_reg_1997),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .O(address8[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram7_reg_i_2
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[8]),
        .I2(zext_ln1317_2_fu_795_p1[5]),
        .I3(zext_ln1317_2_fu_795_p1[4]),
        .I4(zext_ln1317_2_fu_795_p1[6]),
        .I5(zext_ln1317_2_fu_795_p1[7]),
        .O(\select_ln96_2_reg_2006_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h7F)) 
    ram7_reg_i_2__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I1(select_ln96_reg_1997),
        .I2(Q),
        .O(address8[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram7_reg_i_3__0
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(zext_ln1317_2_fu_795_p1[4]),
        .I4(zext_ln1317_2_fu_795_p1[5]),
        .I5(zext_ln1317_2_fu_795_p1[6]),
        .O(\select_ln96_2_reg_2006_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    ram7_reg_i_4__0
       (.I0(zext_ln1317_2_fu_795_p1[5]),
        .I1(zext_ln1317_2_fu_795_p1[4]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(zext_ln1317_2_fu_795_p1[3]),
        .O(\select_ln96_2_reg_2006_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram7_reg_i_5__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(zext_ln1317_2_fu_795_p1[3]),
        .I3(zext_ln1317_2_fu_795_p1[4]),
        .O(\select_ln96_2_reg_2006_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h78)) 
    ram7_reg_i_6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(zext_ln1317_2_fu_795_p1[3]),
        .O(\select_ln96_2_reg_2006_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram7_reg_i_7
       (.I0(zext_ln1317_2_fu_795_p1[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram7_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hF800)) 
    ram8_reg_i_1
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .I2(select_ln96_reg_1997),
        .I3(Q),
        .O(address9[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_12
       (.CI(ram_reg_i_13_n_0),
        .CO({ram_reg_i_12_n_0,ram_reg_i_12_n_1,ram_reg_i_12_n_2,ram_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln884_17_fu_1934_p3[31:28]),
        .O(add_ln1393_18_fu_1941_p2[18:15]),
        .S({ram_reg_i_21_n_0,ram_reg_i_22_n_0,ram_reg_i_23_n_0,ram_reg_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_13
       (.CI(ram_reg_i_14_n_0),
        .CO({ram_reg_i_13_n_0,ram_reg_i_13_n_1,ram_reg_i_13_n_2,ram_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln884_17_fu_1934_p3[27:24]),
        .O(add_ln1393_18_fu_1941_p2[14:11]),
        .S({ram_reg_i_25_n_0,ram_reg_i_26_n_0,ram_reg_i_27_n_0,ram_reg_i_28_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_14
       (.CI(ram_reg_i_15_n_0),
        .CO({ram_reg_i_14_n_0,ram_reg_i_14_n_1,ram_reg_i_14_n_2,ram_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln884_17_fu_1934_p3[23:20]),
        .O(add_ln1393_18_fu_1941_p2[10:7]),
        .S({ram_reg_i_29_n_0,ram_reg_i_30_n_0,ram_reg_i_31_n_0,ram_reg_i_32_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_15
       (.CI(ram_reg_i_16_n_0),
        .CO({ram_reg_i_15_n_0,ram_reg_i_15_n_1,ram_reg_i_15_n_2,ram_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln884_17_fu_1934_p3[19:16]),
        .O(add_ln1393_18_fu_1941_p2[6:3]),
        .S({ram_reg_i_33_n_0,ram_reg_i_34_n_0,ram_reg_i_35_n_0,ram_reg_i_36_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_16
       (.CI(1'b0),
        .CO({ram_reg_i_16_n_0,ram_reg_i_16_n_1,ram_reg_i_16_n_2,ram_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({shl_ln884_17_fu_1934_p3[15:13],1'b0}),
        .O({add_ln1393_18_fu_1941_p2[2:0],NLW_ram_reg_i_16_O_UNCONNECTED[0]}),
        .S({ram_reg_i_37_n_0,ram_reg_i_38_n_0,ram_reg_i_39_n_0,mul_ln1393_18_reg_2371_pp0_iter6_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_17
       (.CI(ram_reg_i_18_n_0),
        .CO(NLW_ram_reg_i_17_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_17_O_UNCONNECTED[3:1],add_ln1393_18_fu_1941_p2[23]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_40_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_i_18
       (.CI(ram_reg_i_12_n_0),
        .CO({ram_reg_i_18_n_0,ram_reg_i_18_n_1,ram_reg_i_18_n_2,ram_reg_i_18_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln884_17_fu_1934_p3[35:32]),
        .O(add_ln1393_18_fu_1941_p2[22:19]),
        .S({ram_reg_i_41_n_0,ram_reg_i_42_n_0,ram_reg_i_43_n_0,ram_reg_i_44_n_0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_19
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[8] [1]),
        .O(WEA));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_21
       (.I0(shl_ln884_17_fu_1934_p3[31]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[31]),
        .O(ram_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_22
       (.I0(shl_ln884_17_fu_1934_p3[30]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[30]),
        .O(ram_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_23
       (.I0(shl_ln884_17_fu_1934_p3[29]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[29]),
        .O(ram_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_24
       (.I0(shl_ln884_17_fu_1934_p3[28]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[28]),
        .O(ram_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_25
       (.I0(shl_ln884_17_fu_1934_p3[27]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[27]),
        .O(ram_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_26
       (.I0(shl_ln884_17_fu_1934_p3[26]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[26]),
        .O(ram_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_27
       (.I0(shl_ln884_17_fu_1934_p3[25]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[25]),
        .O(ram_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_28
       (.I0(shl_ln884_17_fu_1934_p3[24]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[24]),
        .O(ram_reg_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_29
       (.I0(shl_ln884_17_fu_1934_p3[23]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[23]),
        .O(ram_reg_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_30
       (.I0(shl_ln884_17_fu_1934_p3[22]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[22]),
        .O(ram_reg_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_31
       (.I0(shl_ln884_17_fu_1934_p3[21]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[21]),
        .O(ram_reg_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_32
       (.I0(shl_ln884_17_fu_1934_p3[20]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[20]),
        .O(ram_reg_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_33
       (.I0(shl_ln884_17_fu_1934_p3[19]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[19]),
        .O(ram_reg_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_34
       (.I0(shl_ln884_17_fu_1934_p3[18]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[18]),
        .O(ram_reg_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_35
       (.I0(shl_ln884_17_fu_1934_p3[17]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[17]),
        .O(ram_reg_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_36
       (.I0(shl_ln884_17_fu_1934_p3[16]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[16]),
        .O(ram_reg_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37
       (.I0(shl_ln884_17_fu_1934_p3[15]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[15]),
        .O(ram_reg_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38
       (.I0(shl_ln884_17_fu_1934_p3[14]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[14]),
        .O(ram_reg_i_38_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_39
       (.I0(shl_ln884_17_fu_1934_p3[13]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[13]),
        .O(ram_reg_i_39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40
       (.I0(shl_ln884_17_fu_1934_p3[36]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[36]),
        .O(ram_reg_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41
       (.I0(shl_ln884_17_fu_1934_p3[35]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[35]),
        .O(ram_reg_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_42
       (.I0(shl_ln884_17_fu_1934_p3[34]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[34]),
        .O(ram_reg_i_42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_43
       (.I0(shl_ln884_17_fu_1934_p3[33]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[33]),
        .O(ram_reg_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44
       (.I0(shl_ln884_17_fu_1934_p3[32]),
        .I1(mul_ln1393_18_reg_2371_pp0_iter6_reg[32]),
        .O(ram_reg_i_44_n_0));
  FDRE \row_1_reg_1978_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_row_1[0]),
        .Q(row_1_reg_1978[0]),
        .R(1'b0));
  FDRE \row_1_reg_1978_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_row_1[1]),
        .Q(row_1_reg_1978[1]),
        .R(1'b0));
  FDRE \row_1_reg_1978_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_row_1[2]),
        .Q(row_1_reg_1978[2]),
        .R(1'b0));
  FDRE \row_1_reg_1978_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_row_1[3]),
        .Q(row_1_reg_1978[3]),
        .R(1'b0));
  FDRE \row_1_reg_1978_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_row_1[4]),
        .Q(row_1_reg_1978[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_140[0]_i_1 
       (.I0(add_ln96_reg_1987[0]),
        .I1(icmp_ln98_reg_1992),
        .I2(row_1_reg_1978[0]),
        .O(select_ln96_1_fu_790_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_140[1]_i_1 
       (.I0(add_ln96_reg_1987[1]),
        .I1(icmp_ln98_reg_1992),
        .I2(row_1_reg_1978[1]),
        .O(select_ln96_1_fu_790_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_140[2]_i_1 
       (.I0(add_ln96_reg_1987[2]),
        .I1(icmp_ln98_reg_1992),
        .I2(row_1_reg_1978[2]),
        .O(select_ln96_1_fu_790_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_140[3]_i_1 
       (.I0(add_ln96_reg_1987[3]),
        .I1(icmp_ln98_reg_1992),
        .I2(row_1_reg_1978[3]),
        .O(select_ln96_1_fu_790_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_140[4]_i_1 
       (.I0(add_ln96_reg_1987[4]),
        .I1(icmp_ln98_reg_1992),
        .I2(row_1_reg_1978[4]),
        .O(select_ln96_1_fu_790_p3[4]));
  FDRE \row_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(select_ln96_1_fu_790_p3[0]),
        .Q(row_fu_140[0]),
        .R(col_fu_13601_out));
  FDRE \row_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(select_ln96_1_fu_790_p3[1]),
        .Q(row_fu_140[1]),
        .R(col_fu_13601_out));
  FDRE \row_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(select_ln96_1_fu_790_p3[2]),
        .Q(row_fu_140[2]),
        .R(col_fu_13601_out));
  FDRE \row_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(select_ln96_1_fu_790_p3[3]),
        .Q(row_fu_140[3]),
        .R(col_fu_13601_out));
  FDRE \row_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1360),
        .D(select_ln96_1_fu_790_p3[4]),
        .Q(row_fu_140[4]),
        .R(col_fu_13601_out));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln96_1_reg_2045[4]_i_1 
       (.I0(Q),
        .I1(\icmp_ln96_reg_1983_reg_n_0_[0] ),
        .O(select_ln96_1_reg_20450));
  FDRE \select_ln96_1_reg_2045_reg[0] 
       (.C(ap_clk),
        .CE(select_ln96_1_reg_20450),
        .D(select_ln96_1_fu_790_p3[0]),
        .Q(p_shl_fu_1031_p3[4]),
        .R(1'b0));
  FDRE \select_ln96_1_reg_2045_reg[1] 
       (.C(ap_clk),
        .CE(select_ln96_1_reg_20450),
        .D(select_ln96_1_fu_790_p3[1]),
        .Q(p_shl_fu_1031_p3[5]),
        .R(1'b0));
  FDRE \select_ln96_1_reg_2045_reg[2] 
       (.C(ap_clk),
        .CE(select_ln96_1_reg_20450),
        .D(select_ln96_1_fu_790_p3[2]),
        .Q(p_shl_fu_1031_p3[6]),
        .R(1'b0));
  FDRE \select_ln96_1_reg_2045_reg[3] 
       (.C(ap_clk),
        .CE(select_ln96_1_reg_20450),
        .D(select_ln96_1_fu_790_p3[3]),
        .Q(p_shl_fu_1031_p3[7]),
        .R(1'b0));
  FDRE \select_ln96_1_reg_2045_reg[4] 
       (.C(ap_clk),
        .CE(select_ln96_1_reg_20450),
        .D(select_ln96_1_fu_790_p3[4]),
        .Q(p_shl_fu_1031_p3[8]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[2] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[3] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(zext_ln1317_2_fu_795_p1[3]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[4] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(select_ln96_2_fu_746_p3[4]),
        .Q(zext_ln1317_2_fu_795_p1[4]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[5] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(select_ln96_2_fu_746_p3[5]),
        .Q(zext_ln1317_2_fu_795_p1[5]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[6] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(select_ln96_2_fu_746_p3[6]),
        .Q(zext_ln1317_2_fu_795_p1[6]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[7] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(select_ln96_2_fu_746_p3[7]),
        .Q(zext_ln1317_2_fu_795_p1[7]),
        .R(1'b0));
  FDRE \select_ln96_2_reg_2006_reg[8] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(select_ln96_2_fu_746_p3[8]),
        .Q(zext_ln1317_2_fu_795_p1[8]),
        .R(1'b0));
  FDRE \select_ln96_reg_1997_reg[0] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(col_fu_136[0]),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \select_ln96_reg_1997_reg[1] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(col_fu_136[1]),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address3[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \select_ln96_reg_1997_reg[2] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(col_fu_136[2]),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address1[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \select_ln96_reg_1997_reg[3] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(col_fu_136[3]),
        .Q(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_B_V_address6[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  FDRE \select_ln96_reg_1997_reg[4] 
       (.C(ap_clk),
        .CE(add_ln96_reg_19870),
        .D(col_fu_136[4]),
        .Q(select_ln96_reg_1997),
        .R(flow_control_loop_pipe_sequential_init_U_n_46));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_10 
       (.I0(shl_ln884_4_fu_1615_p3[20]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[20]),
        .O(\tmp_11_reg_2381[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_3 
       (.I0(add_ln1393_4_fu_1622_p2[23]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[23]),
        .O(\tmp_11_reg_2381[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_4 
       (.I0(add_ln1393_4_fu_1622_p2[22]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[22]),
        .O(\tmp_11_reg_2381[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_5 
       (.I0(add_ln1393_4_fu_1622_p2[21]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[21]),
        .O(\tmp_11_reg_2381[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_6 
       (.I0(add_ln1393_4_fu_1622_p2[20]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[20]),
        .O(\tmp_11_reg_2381[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_7 
       (.I0(shl_ln884_4_fu_1615_p3[23]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[23]),
        .O(\tmp_11_reg_2381[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_8 
       (.I0(shl_ln884_4_fu_1615_p3[22]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[22]),
        .O(\tmp_11_reg_2381[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[10]_i_9 
       (.I0(shl_ln884_4_fu_1615_p3[21]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[21]),
        .O(\tmp_11_reg_2381[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_10 
       (.I0(shl_ln884_4_fu_1615_p3[24]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[24]),
        .O(\tmp_11_reg_2381[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_3 
       (.I0(add_ln1393_4_fu_1622_p2[27]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[27]),
        .O(\tmp_11_reg_2381[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_4 
       (.I0(add_ln1393_4_fu_1622_p2[26]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[26]),
        .O(\tmp_11_reg_2381[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_5 
       (.I0(add_ln1393_4_fu_1622_p2[25]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[25]),
        .O(\tmp_11_reg_2381[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_6 
       (.I0(add_ln1393_4_fu_1622_p2[24]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[24]),
        .O(\tmp_11_reg_2381[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_7 
       (.I0(shl_ln884_4_fu_1615_p3[27]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[27]),
        .O(\tmp_11_reg_2381[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_8 
       (.I0(shl_ln884_4_fu_1615_p3[26]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[26]),
        .O(\tmp_11_reg_2381[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[14]_i_9 
       (.I0(shl_ln884_4_fu_1615_p3[25]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[25]),
        .O(\tmp_11_reg_2381[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_10 
       (.I0(shl_ln884_4_fu_1615_p3[28]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[28]),
        .O(\tmp_11_reg_2381[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_3 
       (.I0(add_ln1393_4_fu_1622_p2[31]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[31]),
        .O(\tmp_11_reg_2381[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_4 
       (.I0(add_ln1393_4_fu_1622_p2[30]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[30]),
        .O(\tmp_11_reg_2381[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_5 
       (.I0(add_ln1393_4_fu_1622_p2[29]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[29]),
        .O(\tmp_11_reg_2381[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_6 
       (.I0(add_ln1393_4_fu_1622_p2[28]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[28]),
        .O(\tmp_11_reg_2381[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_7 
       (.I0(shl_ln884_4_fu_1615_p3[31]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[31]),
        .O(\tmp_11_reg_2381[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_8 
       (.I0(shl_ln884_4_fu_1615_p3[30]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[30]),
        .O(\tmp_11_reg_2381[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[18]_i_9 
       (.I0(shl_ln884_4_fu_1615_p3[29]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[29]),
        .O(\tmp_11_reg_2381[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_10 
       (.I0(shl_ln884_4_fu_1615_p3[32]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[32]),
        .O(\tmp_11_reg_2381[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_3 
       (.I0(add_ln1393_4_fu_1622_p2[35]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[35]),
        .O(\tmp_11_reg_2381[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_4 
       (.I0(add_ln1393_4_fu_1622_p2[34]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[34]),
        .O(\tmp_11_reg_2381[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_5 
       (.I0(add_ln1393_4_fu_1622_p2[33]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[33]),
        .O(\tmp_11_reg_2381[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_6 
       (.I0(add_ln1393_4_fu_1622_p2[32]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[32]),
        .O(\tmp_11_reg_2381[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_7 
       (.I0(shl_ln884_4_fu_1615_p3[35]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[35]),
        .O(\tmp_11_reg_2381[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_8 
       (.I0(shl_ln884_4_fu_1615_p3[34]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[34]),
        .O(\tmp_11_reg_2381[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[22]_i_9 
       (.I0(shl_ln884_4_fu_1615_p3[33]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[33]),
        .O(\tmp_11_reg_2381[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[23]_i_2 
       (.I0(add_ln1393_4_fu_1622_p2[36]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[36]),
        .O(\tmp_11_reg_2381[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[23]_i_4 
       (.I0(shl_ln884_4_fu_1615_p3[36]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[36]),
        .O(\tmp_11_reg_2381[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[2]_i_3 
       (.I0(add_ln1393_4_fu_1622_p2[15]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[15]),
        .O(\tmp_11_reg_2381[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[2]_i_4 
       (.I0(add_ln1393_4_fu_1622_p2[14]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[14]),
        .O(\tmp_11_reg_2381[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[2]_i_5 
       (.I0(add_ln1393_4_fu_1622_p2[13]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[13]),
        .O(\tmp_11_reg_2381[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[2]_i_6 
       (.I0(shl_ln884_4_fu_1615_p3[15]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[15]),
        .O(\tmp_11_reg_2381[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[2]_i_7 
       (.I0(shl_ln884_4_fu_1615_p3[14]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[14]),
        .O(\tmp_11_reg_2381[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[2]_i_8 
       (.I0(shl_ln884_4_fu_1615_p3[13]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[13]),
        .O(\tmp_11_reg_2381[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_10 
       (.I0(shl_ln884_4_fu_1615_p3[16]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[16]),
        .O(\tmp_11_reg_2381[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_3 
       (.I0(add_ln1393_4_fu_1622_p2[19]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[19]),
        .O(\tmp_11_reg_2381[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_4 
       (.I0(add_ln1393_4_fu_1622_p2[18]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[18]),
        .O(\tmp_11_reg_2381[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_5 
       (.I0(add_ln1393_4_fu_1622_p2[17]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[17]),
        .O(\tmp_11_reg_2381[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_6 
       (.I0(add_ln1393_4_fu_1622_p2[16]),
        .I1(mul_ln1393_5_reg_2301_pp0_iter2_reg[16]),
        .O(\tmp_11_reg_2381[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_7 
       (.I0(shl_ln884_4_fu_1615_p3[19]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[19]),
        .O(\tmp_11_reg_2381[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_8 
       (.I0(shl_ln884_4_fu_1615_p3[18]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[18]),
        .O(\tmp_11_reg_2381[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_2381[6]_i_9 
       (.I0(shl_ln884_4_fu_1615_p3[17]),
        .I1(mul_ln1393_4_reg_2296_pp0_iter2_reg[17]),
        .O(\tmp_11_reg_2381[6]_i_9_n_0 ));
  FDRE \tmp_11_reg_2381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[13]),
        .Q(shl_ln884_6_fu_1660_p3[13]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[23]),
        .Q(shl_ln884_6_fu_1660_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[10]_i_1 
       (.CI(\tmp_11_reg_2381_reg[6]_i_1_n_0 ),
        .CO({\tmp_11_reg_2381_reg[10]_i_1_n_0 ,\tmp_11_reg_2381_reg[10]_i_1_n_1 ,\tmp_11_reg_2381_reg[10]_i_1_n_2 ,\tmp_11_reg_2381_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_4_fu_1622_p2[23:20]),
        .O(add_ln1393_5_fu_1645_p2[23:20]),
        .S({\tmp_11_reg_2381[10]_i_3_n_0 ,\tmp_11_reg_2381[10]_i_4_n_0 ,\tmp_11_reg_2381[10]_i_5_n_0 ,\tmp_11_reg_2381[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[10]_i_2 
       (.CI(\tmp_11_reg_2381_reg[6]_i_2_n_0 ),
        .CO({\tmp_11_reg_2381_reg[10]_i_2_n_0 ,\tmp_11_reg_2381_reg[10]_i_2_n_1 ,\tmp_11_reg_2381_reg[10]_i_2_n_2 ,\tmp_11_reg_2381_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_4_fu_1615_p3[23:20]),
        .O(add_ln1393_4_fu_1622_p2[23:20]),
        .S({\tmp_11_reg_2381[10]_i_7_n_0 ,\tmp_11_reg_2381[10]_i_8_n_0 ,\tmp_11_reg_2381[10]_i_9_n_0 ,\tmp_11_reg_2381[10]_i_10_n_0 }));
  FDRE \tmp_11_reg_2381_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[24]),
        .Q(shl_ln884_6_fu_1660_p3[24]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[25]),
        .Q(shl_ln884_6_fu_1660_p3[25]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[26]),
        .Q(shl_ln884_6_fu_1660_p3[26]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[27]),
        .Q(shl_ln884_6_fu_1660_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[14]_i_1 
       (.CI(\tmp_11_reg_2381_reg[10]_i_1_n_0 ),
        .CO({\tmp_11_reg_2381_reg[14]_i_1_n_0 ,\tmp_11_reg_2381_reg[14]_i_1_n_1 ,\tmp_11_reg_2381_reg[14]_i_1_n_2 ,\tmp_11_reg_2381_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_4_fu_1622_p2[27:24]),
        .O(add_ln1393_5_fu_1645_p2[27:24]),
        .S({\tmp_11_reg_2381[14]_i_3_n_0 ,\tmp_11_reg_2381[14]_i_4_n_0 ,\tmp_11_reg_2381[14]_i_5_n_0 ,\tmp_11_reg_2381[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[14]_i_2 
       (.CI(\tmp_11_reg_2381_reg[10]_i_2_n_0 ),
        .CO({\tmp_11_reg_2381_reg[14]_i_2_n_0 ,\tmp_11_reg_2381_reg[14]_i_2_n_1 ,\tmp_11_reg_2381_reg[14]_i_2_n_2 ,\tmp_11_reg_2381_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_4_fu_1615_p3[27:24]),
        .O(add_ln1393_4_fu_1622_p2[27:24]),
        .S({\tmp_11_reg_2381[14]_i_7_n_0 ,\tmp_11_reg_2381[14]_i_8_n_0 ,\tmp_11_reg_2381[14]_i_9_n_0 ,\tmp_11_reg_2381[14]_i_10_n_0 }));
  FDRE \tmp_11_reg_2381_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[28]),
        .Q(shl_ln884_6_fu_1660_p3[28]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[29]),
        .Q(shl_ln884_6_fu_1660_p3[29]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[30]),
        .Q(shl_ln884_6_fu_1660_p3[30]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[31]),
        .Q(shl_ln884_6_fu_1660_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[18]_i_1 
       (.CI(\tmp_11_reg_2381_reg[14]_i_1_n_0 ),
        .CO({\tmp_11_reg_2381_reg[18]_i_1_n_0 ,\tmp_11_reg_2381_reg[18]_i_1_n_1 ,\tmp_11_reg_2381_reg[18]_i_1_n_2 ,\tmp_11_reg_2381_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_4_fu_1622_p2[31:28]),
        .O(add_ln1393_5_fu_1645_p2[31:28]),
        .S({\tmp_11_reg_2381[18]_i_3_n_0 ,\tmp_11_reg_2381[18]_i_4_n_0 ,\tmp_11_reg_2381[18]_i_5_n_0 ,\tmp_11_reg_2381[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[18]_i_2 
       (.CI(\tmp_11_reg_2381_reg[14]_i_2_n_0 ),
        .CO({\tmp_11_reg_2381_reg[18]_i_2_n_0 ,\tmp_11_reg_2381_reg[18]_i_2_n_1 ,\tmp_11_reg_2381_reg[18]_i_2_n_2 ,\tmp_11_reg_2381_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_4_fu_1615_p3[31:28]),
        .O(add_ln1393_4_fu_1622_p2[31:28]),
        .S({\tmp_11_reg_2381[18]_i_7_n_0 ,\tmp_11_reg_2381[18]_i_8_n_0 ,\tmp_11_reg_2381[18]_i_9_n_0 ,\tmp_11_reg_2381[18]_i_10_n_0 }));
  FDRE \tmp_11_reg_2381_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[32]),
        .Q(shl_ln884_6_fu_1660_p3[32]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[14]),
        .Q(shl_ln884_6_fu_1660_p3[14]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[33]),
        .Q(shl_ln884_6_fu_1660_p3[33]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[34]),
        .Q(shl_ln884_6_fu_1660_p3[34]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[35]),
        .Q(shl_ln884_6_fu_1660_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[22]_i_1 
       (.CI(\tmp_11_reg_2381_reg[18]_i_1_n_0 ),
        .CO({\tmp_11_reg_2381_reg[22]_i_1_n_0 ,\tmp_11_reg_2381_reg[22]_i_1_n_1 ,\tmp_11_reg_2381_reg[22]_i_1_n_2 ,\tmp_11_reg_2381_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_4_fu_1622_p2[35:32]),
        .O(add_ln1393_5_fu_1645_p2[35:32]),
        .S({\tmp_11_reg_2381[22]_i_3_n_0 ,\tmp_11_reg_2381[22]_i_4_n_0 ,\tmp_11_reg_2381[22]_i_5_n_0 ,\tmp_11_reg_2381[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[22]_i_2 
       (.CI(\tmp_11_reg_2381_reg[18]_i_2_n_0 ),
        .CO({\tmp_11_reg_2381_reg[22]_i_2_n_0 ,\tmp_11_reg_2381_reg[22]_i_2_n_1 ,\tmp_11_reg_2381_reg[22]_i_2_n_2 ,\tmp_11_reg_2381_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_4_fu_1615_p3[35:32]),
        .O(add_ln1393_4_fu_1622_p2[35:32]),
        .S({\tmp_11_reg_2381[22]_i_7_n_0 ,\tmp_11_reg_2381[22]_i_8_n_0 ,\tmp_11_reg_2381[22]_i_9_n_0 ,\tmp_11_reg_2381[22]_i_10_n_0 }));
  FDRE \tmp_11_reg_2381_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[36]),
        .Q(shl_ln884_6_fu_1660_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[23]_i_1 
       (.CI(\tmp_11_reg_2381_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_11_reg_2381_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_11_reg_2381_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_5_fu_1645_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_11_reg_2381[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[23]_i_3 
       (.CI(\tmp_11_reg_2381_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_11_reg_2381_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_11_reg_2381_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_4_fu_1622_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_11_reg_2381[23]_i_4_n_0 }));
  FDRE \tmp_11_reg_2381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[15]),
        .Q(shl_ln884_6_fu_1660_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_11_reg_2381_reg[2]_i_1_n_0 ,\tmp_11_reg_2381_reg[2]_i_1_n_1 ,\tmp_11_reg_2381_reg[2]_i_1_n_2 ,\tmp_11_reg_2381_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_4_fu_1622_p2[15:13],1'b0}),
        .O({add_ln1393_5_fu_1645_p2[15:13],\NLW_tmp_11_reg_2381_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_11_reg_2381[2]_i_3_n_0 ,\tmp_11_reg_2381[2]_i_4_n_0 ,\tmp_11_reg_2381[2]_i_5_n_0 ,mul_ln1393_5_reg_2301_pp0_iter2_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_11_reg_2381_reg[2]_i_2_n_0 ,\tmp_11_reg_2381_reg[2]_i_2_n_1 ,\tmp_11_reg_2381_reg[2]_i_2_n_2 ,\tmp_11_reg_2381_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_4_fu_1615_p3[15:13],1'b0}),
        .O({add_ln1393_4_fu_1622_p2[15:13],\NLW_tmp_11_reg_2381_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_11_reg_2381[2]_i_6_n_0 ,\tmp_11_reg_2381[2]_i_7_n_0 ,\tmp_11_reg_2381[2]_i_8_n_0 ,mul_ln1393_4_reg_2296_pp0_iter2_reg[12]}));
  FDRE \tmp_11_reg_2381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[16]),
        .Q(shl_ln884_6_fu_1660_p3[16]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[17]),
        .Q(shl_ln884_6_fu_1660_p3[17]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[18]),
        .Q(shl_ln884_6_fu_1660_p3[18]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[19]),
        .Q(shl_ln884_6_fu_1660_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[6]_i_1 
       (.CI(\tmp_11_reg_2381_reg[2]_i_1_n_0 ),
        .CO({\tmp_11_reg_2381_reg[6]_i_1_n_0 ,\tmp_11_reg_2381_reg[6]_i_1_n_1 ,\tmp_11_reg_2381_reg[6]_i_1_n_2 ,\tmp_11_reg_2381_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_4_fu_1622_p2[19:16]),
        .O(add_ln1393_5_fu_1645_p2[19:16]),
        .S({\tmp_11_reg_2381[6]_i_3_n_0 ,\tmp_11_reg_2381[6]_i_4_n_0 ,\tmp_11_reg_2381[6]_i_5_n_0 ,\tmp_11_reg_2381[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_11_reg_2381_reg[6]_i_2 
       (.CI(\tmp_11_reg_2381_reg[2]_i_2_n_0 ),
        .CO({\tmp_11_reg_2381_reg[6]_i_2_n_0 ,\tmp_11_reg_2381_reg[6]_i_2_n_1 ,\tmp_11_reg_2381_reg[6]_i_2_n_2 ,\tmp_11_reg_2381_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_4_fu_1615_p3[19:16]),
        .O(add_ln1393_4_fu_1622_p2[19:16]),
        .S({\tmp_11_reg_2381[6]_i_7_n_0 ,\tmp_11_reg_2381[6]_i_8_n_0 ,\tmp_11_reg_2381[6]_i_9_n_0 ,\tmp_11_reg_2381[6]_i_10_n_0 }));
  FDRE \tmp_11_reg_2381_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[20]),
        .Q(shl_ln884_6_fu_1660_p3[20]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[21]),
        .Q(shl_ln884_6_fu_1660_p3[21]),
        .R(1'b0));
  FDRE \tmp_11_reg_2381_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_5_fu_1645_p2[22]),
        .Q(shl_ln884_6_fu_1660_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_10 
       (.I0(shl_ln884_6_fu_1660_p3[20]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[20]),
        .O(\tmp_13_reg_2386[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_3 
       (.I0(add_ln1393_6_fu_1667_p2[23]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[23]),
        .O(\tmp_13_reg_2386[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_4 
       (.I0(add_ln1393_6_fu_1667_p2[22]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[22]),
        .O(\tmp_13_reg_2386[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_5 
       (.I0(add_ln1393_6_fu_1667_p2[21]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[21]),
        .O(\tmp_13_reg_2386[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_6 
       (.I0(add_ln1393_6_fu_1667_p2[20]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[20]),
        .O(\tmp_13_reg_2386[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_7 
       (.I0(shl_ln884_6_fu_1660_p3[23]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[23]),
        .O(\tmp_13_reg_2386[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_8 
       (.I0(shl_ln884_6_fu_1660_p3[22]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[22]),
        .O(\tmp_13_reg_2386[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[10]_i_9 
       (.I0(shl_ln884_6_fu_1660_p3[21]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[21]),
        .O(\tmp_13_reg_2386[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_10 
       (.I0(shl_ln884_6_fu_1660_p3[24]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[24]),
        .O(\tmp_13_reg_2386[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_3 
       (.I0(add_ln1393_6_fu_1667_p2[27]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[27]),
        .O(\tmp_13_reg_2386[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_4 
       (.I0(add_ln1393_6_fu_1667_p2[26]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[26]),
        .O(\tmp_13_reg_2386[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_5 
       (.I0(add_ln1393_6_fu_1667_p2[25]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[25]),
        .O(\tmp_13_reg_2386[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_6 
       (.I0(add_ln1393_6_fu_1667_p2[24]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[24]),
        .O(\tmp_13_reg_2386[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_7 
       (.I0(shl_ln884_6_fu_1660_p3[27]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[27]),
        .O(\tmp_13_reg_2386[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_8 
       (.I0(shl_ln884_6_fu_1660_p3[26]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[26]),
        .O(\tmp_13_reg_2386[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[14]_i_9 
       (.I0(shl_ln884_6_fu_1660_p3[25]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[25]),
        .O(\tmp_13_reg_2386[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_10 
       (.I0(shl_ln884_6_fu_1660_p3[28]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[28]),
        .O(\tmp_13_reg_2386[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_3 
       (.I0(add_ln1393_6_fu_1667_p2[31]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[31]),
        .O(\tmp_13_reg_2386[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_4 
       (.I0(add_ln1393_6_fu_1667_p2[30]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[30]),
        .O(\tmp_13_reg_2386[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_5 
       (.I0(add_ln1393_6_fu_1667_p2[29]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[29]),
        .O(\tmp_13_reg_2386[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_6 
       (.I0(add_ln1393_6_fu_1667_p2[28]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[28]),
        .O(\tmp_13_reg_2386[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_7 
       (.I0(shl_ln884_6_fu_1660_p3[31]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[31]),
        .O(\tmp_13_reg_2386[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_8 
       (.I0(shl_ln884_6_fu_1660_p3[30]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[30]),
        .O(\tmp_13_reg_2386[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[18]_i_9 
       (.I0(shl_ln884_6_fu_1660_p3[29]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[29]),
        .O(\tmp_13_reg_2386[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_10 
       (.I0(shl_ln884_6_fu_1660_p3[32]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[32]),
        .O(\tmp_13_reg_2386[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_3 
       (.I0(add_ln1393_6_fu_1667_p2[35]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[35]),
        .O(\tmp_13_reg_2386[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_4 
       (.I0(add_ln1393_6_fu_1667_p2[34]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[34]),
        .O(\tmp_13_reg_2386[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_5 
       (.I0(add_ln1393_6_fu_1667_p2[33]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[33]),
        .O(\tmp_13_reg_2386[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_6 
       (.I0(add_ln1393_6_fu_1667_p2[32]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[32]),
        .O(\tmp_13_reg_2386[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_7 
       (.I0(shl_ln884_6_fu_1660_p3[35]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[35]),
        .O(\tmp_13_reg_2386[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_8 
       (.I0(shl_ln884_6_fu_1660_p3[34]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[34]),
        .O(\tmp_13_reg_2386[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[22]_i_9 
       (.I0(shl_ln884_6_fu_1660_p3[33]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[33]),
        .O(\tmp_13_reg_2386[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[23]_i_2 
       (.I0(add_ln1393_6_fu_1667_p2[36]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[36]),
        .O(\tmp_13_reg_2386[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[23]_i_4 
       (.I0(shl_ln884_6_fu_1660_p3[36]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[36]),
        .O(\tmp_13_reg_2386[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[2]_i_3 
       (.I0(add_ln1393_6_fu_1667_p2[15]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[15]),
        .O(\tmp_13_reg_2386[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[2]_i_4 
       (.I0(add_ln1393_6_fu_1667_p2[14]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[14]),
        .O(\tmp_13_reg_2386[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[2]_i_5 
       (.I0(add_ln1393_6_fu_1667_p2[13]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[13]),
        .O(\tmp_13_reg_2386[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[2]_i_6 
       (.I0(shl_ln884_6_fu_1660_p3[15]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[15]),
        .O(\tmp_13_reg_2386[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[2]_i_7 
       (.I0(shl_ln884_6_fu_1660_p3[14]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[14]),
        .O(\tmp_13_reg_2386[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[2]_i_8 
       (.I0(shl_ln884_6_fu_1660_p3[13]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[13]),
        .O(\tmp_13_reg_2386[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_10 
       (.I0(shl_ln884_6_fu_1660_p3[16]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[16]),
        .O(\tmp_13_reg_2386[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_3 
       (.I0(add_ln1393_6_fu_1667_p2[19]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[19]),
        .O(\tmp_13_reg_2386[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_4 
       (.I0(add_ln1393_6_fu_1667_p2[18]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[18]),
        .O(\tmp_13_reg_2386[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_5 
       (.I0(add_ln1393_6_fu_1667_p2[17]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[17]),
        .O(\tmp_13_reg_2386[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_6 
       (.I0(add_ln1393_6_fu_1667_p2[16]),
        .I1(mul_ln1393_7_reg_2311_pp0_iter2_reg[16]),
        .O(\tmp_13_reg_2386[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_7 
       (.I0(shl_ln884_6_fu_1660_p3[19]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[19]),
        .O(\tmp_13_reg_2386[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_8 
       (.I0(shl_ln884_6_fu_1660_p3[18]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[18]),
        .O(\tmp_13_reg_2386[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_2386[6]_i_9 
       (.I0(shl_ln884_6_fu_1660_p3[17]),
        .I1(mul_ln1393_6_reg_2306_pp0_iter2_reg[17]),
        .O(\tmp_13_reg_2386[6]_i_9_n_0 ));
  FDRE \tmp_13_reg_2386_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[13]),
        .Q(shl_ln884_8_fu_1705_p3[13]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[23]),
        .Q(shl_ln884_8_fu_1705_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[10]_i_1 
       (.CI(\tmp_13_reg_2386_reg[6]_i_1_n_0 ),
        .CO({\tmp_13_reg_2386_reg[10]_i_1_n_0 ,\tmp_13_reg_2386_reg[10]_i_1_n_1 ,\tmp_13_reg_2386_reg[10]_i_1_n_2 ,\tmp_13_reg_2386_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_6_fu_1667_p2[23:20]),
        .O(add_ln1393_7_fu_1690_p2[23:20]),
        .S({\tmp_13_reg_2386[10]_i_3_n_0 ,\tmp_13_reg_2386[10]_i_4_n_0 ,\tmp_13_reg_2386[10]_i_5_n_0 ,\tmp_13_reg_2386[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[10]_i_2 
       (.CI(\tmp_13_reg_2386_reg[6]_i_2_n_0 ),
        .CO({\tmp_13_reg_2386_reg[10]_i_2_n_0 ,\tmp_13_reg_2386_reg[10]_i_2_n_1 ,\tmp_13_reg_2386_reg[10]_i_2_n_2 ,\tmp_13_reg_2386_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_6_fu_1660_p3[23:20]),
        .O(add_ln1393_6_fu_1667_p2[23:20]),
        .S({\tmp_13_reg_2386[10]_i_7_n_0 ,\tmp_13_reg_2386[10]_i_8_n_0 ,\tmp_13_reg_2386[10]_i_9_n_0 ,\tmp_13_reg_2386[10]_i_10_n_0 }));
  FDRE \tmp_13_reg_2386_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[24]),
        .Q(shl_ln884_8_fu_1705_p3[24]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[25]),
        .Q(shl_ln884_8_fu_1705_p3[25]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[26]),
        .Q(shl_ln884_8_fu_1705_p3[26]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[27]),
        .Q(shl_ln884_8_fu_1705_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[14]_i_1 
       (.CI(\tmp_13_reg_2386_reg[10]_i_1_n_0 ),
        .CO({\tmp_13_reg_2386_reg[14]_i_1_n_0 ,\tmp_13_reg_2386_reg[14]_i_1_n_1 ,\tmp_13_reg_2386_reg[14]_i_1_n_2 ,\tmp_13_reg_2386_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_6_fu_1667_p2[27:24]),
        .O(add_ln1393_7_fu_1690_p2[27:24]),
        .S({\tmp_13_reg_2386[14]_i_3_n_0 ,\tmp_13_reg_2386[14]_i_4_n_0 ,\tmp_13_reg_2386[14]_i_5_n_0 ,\tmp_13_reg_2386[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[14]_i_2 
       (.CI(\tmp_13_reg_2386_reg[10]_i_2_n_0 ),
        .CO({\tmp_13_reg_2386_reg[14]_i_2_n_0 ,\tmp_13_reg_2386_reg[14]_i_2_n_1 ,\tmp_13_reg_2386_reg[14]_i_2_n_2 ,\tmp_13_reg_2386_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_6_fu_1660_p3[27:24]),
        .O(add_ln1393_6_fu_1667_p2[27:24]),
        .S({\tmp_13_reg_2386[14]_i_7_n_0 ,\tmp_13_reg_2386[14]_i_8_n_0 ,\tmp_13_reg_2386[14]_i_9_n_0 ,\tmp_13_reg_2386[14]_i_10_n_0 }));
  FDRE \tmp_13_reg_2386_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[28]),
        .Q(shl_ln884_8_fu_1705_p3[28]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[29]),
        .Q(shl_ln884_8_fu_1705_p3[29]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[30]),
        .Q(shl_ln884_8_fu_1705_p3[30]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[31]),
        .Q(shl_ln884_8_fu_1705_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[18]_i_1 
       (.CI(\tmp_13_reg_2386_reg[14]_i_1_n_0 ),
        .CO({\tmp_13_reg_2386_reg[18]_i_1_n_0 ,\tmp_13_reg_2386_reg[18]_i_1_n_1 ,\tmp_13_reg_2386_reg[18]_i_1_n_2 ,\tmp_13_reg_2386_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_6_fu_1667_p2[31:28]),
        .O(add_ln1393_7_fu_1690_p2[31:28]),
        .S({\tmp_13_reg_2386[18]_i_3_n_0 ,\tmp_13_reg_2386[18]_i_4_n_0 ,\tmp_13_reg_2386[18]_i_5_n_0 ,\tmp_13_reg_2386[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[18]_i_2 
       (.CI(\tmp_13_reg_2386_reg[14]_i_2_n_0 ),
        .CO({\tmp_13_reg_2386_reg[18]_i_2_n_0 ,\tmp_13_reg_2386_reg[18]_i_2_n_1 ,\tmp_13_reg_2386_reg[18]_i_2_n_2 ,\tmp_13_reg_2386_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_6_fu_1660_p3[31:28]),
        .O(add_ln1393_6_fu_1667_p2[31:28]),
        .S({\tmp_13_reg_2386[18]_i_7_n_0 ,\tmp_13_reg_2386[18]_i_8_n_0 ,\tmp_13_reg_2386[18]_i_9_n_0 ,\tmp_13_reg_2386[18]_i_10_n_0 }));
  FDRE \tmp_13_reg_2386_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[32]),
        .Q(shl_ln884_8_fu_1705_p3[32]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[14]),
        .Q(shl_ln884_8_fu_1705_p3[14]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[33]),
        .Q(shl_ln884_8_fu_1705_p3[33]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[34]),
        .Q(shl_ln884_8_fu_1705_p3[34]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[35]),
        .Q(shl_ln884_8_fu_1705_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[22]_i_1 
       (.CI(\tmp_13_reg_2386_reg[18]_i_1_n_0 ),
        .CO({\tmp_13_reg_2386_reg[22]_i_1_n_0 ,\tmp_13_reg_2386_reg[22]_i_1_n_1 ,\tmp_13_reg_2386_reg[22]_i_1_n_2 ,\tmp_13_reg_2386_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_6_fu_1667_p2[35:32]),
        .O(add_ln1393_7_fu_1690_p2[35:32]),
        .S({\tmp_13_reg_2386[22]_i_3_n_0 ,\tmp_13_reg_2386[22]_i_4_n_0 ,\tmp_13_reg_2386[22]_i_5_n_0 ,\tmp_13_reg_2386[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[22]_i_2 
       (.CI(\tmp_13_reg_2386_reg[18]_i_2_n_0 ),
        .CO({\tmp_13_reg_2386_reg[22]_i_2_n_0 ,\tmp_13_reg_2386_reg[22]_i_2_n_1 ,\tmp_13_reg_2386_reg[22]_i_2_n_2 ,\tmp_13_reg_2386_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_6_fu_1660_p3[35:32]),
        .O(add_ln1393_6_fu_1667_p2[35:32]),
        .S({\tmp_13_reg_2386[22]_i_7_n_0 ,\tmp_13_reg_2386[22]_i_8_n_0 ,\tmp_13_reg_2386[22]_i_9_n_0 ,\tmp_13_reg_2386[22]_i_10_n_0 }));
  FDRE \tmp_13_reg_2386_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[36]),
        .Q(shl_ln884_8_fu_1705_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[23]_i_1 
       (.CI(\tmp_13_reg_2386_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_13_reg_2386_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_reg_2386_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_7_fu_1690_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_reg_2386[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[23]_i_3 
       (.CI(\tmp_13_reg_2386_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_13_reg_2386_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_reg_2386_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_6_fu_1667_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_13_reg_2386[23]_i_4_n_0 }));
  FDRE \tmp_13_reg_2386_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[15]),
        .Q(shl_ln884_8_fu_1705_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_reg_2386_reg[2]_i_1_n_0 ,\tmp_13_reg_2386_reg[2]_i_1_n_1 ,\tmp_13_reg_2386_reg[2]_i_1_n_2 ,\tmp_13_reg_2386_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_6_fu_1667_p2[15:13],1'b0}),
        .O({add_ln1393_7_fu_1690_p2[15:13],\NLW_tmp_13_reg_2386_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_13_reg_2386[2]_i_3_n_0 ,\tmp_13_reg_2386[2]_i_4_n_0 ,\tmp_13_reg_2386[2]_i_5_n_0 ,mul_ln1393_7_reg_2311_pp0_iter2_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_13_reg_2386_reg[2]_i_2_n_0 ,\tmp_13_reg_2386_reg[2]_i_2_n_1 ,\tmp_13_reg_2386_reg[2]_i_2_n_2 ,\tmp_13_reg_2386_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_6_fu_1660_p3[15:13],1'b0}),
        .O({add_ln1393_6_fu_1667_p2[15:13],\NLW_tmp_13_reg_2386_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_13_reg_2386[2]_i_6_n_0 ,\tmp_13_reg_2386[2]_i_7_n_0 ,\tmp_13_reg_2386[2]_i_8_n_0 ,mul_ln1393_6_reg_2306_pp0_iter2_reg[12]}));
  FDRE \tmp_13_reg_2386_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[16]),
        .Q(shl_ln884_8_fu_1705_p3[16]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[17]),
        .Q(shl_ln884_8_fu_1705_p3[17]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[18]),
        .Q(shl_ln884_8_fu_1705_p3[18]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[19]),
        .Q(shl_ln884_8_fu_1705_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[6]_i_1 
       (.CI(\tmp_13_reg_2386_reg[2]_i_1_n_0 ),
        .CO({\tmp_13_reg_2386_reg[6]_i_1_n_0 ,\tmp_13_reg_2386_reg[6]_i_1_n_1 ,\tmp_13_reg_2386_reg[6]_i_1_n_2 ,\tmp_13_reg_2386_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_6_fu_1667_p2[19:16]),
        .O(add_ln1393_7_fu_1690_p2[19:16]),
        .S({\tmp_13_reg_2386[6]_i_3_n_0 ,\tmp_13_reg_2386[6]_i_4_n_0 ,\tmp_13_reg_2386[6]_i_5_n_0 ,\tmp_13_reg_2386[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_2386_reg[6]_i_2 
       (.CI(\tmp_13_reg_2386_reg[2]_i_2_n_0 ),
        .CO({\tmp_13_reg_2386_reg[6]_i_2_n_0 ,\tmp_13_reg_2386_reg[6]_i_2_n_1 ,\tmp_13_reg_2386_reg[6]_i_2_n_2 ,\tmp_13_reg_2386_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_6_fu_1660_p3[19:16]),
        .O(add_ln1393_6_fu_1667_p2[19:16]),
        .S({\tmp_13_reg_2386[6]_i_7_n_0 ,\tmp_13_reg_2386[6]_i_8_n_0 ,\tmp_13_reg_2386[6]_i_9_n_0 ,\tmp_13_reg_2386[6]_i_10_n_0 }));
  FDRE \tmp_13_reg_2386_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[20]),
        .Q(shl_ln884_8_fu_1705_p3[20]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[21]),
        .Q(shl_ln884_8_fu_1705_p3[21]),
        .R(1'b0));
  FDRE \tmp_13_reg_2386_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_7_fu_1690_p2[22]),
        .Q(shl_ln884_8_fu_1705_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_10 
       (.I0(shl_ln884_8_fu_1705_p3[20]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[20]),
        .O(\tmp_15_reg_2391[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_3 
       (.I0(add_ln1393_8_fu_1712_p2[23]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[23]),
        .O(\tmp_15_reg_2391[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_4 
       (.I0(add_ln1393_8_fu_1712_p2[22]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[22]),
        .O(\tmp_15_reg_2391[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_5 
       (.I0(add_ln1393_8_fu_1712_p2[21]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[21]),
        .O(\tmp_15_reg_2391[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_6 
       (.I0(add_ln1393_8_fu_1712_p2[20]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[20]),
        .O(\tmp_15_reg_2391[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_7 
       (.I0(shl_ln884_8_fu_1705_p3[23]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[23]),
        .O(\tmp_15_reg_2391[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_8 
       (.I0(shl_ln884_8_fu_1705_p3[22]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[22]),
        .O(\tmp_15_reg_2391[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[10]_i_9 
       (.I0(shl_ln884_8_fu_1705_p3[21]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[21]),
        .O(\tmp_15_reg_2391[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_10 
       (.I0(shl_ln884_8_fu_1705_p3[24]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[24]),
        .O(\tmp_15_reg_2391[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_3 
       (.I0(add_ln1393_8_fu_1712_p2[27]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[27]),
        .O(\tmp_15_reg_2391[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_4 
       (.I0(add_ln1393_8_fu_1712_p2[26]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[26]),
        .O(\tmp_15_reg_2391[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_5 
       (.I0(add_ln1393_8_fu_1712_p2[25]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[25]),
        .O(\tmp_15_reg_2391[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_6 
       (.I0(add_ln1393_8_fu_1712_p2[24]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[24]),
        .O(\tmp_15_reg_2391[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_7 
       (.I0(shl_ln884_8_fu_1705_p3[27]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[27]),
        .O(\tmp_15_reg_2391[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_8 
       (.I0(shl_ln884_8_fu_1705_p3[26]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[26]),
        .O(\tmp_15_reg_2391[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[14]_i_9 
       (.I0(shl_ln884_8_fu_1705_p3[25]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[25]),
        .O(\tmp_15_reg_2391[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_10 
       (.I0(shl_ln884_8_fu_1705_p3[28]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[28]),
        .O(\tmp_15_reg_2391[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_3 
       (.I0(add_ln1393_8_fu_1712_p2[31]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[31]),
        .O(\tmp_15_reg_2391[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_4 
       (.I0(add_ln1393_8_fu_1712_p2[30]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[30]),
        .O(\tmp_15_reg_2391[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_5 
       (.I0(add_ln1393_8_fu_1712_p2[29]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[29]),
        .O(\tmp_15_reg_2391[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_6 
       (.I0(add_ln1393_8_fu_1712_p2[28]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[28]),
        .O(\tmp_15_reg_2391[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_7 
       (.I0(shl_ln884_8_fu_1705_p3[31]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[31]),
        .O(\tmp_15_reg_2391[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_8 
       (.I0(shl_ln884_8_fu_1705_p3[30]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[30]),
        .O(\tmp_15_reg_2391[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[18]_i_9 
       (.I0(shl_ln884_8_fu_1705_p3[29]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[29]),
        .O(\tmp_15_reg_2391[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_10 
       (.I0(shl_ln884_8_fu_1705_p3[32]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[32]),
        .O(\tmp_15_reg_2391[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_3 
       (.I0(add_ln1393_8_fu_1712_p2[35]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[35]),
        .O(\tmp_15_reg_2391[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_4 
       (.I0(add_ln1393_8_fu_1712_p2[34]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[34]),
        .O(\tmp_15_reg_2391[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_5 
       (.I0(add_ln1393_8_fu_1712_p2[33]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[33]),
        .O(\tmp_15_reg_2391[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_6 
       (.I0(add_ln1393_8_fu_1712_p2[32]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[32]),
        .O(\tmp_15_reg_2391[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_7 
       (.I0(shl_ln884_8_fu_1705_p3[35]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[35]),
        .O(\tmp_15_reg_2391[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_8 
       (.I0(shl_ln884_8_fu_1705_p3[34]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[34]),
        .O(\tmp_15_reg_2391[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[22]_i_9 
       (.I0(shl_ln884_8_fu_1705_p3[33]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[33]),
        .O(\tmp_15_reg_2391[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[23]_i_2 
       (.I0(add_ln1393_8_fu_1712_p2[36]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[36]),
        .O(\tmp_15_reg_2391[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[23]_i_4 
       (.I0(shl_ln884_8_fu_1705_p3[36]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[36]),
        .O(\tmp_15_reg_2391[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[2]_i_3 
       (.I0(add_ln1393_8_fu_1712_p2[15]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[15]),
        .O(\tmp_15_reg_2391[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[2]_i_4 
       (.I0(add_ln1393_8_fu_1712_p2[14]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[14]),
        .O(\tmp_15_reg_2391[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[2]_i_5 
       (.I0(add_ln1393_8_fu_1712_p2[13]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[13]),
        .O(\tmp_15_reg_2391[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[2]_i_6 
       (.I0(shl_ln884_8_fu_1705_p3[15]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[15]),
        .O(\tmp_15_reg_2391[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[2]_i_7 
       (.I0(shl_ln884_8_fu_1705_p3[14]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[14]),
        .O(\tmp_15_reg_2391[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[2]_i_8 
       (.I0(shl_ln884_8_fu_1705_p3[13]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[13]),
        .O(\tmp_15_reg_2391[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_10 
       (.I0(shl_ln884_8_fu_1705_p3[16]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[16]),
        .O(\tmp_15_reg_2391[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_3 
       (.I0(add_ln1393_8_fu_1712_p2[19]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[19]),
        .O(\tmp_15_reg_2391[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_4 
       (.I0(add_ln1393_8_fu_1712_p2[18]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[18]),
        .O(\tmp_15_reg_2391[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_5 
       (.I0(add_ln1393_8_fu_1712_p2[17]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[17]),
        .O(\tmp_15_reg_2391[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_6 
       (.I0(add_ln1393_8_fu_1712_p2[16]),
        .I1(mul_ln1393_9_reg_2326_pp0_iter3_reg[16]),
        .O(\tmp_15_reg_2391[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_7 
       (.I0(shl_ln884_8_fu_1705_p3[19]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[19]),
        .O(\tmp_15_reg_2391[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_8 
       (.I0(shl_ln884_8_fu_1705_p3[18]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[18]),
        .O(\tmp_15_reg_2391[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_2391[6]_i_9 
       (.I0(shl_ln884_8_fu_1705_p3[17]),
        .I1(mul_ln1393_8_reg_2316_pp0_iter3_reg[17]),
        .O(\tmp_15_reg_2391[6]_i_9_n_0 ));
  FDRE \tmp_15_reg_2391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[13]),
        .Q(shl_ln884_s_fu_1750_p3[13]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[23]),
        .Q(shl_ln884_s_fu_1750_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[10]_i_1 
       (.CI(\tmp_15_reg_2391_reg[6]_i_1_n_0 ),
        .CO({\tmp_15_reg_2391_reg[10]_i_1_n_0 ,\tmp_15_reg_2391_reg[10]_i_1_n_1 ,\tmp_15_reg_2391_reg[10]_i_1_n_2 ,\tmp_15_reg_2391_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_8_fu_1712_p2[23:20]),
        .O(add_ln1393_9_fu_1735_p2[23:20]),
        .S({\tmp_15_reg_2391[10]_i_3_n_0 ,\tmp_15_reg_2391[10]_i_4_n_0 ,\tmp_15_reg_2391[10]_i_5_n_0 ,\tmp_15_reg_2391[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[10]_i_2 
       (.CI(\tmp_15_reg_2391_reg[6]_i_2_n_0 ),
        .CO({\tmp_15_reg_2391_reg[10]_i_2_n_0 ,\tmp_15_reg_2391_reg[10]_i_2_n_1 ,\tmp_15_reg_2391_reg[10]_i_2_n_2 ,\tmp_15_reg_2391_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_8_fu_1705_p3[23:20]),
        .O(add_ln1393_8_fu_1712_p2[23:20]),
        .S({\tmp_15_reg_2391[10]_i_7_n_0 ,\tmp_15_reg_2391[10]_i_8_n_0 ,\tmp_15_reg_2391[10]_i_9_n_0 ,\tmp_15_reg_2391[10]_i_10_n_0 }));
  FDRE \tmp_15_reg_2391_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[24]),
        .Q(shl_ln884_s_fu_1750_p3[24]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[25]),
        .Q(shl_ln884_s_fu_1750_p3[25]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[26]),
        .Q(shl_ln884_s_fu_1750_p3[26]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[27]),
        .Q(shl_ln884_s_fu_1750_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[14]_i_1 
       (.CI(\tmp_15_reg_2391_reg[10]_i_1_n_0 ),
        .CO({\tmp_15_reg_2391_reg[14]_i_1_n_0 ,\tmp_15_reg_2391_reg[14]_i_1_n_1 ,\tmp_15_reg_2391_reg[14]_i_1_n_2 ,\tmp_15_reg_2391_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_8_fu_1712_p2[27:24]),
        .O(add_ln1393_9_fu_1735_p2[27:24]),
        .S({\tmp_15_reg_2391[14]_i_3_n_0 ,\tmp_15_reg_2391[14]_i_4_n_0 ,\tmp_15_reg_2391[14]_i_5_n_0 ,\tmp_15_reg_2391[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[14]_i_2 
       (.CI(\tmp_15_reg_2391_reg[10]_i_2_n_0 ),
        .CO({\tmp_15_reg_2391_reg[14]_i_2_n_0 ,\tmp_15_reg_2391_reg[14]_i_2_n_1 ,\tmp_15_reg_2391_reg[14]_i_2_n_2 ,\tmp_15_reg_2391_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_8_fu_1705_p3[27:24]),
        .O(add_ln1393_8_fu_1712_p2[27:24]),
        .S({\tmp_15_reg_2391[14]_i_7_n_0 ,\tmp_15_reg_2391[14]_i_8_n_0 ,\tmp_15_reg_2391[14]_i_9_n_0 ,\tmp_15_reg_2391[14]_i_10_n_0 }));
  FDRE \tmp_15_reg_2391_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[28]),
        .Q(shl_ln884_s_fu_1750_p3[28]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[29]),
        .Q(shl_ln884_s_fu_1750_p3[29]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[30]),
        .Q(shl_ln884_s_fu_1750_p3[30]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[31]),
        .Q(shl_ln884_s_fu_1750_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[18]_i_1 
       (.CI(\tmp_15_reg_2391_reg[14]_i_1_n_0 ),
        .CO({\tmp_15_reg_2391_reg[18]_i_1_n_0 ,\tmp_15_reg_2391_reg[18]_i_1_n_1 ,\tmp_15_reg_2391_reg[18]_i_1_n_2 ,\tmp_15_reg_2391_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_8_fu_1712_p2[31:28]),
        .O(add_ln1393_9_fu_1735_p2[31:28]),
        .S({\tmp_15_reg_2391[18]_i_3_n_0 ,\tmp_15_reg_2391[18]_i_4_n_0 ,\tmp_15_reg_2391[18]_i_5_n_0 ,\tmp_15_reg_2391[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[18]_i_2 
       (.CI(\tmp_15_reg_2391_reg[14]_i_2_n_0 ),
        .CO({\tmp_15_reg_2391_reg[18]_i_2_n_0 ,\tmp_15_reg_2391_reg[18]_i_2_n_1 ,\tmp_15_reg_2391_reg[18]_i_2_n_2 ,\tmp_15_reg_2391_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_8_fu_1705_p3[31:28]),
        .O(add_ln1393_8_fu_1712_p2[31:28]),
        .S({\tmp_15_reg_2391[18]_i_7_n_0 ,\tmp_15_reg_2391[18]_i_8_n_0 ,\tmp_15_reg_2391[18]_i_9_n_0 ,\tmp_15_reg_2391[18]_i_10_n_0 }));
  FDRE \tmp_15_reg_2391_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[32]),
        .Q(shl_ln884_s_fu_1750_p3[32]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[14]),
        .Q(shl_ln884_s_fu_1750_p3[14]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[33]),
        .Q(shl_ln884_s_fu_1750_p3[33]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[34]),
        .Q(shl_ln884_s_fu_1750_p3[34]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[35]),
        .Q(shl_ln884_s_fu_1750_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[22]_i_1 
       (.CI(\tmp_15_reg_2391_reg[18]_i_1_n_0 ),
        .CO({\tmp_15_reg_2391_reg[22]_i_1_n_0 ,\tmp_15_reg_2391_reg[22]_i_1_n_1 ,\tmp_15_reg_2391_reg[22]_i_1_n_2 ,\tmp_15_reg_2391_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_8_fu_1712_p2[35:32]),
        .O(add_ln1393_9_fu_1735_p2[35:32]),
        .S({\tmp_15_reg_2391[22]_i_3_n_0 ,\tmp_15_reg_2391[22]_i_4_n_0 ,\tmp_15_reg_2391[22]_i_5_n_0 ,\tmp_15_reg_2391[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[22]_i_2 
       (.CI(\tmp_15_reg_2391_reg[18]_i_2_n_0 ),
        .CO({\tmp_15_reg_2391_reg[22]_i_2_n_0 ,\tmp_15_reg_2391_reg[22]_i_2_n_1 ,\tmp_15_reg_2391_reg[22]_i_2_n_2 ,\tmp_15_reg_2391_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_8_fu_1705_p3[35:32]),
        .O(add_ln1393_8_fu_1712_p2[35:32]),
        .S({\tmp_15_reg_2391[22]_i_7_n_0 ,\tmp_15_reg_2391[22]_i_8_n_0 ,\tmp_15_reg_2391[22]_i_9_n_0 ,\tmp_15_reg_2391[22]_i_10_n_0 }));
  FDRE \tmp_15_reg_2391_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[36]),
        .Q(shl_ln884_s_fu_1750_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[23]_i_1 
       (.CI(\tmp_15_reg_2391_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_15_reg_2391_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_15_reg_2391_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_9_fu_1735_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_15_reg_2391[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[23]_i_3 
       (.CI(\tmp_15_reg_2391_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_15_reg_2391_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_15_reg_2391_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_8_fu_1712_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_15_reg_2391[23]_i_4_n_0 }));
  FDRE \tmp_15_reg_2391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[15]),
        .Q(shl_ln884_s_fu_1750_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_15_reg_2391_reg[2]_i_1_n_0 ,\tmp_15_reg_2391_reg[2]_i_1_n_1 ,\tmp_15_reg_2391_reg[2]_i_1_n_2 ,\tmp_15_reg_2391_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_8_fu_1712_p2[15:13],1'b0}),
        .O({add_ln1393_9_fu_1735_p2[15:13],\NLW_tmp_15_reg_2391_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_15_reg_2391[2]_i_3_n_0 ,\tmp_15_reg_2391[2]_i_4_n_0 ,\tmp_15_reg_2391[2]_i_5_n_0 ,mul_ln1393_9_reg_2326_pp0_iter3_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_15_reg_2391_reg[2]_i_2_n_0 ,\tmp_15_reg_2391_reg[2]_i_2_n_1 ,\tmp_15_reg_2391_reg[2]_i_2_n_2 ,\tmp_15_reg_2391_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_8_fu_1705_p3[15:13],1'b0}),
        .O({add_ln1393_8_fu_1712_p2[15:13],\NLW_tmp_15_reg_2391_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_15_reg_2391[2]_i_6_n_0 ,\tmp_15_reg_2391[2]_i_7_n_0 ,\tmp_15_reg_2391[2]_i_8_n_0 ,mul_ln1393_8_reg_2316_pp0_iter3_reg[12]}));
  FDRE \tmp_15_reg_2391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[16]),
        .Q(shl_ln884_s_fu_1750_p3[16]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[17]),
        .Q(shl_ln884_s_fu_1750_p3[17]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[18]),
        .Q(shl_ln884_s_fu_1750_p3[18]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[19]),
        .Q(shl_ln884_s_fu_1750_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[6]_i_1 
       (.CI(\tmp_15_reg_2391_reg[2]_i_1_n_0 ),
        .CO({\tmp_15_reg_2391_reg[6]_i_1_n_0 ,\tmp_15_reg_2391_reg[6]_i_1_n_1 ,\tmp_15_reg_2391_reg[6]_i_1_n_2 ,\tmp_15_reg_2391_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_8_fu_1712_p2[19:16]),
        .O(add_ln1393_9_fu_1735_p2[19:16]),
        .S({\tmp_15_reg_2391[6]_i_3_n_0 ,\tmp_15_reg_2391[6]_i_4_n_0 ,\tmp_15_reg_2391[6]_i_5_n_0 ,\tmp_15_reg_2391[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_15_reg_2391_reg[6]_i_2 
       (.CI(\tmp_15_reg_2391_reg[2]_i_2_n_0 ),
        .CO({\tmp_15_reg_2391_reg[6]_i_2_n_0 ,\tmp_15_reg_2391_reg[6]_i_2_n_1 ,\tmp_15_reg_2391_reg[6]_i_2_n_2 ,\tmp_15_reg_2391_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_8_fu_1705_p3[19:16]),
        .O(add_ln1393_8_fu_1712_p2[19:16]),
        .S({\tmp_15_reg_2391[6]_i_7_n_0 ,\tmp_15_reg_2391[6]_i_8_n_0 ,\tmp_15_reg_2391[6]_i_9_n_0 ,\tmp_15_reg_2391[6]_i_10_n_0 }));
  FDRE \tmp_15_reg_2391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[20]),
        .Q(shl_ln884_s_fu_1750_p3[20]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[21]),
        .Q(shl_ln884_s_fu_1750_p3[21]),
        .R(1'b0));
  FDRE \tmp_15_reg_2391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_9_fu_1735_p2[22]),
        .Q(shl_ln884_s_fu_1750_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_10 
       (.I0(shl_ln884_s_fu_1750_p3[20]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[20]),
        .O(\tmp_17_reg_2396[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_3 
       (.I0(add_ln1393_10_fu_1757_p2[23]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[23]),
        .O(\tmp_17_reg_2396[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_4 
       (.I0(add_ln1393_10_fu_1757_p2[22]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[22]),
        .O(\tmp_17_reg_2396[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_5 
       (.I0(add_ln1393_10_fu_1757_p2[21]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[21]),
        .O(\tmp_17_reg_2396[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_6 
       (.I0(add_ln1393_10_fu_1757_p2[20]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[20]),
        .O(\tmp_17_reg_2396[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_7 
       (.I0(shl_ln884_s_fu_1750_p3[23]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[23]),
        .O(\tmp_17_reg_2396[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_8 
       (.I0(shl_ln884_s_fu_1750_p3[22]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[22]),
        .O(\tmp_17_reg_2396[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[10]_i_9 
       (.I0(shl_ln884_s_fu_1750_p3[21]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[21]),
        .O(\tmp_17_reg_2396[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_10 
       (.I0(shl_ln884_s_fu_1750_p3[24]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[24]),
        .O(\tmp_17_reg_2396[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_3 
       (.I0(add_ln1393_10_fu_1757_p2[27]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[27]),
        .O(\tmp_17_reg_2396[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_4 
       (.I0(add_ln1393_10_fu_1757_p2[26]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[26]),
        .O(\tmp_17_reg_2396[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_5 
       (.I0(add_ln1393_10_fu_1757_p2[25]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[25]),
        .O(\tmp_17_reg_2396[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_6 
       (.I0(add_ln1393_10_fu_1757_p2[24]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[24]),
        .O(\tmp_17_reg_2396[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_7 
       (.I0(shl_ln884_s_fu_1750_p3[27]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[27]),
        .O(\tmp_17_reg_2396[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_8 
       (.I0(shl_ln884_s_fu_1750_p3[26]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[26]),
        .O(\tmp_17_reg_2396[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[14]_i_9 
       (.I0(shl_ln884_s_fu_1750_p3[25]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[25]),
        .O(\tmp_17_reg_2396[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_10 
       (.I0(shl_ln884_s_fu_1750_p3[28]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[28]),
        .O(\tmp_17_reg_2396[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_3 
       (.I0(add_ln1393_10_fu_1757_p2[31]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[31]),
        .O(\tmp_17_reg_2396[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_4 
       (.I0(add_ln1393_10_fu_1757_p2[30]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[30]),
        .O(\tmp_17_reg_2396[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_5 
       (.I0(add_ln1393_10_fu_1757_p2[29]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[29]),
        .O(\tmp_17_reg_2396[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_6 
       (.I0(add_ln1393_10_fu_1757_p2[28]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[28]),
        .O(\tmp_17_reg_2396[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_7 
       (.I0(shl_ln884_s_fu_1750_p3[31]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[31]),
        .O(\tmp_17_reg_2396[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_8 
       (.I0(shl_ln884_s_fu_1750_p3[30]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[30]),
        .O(\tmp_17_reg_2396[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[18]_i_9 
       (.I0(shl_ln884_s_fu_1750_p3[29]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[29]),
        .O(\tmp_17_reg_2396[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_10 
       (.I0(shl_ln884_s_fu_1750_p3[32]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[32]),
        .O(\tmp_17_reg_2396[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_3 
       (.I0(add_ln1393_10_fu_1757_p2[35]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[35]),
        .O(\tmp_17_reg_2396[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_4 
       (.I0(add_ln1393_10_fu_1757_p2[34]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[34]),
        .O(\tmp_17_reg_2396[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_5 
       (.I0(add_ln1393_10_fu_1757_p2[33]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[33]),
        .O(\tmp_17_reg_2396[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_6 
       (.I0(add_ln1393_10_fu_1757_p2[32]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[32]),
        .O(\tmp_17_reg_2396[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_7 
       (.I0(shl_ln884_s_fu_1750_p3[35]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[35]),
        .O(\tmp_17_reg_2396[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_8 
       (.I0(shl_ln884_s_fu_1750_p3[34]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[34]),
        .O(\tmp_17_reg_2396[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[22]_i_9 
       (.I0(shl_ln884_s_fu_1750_p3[33]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[33]),
        .O(\tmp_17_reg_2396[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[23]_i_2 
       (.I0(add_ln1393_10_fu_1757_p2[36]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[36]),
        .O(\tmp_17_reg_2396[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[23]_i_4 
       (.I0(shl_ln884_s_fu_1750_p3[36]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[36]),
        .O(\tmp_17_reg_2396[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[2]_i_3 
       (.I0(add_ln1393_10_fu_1757_p2[15]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[15]),
        .O(\tmp_17_reg_2396[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[2]_i_4 
       (.I0(add_ln1393_10_fu_1757_p2[14]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[14]),
        .O(\tmp_17_reg_2396[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[2]_i_5 
       (.I0(add_ln1393_10_fu_1757_p2[13]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[13]),
        .O(\tmp_17_reg_2396[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[2]_i_6 
       (.I0(shl_ln884_s_fu_1750_p3[15]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[15]),
        .O(\tmp_17_reg_2396[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[2]_i_7 
       (.I0(shl_ln884_s_fu_1750_p3[14]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[14]),
        .O(\tmp_17_reg_2396[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[2]_i_8 
       (.I0(shl_ln884_s_fu_1750_p3[13]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[13]),
        .O(\tmp_17_reg_2396[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_10 
       (.I0(shl_ln884_s_fu_1750_p3[16]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[16]),
        .O(\tmp_17_reg_2396[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_3 
       (.I0(add_ln1393_10_fu_1757_p2[19]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[19]),
        .O(\tmp_17_reg_2396[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_4 
       (.I0(add_ln1393_10_fu_1757_p2[18]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[18]),
        .O(\tmp_17_reg_2396[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_5 
       (.I0(add_ln1393_10_fu_1757_p2[17]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[17]),
        .O(\tmp_17_reg_2396[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_6 
       (.I0(add_ln1393_10_fu_1757_p2[16]),
        .I1(mul_ln1393_11_reg_2336_pp0_iter4_reg[16]),
        .O(\tmp_17_reg_2396[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_7 
       (.I0(shl_ln884_s_fu_1750_p3[19]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[19]),
        .O(\tmp_17_reg_2396[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_8 
       (.I0(shl_ln884_s_fu_1750_p3[18]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[18]),
        .O(\tmp_17_reg_2396[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_2396[6]_i_9 
       (.I0(shl_ln884_s_fu_1750_p3[17]),
        .I1(mul_ln1393_10_reg_2331_pp0_iter4_reg[17]),
        .O(\tmp_17_reg_2396[6]_i_9_n_0 ));
  FDRE \tmp_17_reg_2396_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[13]),
        .Q(shl_ln884_11_fu_1795_p3[13]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[23]),
        .Q(shl_ln884_11_fu_1795_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[10]_i_1 
       (.CI(\tmp_17_reg_2396_reg[6]_i_1_n_0 ),
        .CO({\tmp_17_reg_2396_reg[10]_i_1_n_0 ,\tmp_17_reg_2396_reg[10]_i_1_n_1 ,\tmp_17_reg_2396_reg[10]_i_1_n_2 ,\tmp_17_reg_2396_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_10_fu_1757_p2[23:20]),
        .O(add_ln1393_11_fu_1780_p2[23:20]),
        .S({\tmp_17_reg_2396[10]_i_3_n_0 ,\tmp_17_reg_2396[10]_i_4_n_0 ,\tmp_17_reg_2396[10]_i_5_n_0 ,\tmp_17_reg_2396[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[10]_i_2 
       (.CI(\tmp_17_reg_2396_reg[6]_i_2_n_0 ),
        .CO({\tmp_17_reg_2396_reg[10]_i_2_n_0 ,\tmp_17_reg_2396_reg[10]_i_2_n_1 ,\tmp_17_reg_2396_reg[10]_i_2_n_2 ,\tmp_17_reg_2396_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_s_fu_1750_p3[23:20]),
        .O(add_ln1393_10_fu_1757_p2[23:20]),
        .S({\tmp_17_reg_2396[10]_i_7_n_0 ,\tmp_17_reg_2396[10]_i_8_n_0 ,\tmp_17_reg_2396[10]_i_9_n_0 ,\tmp_17_reg_2396[10]_i_10_n_0 }));
  FDRE \tmp_17_reg_2396_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[24]),
        .Q(shl_ln884_11_fu_1795_p3[24]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[25]),
        .Q(shl_ln884_11_fu_1795_p3[25]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[26]),
        .Q(shl_ln884_11_fu_1795_p3[26]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[27]),
        .Q(shl_ln884_11_fu_1795_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[14]_i_1 
       (.CI(\tmp_17_reg_2396_reg[10]_i_1_n_0 ),
        .CO({\tmp_17_reg_2396_reg[14]_i_1_n_0 ,\tmp_17_reg_2396_reg[14]_i_1_n_1 ,\tmp_17_reg_2396_reg[14]_i_1_n_2 ,\tmp_17_reg_2396_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_10_fu_1757_p2[27:24]),
        .O(add_ln1393_11_fu_1780_p2[27:24]),
        .S({\tmp_17_reg_2396[14]_i_3_n_0 ,\tmp_17_reg_2396[14]_i_4_n_0 ,\tmp_17_reg_2396[14]_i_5_n_0 ,\tmp_17_reg_2396[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[14]_i_2 
       (.CI(\tmp_17_reg_2396_reg[10]_i_2_n_0 ),
        .CO({\tmp_17_reg_2396_reg[14]_i_2_n_0 ,\tmp_17_reg_2396_reg[14]_i_2_n_1 ,\tmp_17_reg_2396_reg[14]_i_2_n_2 ,\tmp_17_reg_2396_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_s_fu_1750_p3[27:24]),
        .O(add_ln1393_10_fu_1757_p2[27:24]),
        .S({\tmp_17_reg_2396[14]_i_7_n_0 ,\tmp_17_reg_2396[14]_i_8_n_0 ,\tmp_17_reg_2396[14]_i_9_n_0 ,\tmp_17_reg_2396[14]_i_10_n_0 }));
  FDRE \tmp_17_reg_2396_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[28]),
        .Q(shl_ln884_11_fu_1795_p3[28]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[29]),
        .Q(shl_ln884_11_fu_1795_p3[29]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[30]),
        .Q(shl_ln884_11_fu_1795_p3[30]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[31]),
        .Q(shl_ln884_11_fu_1795_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[18]_i_1 
       (.CI(\tmp_17_reg_2396_reg[14]_i_1_n_0 ),
        .CO({\tmp_17_reg_2396_reg[18]_i_1_n_0 ,\tmp_17_reg_2396_reg[18]_i_1_n_1 ,\tmp_17_reg_2396_reg[18]_i_1_n_2 ,\tmp_17_reg_2396_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_10_fu_1757_p2[31:28]),
        .O(add_ln1393_11_fu_1780_p2[31:28]),
        .S({\tmp_17_reg_2396[18]_i_3_n_0 ,\tmp_17_reg_2396[18]_i_4_n_0 ,\tmp_17_reg_2396[18]_i_5_n_0 ,\tmp_17_reg_2396[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[18]_i_2 
       (.CI(\tmp_17_reg_2396_reg[14]_i_2_n_0 ),
        .CO({\tmp_17_reg_2396_reg[18]_i_2_n_0 ,\tmp_17_reg_2396_reg[18]_i_2_n_1 ,\tmp_17_reg_2396_reg[18]_i_2_n_2 ,\tmp_17_reg_2396_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_s_fu_1750_p3[31:28]),
        .O(add_ln1393_10_fu_1757_p2[31:28]),
        .S({\tmp_17_reg_2396[18]_i_7_n_0 ,\tmp_17_reg_2396[18]_i_8_n_0 ,\tmp_17_reg_2396[18]_i_9_n_0 ,\tmp_17_reg_2396[18]_i_10_n_0 }));
  FDRE \tmp_17_reg_2396_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[32]),
        .Q(shl_ln884_11_fu_1795_p3[32]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[14]),
        .Q(shl_ln884_11_fu_1795_p3[14]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[33]),
        .Q(shl_ln884_11_fu_1795_p3[33]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[34]),
        .Q(shl_ln884_11_fu_1795_p3[34]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[35]),
        .Q(shl_ln884_11_fu_1795_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[22]_i_1 
       (.CI(\tmp_17_reg_2396_reg[18]_i_1_n_0 ),
        .CO({\tmp_17_reg_2396_reg[22]_i_1_n_0 ,\tmp_17_reg_2396_reg[22]_i_1_n_1 ,\tmp_17_reg_2396_reg[22]_i_1_n_2 ,\tmp_17_reg_2396_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_10_fu_1757_p2[35:32]),
        .O(add_ln1393_11_fu_1780_p2[35:32]),
        .S({\tmp_17_reg_2396[22]_i_3_n_0 ,\tmp_17_reg_2396[22]_i_4_n_0 ,\tmp_17_reg_2396[22]_i_5_n_0 ,\tmp_17_reg_2396[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[22]_i_2 
       (.CI(\tmp_17_reg_2396_reg[18]_i_2_n_0 ),
        .CO({\tmp_17_reg_2396_reg[22]_i_2_n_0 ,\tmp_17_reg_2396_reg[22]_i_2_n_1 ,\tmp_17_reg_2396_reg[22]_i_2_n_2 ,\tmp_17_reg_2396_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_s_fu_1750_p3[35:32]),
        .O(add_ln1393_10_fu_1757_p2[35:32]),
        .S({\tmp_17_reg_2396[22]_i_7_n_0 ,\tmp_17_reg_2396[22]_i_8_n_0 ,\tmp_17_reg_2396[22]_i_9_n_0 ,\tmp_17_reg_2396[22]_i_10_n_0 }));
  FDRE \tmp_17_reg_2396_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[36]),
        .Q(shl_ln884_11_fu_1795_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[23]_i_1 
       (.CI(\tmp_17_reg_2396_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_17_reg_2396_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_17_reg_2396_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_11_fu_1780_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_17_reg_2396[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[23]_i_3 
       (.CI(\tmp_17_reg_2396_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_17_reg_2396_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_17_reg_2396_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_10_fu_1757_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_17_reg_2396[23]_i_4_n_0 }));
  FDRE \tmp_17_reg_2396_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[15]),
        .Q(shl_ln884_11_fu_1795_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_17_reg_2396_reg[2]_i_1_n_0 ,\tmp_17_reg_2396_reg[2]_i_1_n_1 ,\tmp_17_reg_2396_reg[2]_i_1_n_2 ,\tmp_17_reg_2396_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_10_fu_1757_p2[15:13],1'b0}),
        .O({add_ln1393_11_fu_1780_p2[15:13],\NLW_tmp_17_reg_2396_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_17_reg_2396[2]_i_3_n_0 ,\tmp_17_reg_2396[2]_i_4_n_0 ,\tmp_17_reg_2396[2]_i_5_n_0 ,mul_ln1393_11_reg_2336_pp0_iter4_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_17_reg_2396_reg[2]_i_2_n_0 ,\tmp_17_reg_2396_reg[2]_i_2_n_1 ,\tmp_17_reg_2396_reg[2]_i_2_n_2 ,\tmp_17_reg_2396_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_s_fu_1750_p3[15:13],1'b0}),
        .O({add_ln1393_10_fu_1757_p2[15:13],\NLW_tmp_17_reg_2396_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_17_reg_2396[2]_i_6_n_0 ,\tmp_17_reg_2396[2]_i_7_n_0 ,\tmp_17_reg_2396[2]_i_8_n_0 ,mul_ln1393_10_reg_2331_pp0_iter4_reg[12]}));
  FDRE \tmp_17_reg_2396_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[16]),
        .Q(shl_ln884_11_fu_1795_p3[16]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[17]),
        .Q(shl_ln884_11_fu_1795_p3[17]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[18]),
        .Q(shl_ln884_11_fu_1795_p3[18]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[19]),
        .Q(shl_ln884_11_fu_1795_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[6]_i_1 
       (.CI(\tmp_17_reg_2396_reg[2]_i_1_n_0 ),
        .CO({\tmp_17_reg_2396_reg[6]_i_1_n_0 ,\tmp_17_reg_2396_reg[6]_i_1_n_1 ,\tmp_17_reg_2396_reg[6]_i_1_n_2 ,\tmp_17_reg_2396_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_10_fu_1757_p2[19:16]),
        .O(add_ln1393_11_fu_1780_p2[19:16]),
        .S({\tmp_17_reg_2396[6]_i_3_n_0 ,\tmp_17_reg_2396[6]_i_4_n_0 ,\tmp_17_reg_2396[6]_i_5_n_0 ,\tmp_17_reg_2396[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_2396_reg[6]_i_2 
       (.CI(\tmp_17_reg_2396_reg[2]_i_2_n_0 ),
        .CO({\tmp_17_reg_2396_reg[6]_i_2_n_0 ,\tmp_17_reg_2396_reg[6]_i_2_n_1 ,\tmp_17_reg_2396_reg[6]_i_2_n_2 ,\tmp_17_reg_2396_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_s_fu_1750_p3[19:16]),
        .O(add_ln1393_10_fu_1757_p2[19:16]),
        .S({\tmp_17_reg_2396[6]_i_7_n_0 ,\tmp_17_reg_2396[6]_i_8_n_0 ,\tmp_17_reg_2396[6]_i_9_n_0 ,\tmp_17_reg_2396[6]_i_10_n_0 }));
  FDRE \tmp_17_reg_2396_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[20]),
        .Q(shl_ln884_11_fu_1795_p3[20]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[21]),
        .Q(shl_ln884_11_fu_1795_p3[21]),
        .R(1'b0));
  FDRE \tmp_17_reg_2396_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_11_fu_1780_p2[22]),
        .Q(shl_ln884_11_fu_1795_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_10 
       (.I0(shl_ln884_11_fu_1795_p3[20]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[20]),
        .O(\tmp_19_reg_2401[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_3 
       (.I0(add_ln1393_12_fu_1802_p2[23]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[23]),
        .O(\tmp_19_reg_2401[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_4 
       (.I0(add_ln1393_12_fu_1802_p2[22]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[22]),
        .O(\tmp_19_reg_2401[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_5 
       (.I0(add_ln1393_12_fu_1802_p2[21]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[21]),
        .O(\tmp_19_reg_2401[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_6 
       (.I0(add_ln1393_12_fu_1802_p2[20]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[20]),
        .O(\tmp_19_reg_2401[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_7 
       (.I0(shl_ln884_11_fu_1795_p3[23]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[23]),
        .O(\tmp_19_reg_2401[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_8 
       (.I0(shl_ln884_11_fu_1795_p3[22]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[22]),
        .O(\tmp_19_reg_2401[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[10]_i_9 
       (.I0(shl_ln884_11_fu_1795_p3[21]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[21]),
        .O(\tmp_19_reg_2401[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_10 
       (.I0(shl_ln884_11_fu_1795_p3[24]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[24]),
        .O(\tmp_19_reg_2401[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_3 
       (.I0(add_ln1393_12_fu_1802_p2[27]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[27]),
        .O(\tmp_19_reg_2401[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_4 
       (.I0(add_ln1393_12_fu_1802_p2[26]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[26]),
        .O(\tmp_19_reg_2401[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_5 
       (.I0(add_ln1393_12_fu_1802_p2[25]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[25]),
        .O(\tmp_19_reg_2401[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_6 
       (.I0(add_ln1393_12_fu_1802_p2[24]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[24]),
        .O(\tmp_19_reg_2401[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_7 
       (.I0(shl_ln884_11_fu_1795_p3[27]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[27]),
        .O(\tmp_19_reg_2401[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_8 
       (.I0(shl_ln884_11_fu_1795_p3[26]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[26]),
        .O(\tmp_19_reg_2401[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[14]_i_9 
       (.I0(shl_ln884_11_fu_1795_p3[25]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[25]),
        .O(\tmp_19_reg_2401[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_10 
       (.I0(shl_ln884_11_fu_1795_p3[28]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[28]),
        .O(\tmp_19_reg_2401[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_3 
       (.I0(add_ln1393_12_fu_1802_p2[31]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[31]),
        .O(\tmp_19_reg_2401[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_4 
       (.I0(add_ln1393_12_fu_1802_p2[30]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[30]),
        .O(\tmp_19_reg_2401[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_5 
       (.I0(add_ln1393_12_fu_1802_p2[29]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[29]),
        .O(\tmp_19_reg_2401[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_6 
       (.I0(add_ln1393_12_fu_1802_p2[28]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[28]),
        .O(\tmp_19_reg_2401[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_7 
       (.I0(shl_ln884_11_fu_1795_p3[31]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[31]),
        .O(\tmp_19_reg_2401[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_8 
       (.I0(shl_ln884_11_fu_1795_p3[30]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[30]),
        .O(\tmp_19_reg_2401[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[18]_i_9 
       (.I0(shl_ln884_11_fu_1795_p3[29]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[29]),
        .O(\tmp_19_reg_2401[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_10 
       (.I0(shl_ln884_11_fu_1795_p3[32]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[32]),
        .O(\tmp_19_reg_2401[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_3 
       (.I0(add_ln1393_12_fu_1802_p2[35]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[35]),
        .O(\tmp_19_reg_2401[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_4 
       (.I0(add_ln1393_12_fu_1802_p2[34]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[34]),
        .O(\tmp_19_reg_2401[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_5 
       (.I0(add_ln1393_12_fu_1802_p2[33]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[33]),
        .O(\tmp_19_reg_2401[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_6 
       (.I0(add_ln1393_12_fu_1802_p2[32]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[32]),
        .O(\tmp_19_reg_2401[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_7 
       (.I0(shl_ln884_11_fu_1795_p3[35]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[35]),
        .O(\tmp_19_reg_2401[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_8 
       (.I0(shl_ln884_11_fu_1795_p3[34]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[34]),
        .O(\tmp_19_reg_2401[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[22]_i_9 
       (.I0(shl_ln884_11_fu_1795_p3[33]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[33]),
        .O(\tmp_19_reg_2401[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[23]_i_2 
       (.I0(add_ln1393_12_fu_1802_p2[36]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[36]),
        .O(\tmp_19_reg_2401[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[23]_i_4 
       (.I0(shl_ln884_11_fu_1795_p3[36]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[36]),
        .O(\tmp_19_reg_2401[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[2]_i_3 
       (.I0(add_ln1393_12_fu_1802_p2[15]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[15]),
        .O(\tmp_19_reg_2401[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[2]_i_4 
       (.I0(add_ln1393_12_fu_1802_p2[14]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[14]),
        .O(\tmp_19_reg_2401[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[2]_i_5 
       (.I0(add_ln1393_12_fu_1802_p2[13]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[13]),
        .O(\tmp_19_reg_2401[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[2]_i_6 
       (.I0(shl_ln884_11_fu_1795_p3[15]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[15]),
        .O(\tmp_19_reg_2401[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[2]_i_7 
       (.I0(shl_ln884_11_fu_1795_p3[14]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[14]),
        .O(\tmp_19_reg_2401[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[2]_i_8 
       (.I0(shl_ln884_11_fu_1795_p3[13]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[13]),
        .O(\tmp_19_reg_2401[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_10 
       (.I0(shl_ln884_11_fu_1795_p3[16]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[16]),
        .O(\tmp_19_reg_2401[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_3 
       (.I0(add_ln1393_12_fu_1802_p2[19]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[19]),
        .O(\tmp_19_reg_2401[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_4 
       (.I0(add_ln1393_12_fu_1802_p2[18]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[18]),
        .O(\tmp_19_reg_2401[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_5 
       (.I0(add_ln1393_12_fu_1802_p2[17]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[17]),
        .O(\tmp_19_reg_2401[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_6 
       (.I0(add_ln1393_12_fu_1802_p2[16]),
        .I1(mul_ln1393_13_reg_2346_pp0_iter4_reg[16]),
        .O(\tmp_19_reg_2401[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_7 
       (.I0(shl_ln884_11_fu_1795_p3[19]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[19]),
        .O(\tmp_19_reg_2401[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_8 
       (.I0(shl_ln884_11_fu_1795_p3[18]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[18]),
        .O(\tmp_19_reg_2401[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_2401[6]_i_9 
       (.I0(shl_ln884_11_fu_1795_p3[17]),
        .I1(mul_ln1393_12_reg_2341_pp0_iter4_reg[17]),
        .O(\tmp_19_reg_2401[6]_i_9_n_0 ));
  FDRE \tmp_19_reg_2401_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[13]),
        .Q(shl_ln884_13_fu_1840_p3[13]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[23]),
        .Q(shl_ln884_13_fu_1840_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[10]_i_1 
       (.CI(\tmp_19_reg_2401_reg[6]_i_1_n_0 ),
        .CO({\tmp_19_reg_2401_reg[10]_i_1_n_0 ,\tmp_19_reg_2401_reg[10]_i_1_n_1 ,\tmp_19_reg_2401_reg[10]_i_1_n_2 ,\tmp_19_reg_2401_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_12_fu_1802_p2[23:20]),
        .O(add_ln1393_13_fu_1825_p2[23:20]),
        .S({\tmp_19_reg_2401[10]_i_3_n_0 ,\tmp_19_reg_2401[10]_i_4_n_0 ,\tmp_19_reg_2401[10]_i_5_n_0 ,\tmp_19_reg_2401[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[10]_i_2 
       (.CI(\tmp_19_reg_2401_reg[6]_i_2_n_0 ),
        .CO({\tmp_19_reg_2401_reg[10]_i_2_n_0 ,\tmp_19_reg_2401_reg[10]_i_2_n_1 ,\tmp_19_reg_2401_reg[10]_i_2_n_2 ,\tmp_19_reg_2401_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_11_fu_1795_p3[23:20]),
        .O(add_ln1393_12_fu_1802_p2[23:20]),
        .S({\tmp_19_reg_2401[10]_i_7_n_0 ,\tmp_19_reg_2401[10]_i_8_n_0 ,\tmp_19_reg_2401[10]_i_9_n_0 ,\tmp_19_reg_2401[10]_i_10_n_0 }));
  FDRE \tmp_19_reg_2401_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[24]),
        .Q(shl_ln884_13_fu_1840_p3[24]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[25]),
        .Q(shl_ln884_13_fu_1840_p3[25]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[26]),
        .Q(shl_ln884_13_fu_1840_p3[26]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[27]),
        .Q(shl_ln884_13_fu_1840_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[14]_i_1 
       (.CI(\tmp_19_reg_2401_reg[10]_i_1_n_0 ),
        .CO({\tmp_19_reg_2401_reg[14]_i_1_n_0 ,\tmp_19_reg_2401_reg[14]_i_1_n_1 ,\tmp_19_reg_2401_reg[14]_i_1_n_2 ,\tmp_19_reg_2401_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_12_fu_1802_p2[27:24]),
        .O(add_ln1393_13_fu_1825_p2[27:24]),
        .S({\tmp_19_reg_2401[14]_i_3_n_0 ,\tmp_19_reg_2401[14]_i_4_n_0 ,\tmp_19_reg_2401[14]_i_5_n_0 ,\tmp_19_reg_2401[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[14]_i_2 
       (.CI(\tmp_19_reg_2401_reg[10]_i_2_n_0 ),
        .CO({\tmp_19_reg_2401_reg[14]_i_2_n_0 ,\tmp_19_reg_2401_reg[14]_i_2_n_1 ,\tmp_19_reg_2401_reg[14]_i_2_n_2 ,\tmp_19_reg_2401_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_11_fu_1795_p3[27:24]),
        .O(add_ln1393_12_fu_1802_p2[27:24]),
        .S({\tmp_19_reg_2401[14]_i_7_n_0 ,\tmp_19_reg_2401[14]_i_8_n_0 ,\tmp_19_reg_2401[14]_i_9_n_0 ,\tmp_19_reg_2401[14]_i_10_n_0 }));
  FDRE \tmp_19_reg_2401_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[28]),
        .Q(shl_ln884_13_fu_1840_p3[28]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[29]),
        .Q(shl_ln884_13_fu_1840_p3[29]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[30]),
        .Q(shl_ln884_13_fu_1840_p3[30]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[31]),
        .Q(shl_ln884_13_fu_1840_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[18]_i_1 
       (.CI(\tmp_19_reg_2401_reg[14]_i_1_n_0 ),
        .CO({\tmp_19_reg_2401_reg[18]_i_1_n_0 ,\tmp_19_reg_2401_reg[18]_i_1_n_1 ,\tmp_19_reg_2401_reg[18]_i_1_n_2 ,\tmp_19_reg_2401_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_12_fu_1802_p2[31:28]),
        .O(add_ln1393_13_fu_1825_p2[31:28]),
        .S({\tmp_19_reg_2401[18]_i_3_n_0 ,\tmp_19_reg_2401[18]_i_4_n_0 ,\tmp_19_reg_2401[18]_i_5_n_0 ,\tmp_19_reg_2401[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[18]_i_2 
       (.CI(\tmp_19_reg_2401_reg[14]_i_2_n_0 ),
        .CO({\tmp_19_reg_2401_reg[18]_i_2_n_0 ,\tmp_19_reg_2401_reg[18]_i_2_n_1 ,\tmp_19_reg_2401_reg[18]_i_2_n_2 ,\tmp_19_reg_2401_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_11_fu_1795_p3[31:28]),
        .O(add_ln1393_12_fu_1802_p2[31:28]),
        .S({\tmp_19_reg_2401[18]_i_7_n_0 ,\tmp_19_reg_2401[18]_i_8_n_0 ,\tmp_19_reg_2401[18]_i_9_n_0 ,\tmp_19_reg_2401[18]_i_10_n_0 }));
  FDRE \tmp_19_reg_2401_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[32]),
        .Q(shl_ln884_13_fu_1840_p3[32]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[14]),
        .Q(shl_ln884_13_fu_1840_p3[14]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[33]),
        .Q(shl_ln884_13_fu_1840_p3[33]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[34]),
        .Q(shl_ln884_13_fu_1840_p3[34]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[35]),
        .Q(shl_ln884_13_fu_1840_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[22]_i_1 
       (.CI(\tmp_19_reg_2401_reg[18]_i_1_n_0 ),
        .CO({\tmp_19_reg_2401_reg[22]_i_1_n_0 ,\tmp_19_reg_2401_reg[22]_i_1_n_1 ,\tmp_19_reg_2401_reg[22]_i_1_n_2 ,\tmp_19_reg_2401_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_12_fu_1802_p2[35:32]),
        .O(add_ln1393_13_fu_1825_p2[35:32]),
        .S({\tmp_19_reg_2401[22]_i_3_n_0 ,\tmp_19_reg_2401[22]_i_4_n_0 ,\tmp_19_reg_2401[22]_i_5_n_0 ,\tmp_19_reg_2401[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[22]_i_2 
       (.CI(\tmp_19_reg_2401_reg[18]_i_2_n_0 ),
        .CO({\tmp_19_reg_2401_reg[22]_i_2_n_0 ,\tmp_19_reg_2401_reg[22]_i_2_n_1 ,\tmp_19_reg_2401_reg[22]_i_2_n_2 ,\tmp_19_reg_2401_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_11_fu_1795_p3[35:32]),
        .O(add_ln1393_12_fu_1802_p2[35:32]),
        .S({\tmp_19_reg_2401[22]_i_7_n_0 ,\tmp_19_reg_2401[22]_i_8_n_0 ,\tmp_19_reg_2401[22]_i_9_n_0 ,\tmp_19_reg_2401[22]_i_10_n_0 }));
  FDRE \tmp_19_reg_2401_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[36]),
        .Q(shl_ln884_13_fu_1840_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[23]_i_1 
       (.CI(\tmp_19_reg_2401_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_19_reg_2401_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_19_reg_2401_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_13_fu_1825_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_19_reg_2401[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[23]_i_3 
       (.CI(\tmp_19_reg_2401_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_19_reg_2401_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_19_reg_2401_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_12_fu_1802_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_19_reg_2401[23]_i_4_n_0 }));
  FDRE \tmp_19_reg_2401_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[15]),
        .Q(shl_ln884_13_fu_1840_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_19_reg_2401_reg[2]_i_1_n_0 ,\tmp_19_reg_2401_reg[2]_i_1_n_1 ,\tmp_19_reg_2401_reg[2]_i_1_n_2 ,\tmp_19_reg_2401_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_12_fu_1802_p2[15:13],1'b0}),
        .O({add_ln1393_13_fu_1825_p2[15:13],\NLW_tmp_19_reg_2401_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_19_reg_2401[2]_i_3_n_0 ,\tmp_19_reg_2401[2]_i_4_n_0 ,\tmp_19_reg_2401[2]_i_5_n_0 ,mul_ln1393_13_reg_2346_pp0_iter4_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_19_reg_2401_reg[2]_i_2_n_0 ,\tmp_19_reg_2401_reg[2]_i_2_n_1 ,\tmp_19_reg_2401_reg[2]_i_2_n_2 ,\tmp_19_reg_2401_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_11_fu_1795_p3[15:13],1'b0}),
        .O({add_ln1393_12_fu_1802_p2[15:13],\NLW_tmp_19_reg_2401_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_19_reg_2401[2]_i_6_n_0 ,\tmp_19_reg_2401[2]_i_7_n_0 ,\tmp_19_reg_2401[2]_i_8_n_0 ,mul_ln1393_12_reg_2341_pp0_iter4_reg[12]}));
  FDRE \tmp_19_reg_2401_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[16]),
        .Q(shl_ln884_13_fu_1840_p3[16]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[17]),
        .Q(shl_ln884_13_fu_1840_p3[17]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[18]),
        .Q(shl_ln884_13_fu_1840_p3[18]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[19]),
        .Q(shl_ln884_13_fu_1840_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[6]_i_1 
       (.CI(\tmp_19_reg_2401_reg[2]_i_1_n_0 ),
        .CO({\tmp_19_reg_2401_reg[6]_i_1_n_0 ,\tmp_19_reg_2401_reg[6]_i_1_n_1 ,\tmp_19_reg_2401_reg[6]_i_1_n_2 ,\tmp_19_reg_2401_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_12_fu_1802_p2[19:16]),
        .O(add_ln1393_13_fu_1825_p2[19:16]),
        .S({\tmp_19_reg_2401[6]_i_3_n_0 ,\tmp_19_reg_2401[6]_i_4_n_0 ,\tmp_19_reg_2401[6]_i_5_n_0 ,\tmp_19_reg_2401[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_19_reg_2401_reg[6]_i_2 
       (.CI(\tmp_19_reg_2401_reg[2]_i_2_n_0 ),
        .CO({\tmp_19_reg_2401_reg[6]_i_2_n_0 ,\tmp_19_reg_2401_reg[6]_i_2_n_1 ,\tmp_19_reg_2401_reg[6]_i_2_n_2 ,\tmp_19_reg_2401_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_11_fu_1795_p3[19:16]),
        .O(add_ln1393_12_fu_1802_p2[19:16]),
        .S({\tmp_19_reg_2401[6]_i_7_n_0 ,\tmp_19_reg_2401[6]_i_8_n_0 ,\tmp_19_reg_2401[6]_i_9_n_0 ,\tmp_19_reg_2401[6]_i_10_n_0 }));
  FDRE \tmp_19_reg_2401_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[20]),
        .Q(shl_ln884_13_fu_1840_p3[20]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[21]),
        .Q(shl_ln884_13_fu_1840_p3[21]),
        .R(1'b0));
  FDRE \tmp_19_reg_2401_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_13_fu_1825_p2[22]),
        .Q(shl_ln884_13_fu_1840_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_10 
       (.I0(shl_ln884_13_fu_1840_p3[20]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[20]),
        .O(\tmp_21_reg_2406[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_3 
       (.I0(add_ln1393_14_fu_1847_p2[23]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[23]),
        .O(\tmp_21_reg_2406[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_4 
       (.I0(add_ln1393_14_fu_1847_p2[22]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[22]),
        .O(\tmp_21_reg_2406[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_5 
       (.I0(add_ln1393_14_fu_1847_p2[21]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[21]),
        .O(\tmp_21_reg_2406[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_6 
       (.I0(add_ln1393_14_fu_1847_p2[20]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[20]),
        .O(\tmp_21_reg_2406[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_7 
       (.I0(shl_ln884_13_fu_1840_p3[23]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[23]),
        .O(\tmp_21_reg_2406[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_8 
       (.I0(shl_ln884_13_fu_1840_p3[22]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[22]),
        .O(\tmp_21_reg_2406[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[10]_i_9 
       (.I0(shl_ln884_13_fu_1840_p3[21]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[21]),
        .O(\tmp_21_reg_2406[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_10 
       (.I0(shl_ln884_13_fu_1840_p3[24]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[24]),
        .O(\tmp_21_reg_2406[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_3 
       (.I0(add_ln1393_14_fu_1847_p2[27]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[27]),
        .O(\tmp_21_reg_2406[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_4 
       (.I0(add_ln1393_14_fu_1847_p2[26]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[26]),
        .O(\tmp_21_reg_2406[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_5 
       (.I0(add_ln1393_14_fu_1847_p2[25]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[25]),
        .O(\tmp_21_reg_2406[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_6 
       (.I0(add_ln1393_14_fu_1847_p2[24]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[24]),
        .O(\tmp_21_reg_2406[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_7 
       (.I0(shl_ln884_13_fu_1840_p3[27]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[27]),
        .O(\tmp_21_reg_2406[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_8 
       (.I0(shl_ln884_13_fu_1840_p3[26]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[26]),
        .O(\tmp_21_reg_2406[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[14]_i_9 
       (.I0(shl_ln884_13_fu_1840_p3[25]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[25]),
        .O(\tmp_21_reg_2406[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_10 
       (.I0(shl_ln884_13_fu_1840_p3[28]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[28]),
        .O(\tmp_21_reg_2406[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_3 
       (.I0(add_ln1393_14_fu_1847_p2[31]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[31]),
        .O(\tmp_21_reg_2406[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_4 
       (.I0(add_ln1393_14_fu_1847_p2[30]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[30]),
        .O(\tmp_21_reg_2406[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_5 
       (.I0(add_ln1393_14_fu_1847_p2[29]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[29]),
        .O(\tmp_21_reg_2406[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_6 
       (.I0(add_ln1393_14_fu_1847_p2[28]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[28]),
        .O(\tmp_21_reg_2406[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_7 
       (.I0(shl_ln884_13_fu_1840_p3[31]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[31]),
        .O(\tmp_21_reg_2406[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_8 
       (.I0(shl_ln884_13_fu_1840_p3[30]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[30]),
        .O(\tmp_21_reg_2406[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[18]_i_9 
       (.I0(shl_ln884_13_fu_1840_p3[29]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[29]),
        .O(\tmp_21_reg_2406[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_10 
       (.I0(shl_ln884_13_fu_1840_p3[32]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[32]),
        .O(\tmp_21_reg_2406[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_3 
       (.I0(add_ln1393_14_fu_1847_p2[35]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[35]),
        .O(\tmp_21_reg_2406[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_4 
       (.I0(add_ln1393_14_fu_1847_p2[34]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[34]),
        .O(\tmp_21_reg_2406[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_5 
       (.I0(add_ln1393_14_fu_1847_p2[33]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[33]),
        .O(\tmp_21_reg_2406[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_6 
       (.I0(add_ln1393_14_fu_1847_p2[32]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[32]),
        .O(\tmp_21_reg_2406[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_7 
       (.I0(shl_ln884_13_fu_1840_p3[35]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[35]),
        .O(\tmp_21_reg_2406[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_8 
       (.I0(shl_ln884_13_fu_1840_p3[34]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[34]),
        .O(\tmp_21_reg_2406[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[22]_i_9 
       (.I0(shl_ln884_13_fu_1840_p3[33]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[33]),
        .O(\tmp_21_reg_2406[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[23]_i_2 
       (.I0(add_ln1393_14_fu_1847_p2[36]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[36]),
        .O(\tmp_21_reg_2406[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[23]_i_4 
       (.I0(shl_ln884_13_fu_1840_p3[36]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[36]),
        .O(\tmp_21_reg_2406[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[2]_i_3 
       (.I0(add_ln1393_14_fu_1847_p2[15]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[15]),
        .O(\tmp_21_reg_2406[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[2]_i_4 
       (.I0(add_ln1393_14_fu_1847_p2[14]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[14]),
        .O(\tmp_21_reg_2406[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[2]_i_5 
       (.I0(add_ln1393_14_fu_1847_p2[13]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[13]),
        .O(\tmp_21_reg_2406[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[2]_i_6 
       (.I0(shl_ln884_13_fu_1840_p3[15]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[15]),
        .O(\tmp_21_reg_2406[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[2]_i_7 
       (.I0(shl_ln884_13_fu_1840_p3[14]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[14]),
        .O(\tmp_21_reg_2406[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[2]_i_8 
       (.I0(shl_ln884_13_fu_1840_p3[13]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[13]),
        .O(\tmp_21_reg_2406[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_10 
       (.I0(shl_ln884_13_fu_1840_p3[16]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[16]),
        .O(\tmp_21_reg_2406[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_3 
       (.I0(add_ln1393_14_fu_1847_p2[19]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[19]),
        .O(\tmp_21_reg_2406[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_4 
       (.I0(add_ln1393_14_fu_1847_p2[18]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[18]),
        .O(\tmp_21_reg_2406[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_5 
       (.I0(add_ln1393_14_fu_1847_p2[17]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[17]),
        .O(\tmp_21_reg_2406[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_6 
       (.I0(add_ln1393_14_fu_1847_p2[16]),
        .I1(mul_ln1393_15_reg_2356_pp0_iter5_reg[16]),
        .O(\tmp_21_reg_2406[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_7 
       (.I0(shl_ln884_13_fu_1840_p3[19]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[19]),
        .O(\tmp_21_reg_2406[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_8 
       (.I0(shl_ln884_13_fu_1840_p3[18]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[18]),
        .O(\tmp_21_reg_2406[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2406[6]_i_9 
       (.I0(shl_ln884_13_fu_1840_p3[17]),
        .I1(mul_ln1393_14_reg_2351_pp0_iter5_reg[17]),
        .O(\tmp_21_reg_2406[6]_i_9_n_0 ));
  FDRE \tmp_21_reg_2406_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[13]),
        .Q(shl_ln884_15_fu_1885_p3[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[23]),
        .Q(shl_ln884_15_fu_1885_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[10]_i_1 
       (.CI(\tmp_21_reg_2406_reg[6]_i_1_n_0 ),
        .CO({\tmp_21_reg_2406_reg[10]_i_1_n_0 ,\tmp_21_reg_2406_reg[10]_i_1_n_1 ,\tmp_21_reg_2406_reg[10]_i_1_n_2 ,\tmp_21_reg_2406_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_14_fu_1847_p2[23:20]),
        .O(add_ln1393_15_fu_1870_p2[23:20]),
        .S({\tmp_21_reg_2406[10]_i_3_n_0 ,\tmp_21_reg_2406[10]_i_4_n_0 ,\tmp_21_reg_2406[10]_i_5_n_0 ,\tmp_21_reg_2406[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[10]_i_2 
       (.CI(\tmp_21_reg_2406_reg[6]_i_2_n_0 ),
        .CO({\tmp_21_reg_2406_reg[10]_i_2_n_0 ,\tmp_21_reg_2406_reg[10]_i_2_n_1 ,\tmp_21_reg_2406_reg[10]_i_2_n_2 ,\tmp_21_reg_2406_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_13_fu_1840_p3[23:20]),
        .O(add_ln1393_14_fu_1847_p2[23:20]),
        .S({\tmp_21_reg_2406[10]_i_7_n_0 ,\tmp_21_reg_2406[10]_i_8_n_0 ,\tmp_21_reg_2406[10]_i_9_n_0 ,\tmp_21_reg_2406[10]_i_10_n_0 }));
  FDRE \tmp_21_reg_2406_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[24]),
        .Q(shl_ln884_15_fu_1885_p3[24]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[25]),
        .Q(shl_ln884_15_fu_1885_p3[25]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[26]),
        .Q(shl_ln884_15_fu_1885_p3[26]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[27]),
        .Q(shl_ln884_15_fu_1885_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[14]_i_1 
       (.CI(\tmp_21_reg_2406_reg[10]_i_1_n_0 ),
        .CO({\tmp_21_reg_2406_reg[14]_i_1_n_0 ,\tmp_21_reg_2406_reg[14]_i_1_n_1 ,\tmp_21_reg_2406_reg[14]_i_1_n_2 ,\tmp_21_reg_2406_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_14_fu_1847_p2[27:24]),
        .O(add_ln1393_15_fu_1870_p2[27:24]),
        .S({\tmp_21_reg_2406[14]_i_3_n_0 ,\tmp_21_reg_2406[14]_i_4_n_0 ,\tmp_21_reg_2406[14]_i_5_n_0 ,\tmp_21_reg_2406[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[14]_i_2 
       (.CI(\tmp_21_reg_2406_reg[10]_i_2_n_0 ),
        .CO({\tmp_21_reg_2406_reg[14]_i_2_n_0 ,\tmp_21_reg_2406_reg[14]_i_2_n_1 ,\tmp_21_reg_2406_reg[14]_i_2_n_2 ,\tmp_21_reg_2406_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_13_fu_1840_p3[27:24]),
        .O(add_ln1393_14_fu_1847_p2[27:24]),
        .S({\tmp_21_reg_2406[14]_i_7_n_0 ,\tmp_21_reg_2406[14]_i_8_n_0 ,\tmp_21_reg_2406[14]_i_9_n_0 ,\tmp_21_reg_2406[14]_i_10_n_0 }));
  FDRE \tmp_21_reg_2406_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[28]),
        .Q(shl_ln884_15_fu_1885_p3[28]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[29]),
        .Q(shl_ln884_15_fu_1885_p3[29]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[30]),
        .Q(shl_ln884_15_fu_1885_p3[30]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[31]),
        .Q(shl_ln884_15_fu_1885_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[18]_i_1 
       (.CI(\tmp_21_reg_2406_reg[14]_i_1_n_0 ),
        .CO({\tmp_21_reg_2406_reg[18]_i_1_n_0 ,\tmp_21_reg_2406_reg[18]_i_1_n_1 ,\tmp_21_reg_2406_reg[18]_i_1_n_2 ,\tmp_21_reg_2406_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_14_fu_1847_p2[31:28]),
        .O(add_ln1393_15_fu_1870_p2[31:28]),
        .S({\tmp_21_reg_2406[18]_i_3_n_0 ,\tmp_21_reg_2406[18]_i_4_n_0 ,\tmp_21_reg_2406[18]_i_5_n_0 ,\tmp_21_reg_2406[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[18]_i_2 
       (.CI(\tmp_21_reg_2406_reg[14]_i_2_n_0 ),
        .CO({\tmp_21_reg_2406_reg[18]_i_2_n_0 ,\tmp_21_reg_2406_reg[18]_i_2_n_1 ,\tmp_21_reg_2406_reg[18]_i_2_n_2 ,\tmp_21_reg_2406_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_13_fu_1840_p3[31:28]),
        .O(add_ln1393_14_fu_1847_p2[31:28]),
        .S({\tmp_21_reg_2406[18]_i_7_n_0 ,\tmp_21_reg_2406[18]_i_8_n_0 ,\tmp_21_reg_2406[18]_i_9_n_0 ,\tmp_21_reg_2406[18]_i_10_n_0 }));
  FDRE \tmp_21_reg_2406_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[32]),
        .Q(shl_ln884_15_fu_1885_p3[32]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[14]),
        .Q(shl_ln884_15_fu_1885_p3[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[33]),
        .Q(shl_ln884_15_fu_1885_p3[33]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[34]),
        .Q(shl_ln884_15_fu_1885_p3[34]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[35]),
        .Q(shl_ln884_15_fu_1885_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[22]_i_1 
       (.CI(\tmp_21_reg_2406_reg[18]_i_1_n_0 ),
        .CO({\tmp_21_reg_2406_reg[22]_i_1_n_0 ,\tmp_21_reg_2406_reg[22]_i_1_n_1 ,\tmp_21_reg_2406_reg[22]_i_1_n_2 ,\tmp_21_reg_2406_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_14_fu_1847_p2[35:32]),
        .O(add_ln1393_15_fu_1870_p2[35:32]),
        .S({\tmp_21_reg_2406[22]_i_3_n_0 ,\tmp_21_reg_2406[22]_i_4_n_0 ,\tmp_21_reg_2406[22]_i_5_n_0 ,\tmp_21_reg_2406[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[22]_i_2 
       (.CI(\tmp_21_reg_2406_reg[18]_i_2_n_0 ),
        .CO({\tmp_21_reg_2406_reg[22]_i_2_n_0 ,\tmp_21_reg_2406_reg[22]_i_2_n_1 ,\tmp_21_reg_2406_reg[22]_i_2_n_2 ,\tmp_21_reg_2406_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_13_fu_1840_p3[35:32]),
        .O(add_ln1393_14_fu_1847_p2[35:32]),
        .S({\tmp_21_reg_2406[22]_i_7_n_0 ,\tmp_21_reg_2406[22]_i_8_n_0 ,\tmp_21_reg_2406[22]_i_9_n_0 ,\tmp_21_reg_2406[22]_i_10_n_0 }));
  FDRE \tmp_21_reg_2406_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[36]),
        .Q(shl_ln884_15_fu_1885_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[23]_i_1 
       (.CI(\tmp_21_reg_2406_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_21_reg_2406_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_21_reg_2406_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_15_fu_1870_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_21_reg_2406[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[23]_i_3 
       (.CI(\tmp_21_reg_2406_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_21_reg_2406_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_21_reg_2406_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_14_fu_1847_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_21_reg_2406[23]_i_4_n_0 }));
  FDRE \tmp_21_reg_2406_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[15]),
        .Q(shl_ln884_15_fu_1885_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_21_reg_2406_reg[2]_i_1_n_0 ,\tmp_21_reg_2406_reg[2]_i_1_n_1 ,\tmp_21_reg_2406_reg[2]_i_1_n_2 ,\tmp_21_reg_2406_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_14_fu_1847_p2[15:13],1'b0}),
        .O({add_ln1393_15_fu_1870_p2[15:13],\NLW_tmp_21_reg_2406_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_21_reg_2406[2]_i_3_n_0 ,\tmp_21_reg_2406[2]_i_4_n_0 ,\tmp_21_reg_2406[2]_i_5_n_0 ,mul_ln1393_15_reg_2356_pp0_iter5_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_21_reg_2406_reg[2]_i_2_n_0 ,\tmp_21_reg_2406_reg[2]_i_2_n_1 ,\tmp_21_reg_2406_reg[2]_i_2_n_2 ,\tmp_21_reg_2406_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_13_fu_1840_p3[15:13],1'b0}),
        .O({add_ln1393_14_fu_1847_p2[15:13],\NLW_tmp_21_reg_2406_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_21_reg_2406[2]_i_6_n_0 ,\tmp_21_reg_2406[2]_i_7_n_0 ,\tmp_21_reg_2406[2]_i_8_n_0 ,mul_ln1393_14_reg_2351_pp0_iter5_reg[12]}));
  FDRE \tmp_21_reg_2406_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[16]),
        .Q(shl_ln884_15_fu_1885_p3[16]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[17]),
        .Q(shl_ln884_15_fu_1885_p3[17]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[18]),
        .Q(shl_ln884_15_fu_1885_p3[18]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[19]),
        .Q(shl_ln884_15_fu_1885_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[6]_i_1 
       (.CI(\tmp_21_reg_2406_reg[2]_i_1_n_0 ),
        .CO({\tmp_21_reg_2406_reg[6]_i_1_n_0 ,\tmp_21_reg_2406_reg[6]_i_1_n_1 ,\tmp_21_reg_2406_reg[6]_i_1_n_2 ,\tmp_21_reg_2406_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_14_fu_1847_p2[19:16]),
        .O(add_ln1393_15_fu_1870_p2[19:16]),
        .S({\tmp_21_reg_2406[6]_i_3_n_0 ,\tmp_21_reg_2406[6]_i_4_n_0 ,\tmp_21_reg_2406[6]_i_5_n_0 ,\tmp_21_reg_2406[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_21_reg_2406_reg[6]_i_2 
       (.CI(\tmp_21_reg_2406_reg[2]_i_2_n_0 ),
        .CO({\tmp_21_reg_2406_reg[6]_i_2_n_0 ,\tmp_21_reg_2406_reg[6]_i_2_n_1 ,\tmp_21_reg_2406_reg[6]_i_2_n_2 ,\tmp_21_reg_2406_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_13_fu_1840_p3[19:16]),
        .O(add_ln1393_14_fu_1847_p2[19:16]),
        .S({\tmp_21_reg_2406[6]_i_7_n_0 ,\tmp_21_reg_2406[6]_i_8_n_0 ,\tmp_21_reg_2406[6]_i_9_n_0 ,\tmp_21_reg_2406[6]_i_10_n_0 }));
  FDRE \tmp_21_reg_2406_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[20]),
        .Q(shl_ln884_15_fu_1885_p3[20]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[21]),
        .Q(shl_ln884_15_fu_1885_p3[21]),
        .R(1'b0));
  FDRE \tmp_21_reg_2406_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_15_fu_1870_p2[22]),
        .Q(shl_ln884_15_fu_1885_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_10 
       (.I0(shl_ln884_15_fu_1885_p3[20]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[20]),
        .O(\tmp_23_reg_2411[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_3 
       (.I0(add_ln1393_16_fu_1892_p2[23]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[23]),
        .O(\tmp_23_reg_2411[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_4 
       (.I0(add_ln1393_16_fu_1892_p2[22]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[22]),
        .O(\tmp_23_reg_2411[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_5 
       (.I0(add_ln1393_16_fu_1892_p2[21]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[21]),
        .O(\tmp_23_reg_2411[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_6 
       (.I0(add_ln1393_16_fu_1892_p2[20]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[20]),
        .O(\tmp_23_reg_2411[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_7 
       (.I0(shl_ln884_15_fu_1885_p3[23]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[23]),
        .O(\tmp_23_reg_2411[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_8 
       (.I0(shl_ln884_15_fu_1885_p3[22]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[22]),
        .O(\tmp_23_reg_2411[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[10]_i_9 
       (.I0(shl_ln884_15_fu_1885_p3[21]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[21]),
        .O(\tmp_23_reg_2411[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_10 
       (.I0(shl_ln884_15_fu_1885_p3[24]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[24]),
        .O(\tmp_23_reg_2411[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_3 
       (.I0(add_ln1393_16_fu_1892_p2[27]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[27]),
        .O(\tmp_23_reg_2411[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_4 
       (.I0(add_ln1393_16_fu_1892_p2[26]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[26]),
        .O(\tmp_23_reg_2411[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_5 
       (.I0(add_ln1393_16_fu_1892_p2[25]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[25]),
        .O(\tmp_23_reg_2411[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_6 
       (.I0(add_ln1393_16_fu_1892_p2[24]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[24]),
        .O(\tmp_23_reg_2411[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_7 
       (.I0(shl_ln884_15_fu_1885_p3[27]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[27]),
        .O(\tmp_23_reg_2411[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_8 
       (.I0(shl_ln884_15_fu_1885_p3[26]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[26]),
        .O(\tmp_23_reg_2411[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[14]_i_9 
       (.I0(shl_ln884_15_fu_1885_p3[25]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[25]),
        .O(\tmp_23_reg_2411[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_10 
       (.I0(shl_ln884_15_fu_1885_p3[28]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[28]),
        .O(\tmp_23_reg_2411[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_3 
       (.I0(add_ln1393_16_fu_1892_p2[31]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[31]),
        .O(\tmp_23_reg_2411[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_4 
       (.I0(add_ln1393_16_fu_1892_p2[30]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[30]),
        .O(\tmp_23_reg_2411[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_5 
       (.I0(add_ln1393_16_fu_1892_p2[29]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[29]),
        .O(\tmp_23_reg_2411[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_6 
       (.I0(add_ln1393_16_fu_1892_p2[28]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[28]),
        .O(\tmp_23_reg_2411[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_7 
       (.I0(shl_ln884_15_fu_1885_p3[31]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[31]),
        .O(\tmp_23_reg_2411[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_8 
       (.I0(shl_ln884_15_fu_1885_p3[30]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[30]),
        .O(\tmp_23_reg_2411[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[18]_i_9 
       (.I0(shl_ln884_15_fu_1885_p3[29]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[29]),
        .O(\tmp_23_reg_2411[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_10 
       (.I0(shl_ln884_15_fu_1885_p3[32]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[32]),
        .O(\tmp_23_reg_2411[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_3 
       (.I0(add_ln1393_16_fu_1892_p2[35]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[35]),
        .O(\tmp_23_reg_2411[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_4 
       (.I0(add_ln1393_16_fu_1892_p2[34]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[34]),
        .O(\tmp_23_reg_2411[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_5 
       (.I0(add_ln1393_16_fu_1892_p2[33]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[33]),
        .O(\tmp_23_reg_2411[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_6 
       (.I0(add_ln1393_16_fu_1892_p2[32]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[32]),
        .O(\tmp_23_reg_2411[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_7 
       (.I0(shl_ln884_15_fu_1885_p3[35]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[35]),
        .O(\tmp_23_reg_2411[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_8 
       (.I0(shl_ln884_15_fu_1885_p3[34]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[34]),
        .O(\tmp_23_reg_2411[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[22]_i_9 
       (.I0(shl_ln884_15_fu_1885_p3[33]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[33]),
        .O(\tmp_23_reg_2411[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[23]_i_2 
       (.I0(add_ln1393_16_fu_1892_p2[36]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[36]),
        .O(\tmp_23_reg_2411[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[23]_i_4 
       (.I0(shl_ln884_15_fu_1885_p3[36]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[36]),
        .O(\tmp_23_reg_2411[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[2]_i_3 
       (.I0(add_ln1393_16_fu_1892_p2[15]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[15]),
        .O(\tmp_23_reg_2411[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[2]_i_4 
       (.I0(add_ln1393_16_fu_1892_p2[14]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[14]),
        .O(\tmp_23_reg_2411[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[2]_i_5 
       (.I0(add_ln1393_16_fu_1892_p2[13]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[13]),
        .O(\tmp_23_reg_2411[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[2]_i_6 
       (.I0(shl_ln884_15_fu_1885_p3[15]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[15]),
        .O(\tmp_23_reg_2411[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[2]_i_7 
       (.I0(shl_ln884_15_fu_1885_p3[14]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[14]),
        .O(\tmp_23_reg_2411[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[2]_i_8 
       (.I0(shl_ln884_15_fu_1885_p3[13]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[13]),
        .O(\tmp_23_reg_2411[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_10 
       (.I0(shl_ln884_15_fu_1885_p3[16]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[16]),
        .O(\tmp_23_reg_2411[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_3 
       (.I0(add_ln1393_16_fu_1892_p2[19]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[19]),
        .O(\tmp_23_reg_2411[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_4 
       (.I0(add_ln1393_16_fu_1892_p2[18]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[18]),
        .O(\tmp_23_reg_2411[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_5 
       (.I0(add_ln1393_16_fu_1892_p2[17]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[17]),
        .O(\tmp_23_reg_2411[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_6 
       (.I0(add_ln1393_16_fu_1892_p2[16]),
        .I1(mul_ln1393_17_reg_2366_pp0_iter5_reg[16]),
        .O(\tmp_23_reg_2411[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_7 
       (.I0(shl_ln884_15_fu_1885_p3[19]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[19]),
        .O(\tmp_23_reg_2411[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_8 
       (.I0(shl_ln884_15_fu_1885_p3[18]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[18]),
        .O(\tmp_23_reg_2411[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_2411[6]_i_9 
       (.I0(shl_ln884_15_fu_1885_p3[17]),
        .I1(mul_ln1393_16_reg_2361_pp0_iter5_reg[17]),
        .O(\tmp_23_reg_2411[6]_i_9_n_0 ));
  FDRE \tmp_23_reg_2411_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[13]),
        .Q(shl_ln884_17_fu_1934_p3[13]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[23]),
        .Q(shl_ln884_17_fu_1934_p3[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[10]_i_1 
       (.CI(\tmp_23_reg_2411_reg[6]_i_1_n_0 ),
        .CO({\tmp_23_reg_2411_reg[10]_i_1_n_0 ,\tmp_23_reg_2411_reg[10]_i_1_n_1 ,\tmp_23_reg_2411_reg[10]_i_1_n_2 ,\tmp_23_reg_2411_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_16_fu_1892_p2[23:20]),
        .O(add_ln1393_17_fu_1915_p2[23:20]),
        .S({\tmp_23_reg_2411[10]_i_3_n_0 ,\tmp_23_reg_2411[10]_i_4_n_0 ,\tmp_23_reg_2411[10]_i_5_n_0 ,\tmp_23_reg_2411[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[10]_i_2 
       (.CI(\tmp_23_reg_2411_reg[6]_i_2_n_0 ),
        .CO({\tmp_23_reg_2411_reg[10]_i_2_n_0 ,\tmp_23_reg_2411_reg[10]_i_2_n_1 ,\tmp_23_reg_2411_reg[10]_i_2_n_2 ,\tmp_23_reg_2411_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_15_fu_1885_p3[23:20]),
        .O(add_ln1393_16_fu_1892_p2[23:20]),
        .S({\tmp_23_reg_2411[10]_i_7_n_0 ,\tmp_23_reg_2411[10]_i_8_n_0 ,\tmp_23_reg_2411[10]_i_9_n_0 ,\tmp_23_reg_2411[10]_i_10_n_0 }));
  FDRE \tmp_23_reg_2411_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[24]),
        .Q(shl_ln884_17_fu_1934_p3[24]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[25]),
        .Q(shl_ln884_17_fu_1934_p3[25]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[26]),
        .Q(shl_ln884_17_fu_1934_p3[26]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[27]),
        .Q(shl_ln884_17_fu_1934_p3[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[14]_i_1 
       (.CI(\tmp_23_reg_2411_reg[10]_i_1_n_0 ),
        .CO({\tmp_23_reg_2411_reg[14]_i_1_n_0 ,\tmp_23_reg_2411_reg[14]_i_1_n_1 ,\tmp_23_reg_2411_reg[14]_i_1_n_2 ,\tmp_23_reg_2411_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_16_fu_1892_p2[27:24]),
        .O(add_ln1393_17_fu_1915_p2[27:24]),
        .S({\tmp_23_reg_2411[14]_i_3_n_0 ,\tmp_23_reg_2411[14]_i_4_n_0 ,\tmp_23_reg_2411[14]_i_5_n_0 ,\tmp_23_reg_2411[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[14]_i_2 
       (.CI(\tmp_23_reg_2411_reg[10]_i_2_n_0 ),
        .CO({\tmp_23_reg_2411_reg[14]_i_2_n_0 ,\tmp_23_reg_2411_reg[14]_i_2_n_1 ,\tmp_23_reg_2411_reg[14]_i_2_n_2 ,\tmp_23_reg_2411_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_15_fu_1885_p3[27:24]),
        .O(add_ln1393_16_fu_1892_p2[27:24]),
        .S({\tmp_23_reg_2411[14]_i_7_n_0 ,\tmp_23_reg_2411[14]_i_8_n_0 ,\tmp_23_reg_2411[14]_i_9_n_0 ,\tmp_23_reg_2411[14]_i_10_n_0 }));
  FDRE \tmp_23_reg_2411_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[28]),
        .Q(shl_ln884_17_fu_1934_p3[28]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[29]),
        .Q(shl_ln884_17_fu_1934_p3[29]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[30]),
        .Q(shl_ln884_17_fu_1934_p3[30]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[31]),
        .Q(shl_ln884_17_fu_1934_p3[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[18]_i_1 
       (.CI(\tmp_23_reg_2411_reg[14]_i_1_n_0 ),
        .CO({\tmp_23_reg_2411_reg[18]_i_1_n_0 ,\tmp_23_reg_2411_reg[18]_i_1_n_1 ,\tmp_23_reg_2411_reg[18]_i_1_n_2 ,\tmp_23_reg_2411_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_16_fu_1892_p2[31:28]),
        .O(add_ln1393_17_fu_1915_p2[31:28]),
        .S({\tmp_23_reg_2411[18]_i_3_n_0 ,\tmp_23_reg_2411[18]_i_4_n_0 ,\tmp_23_reg_2411[18]_i_5_n_0 ,\tmp_23_reg_2411[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[18]_i_2 
       (.CI(\tmp_23_reg_2411_reg[14]_i_2_n_0 ),
        .CO({\tmp_23_reg_2411_reg[18]_i_2_n_0 ,\tmp_23_reg_2411_reg[18]_i_2_n_1 ,\tmp_23_reg_2411_reg[18]_i_2_n_2 ,\tmp_23_reg_2411_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_15_fu_1885_p3[31:28]),
        .O(add_ln1393_16_fu_1892_p2[31:28]),
        .S({\tmp_23_reg_2411[18]_i_7_n_0 ,\tmp_23_reg_2411[18]_i_8_n_0 ,\tmp_23_reg_2411[18]_i_9_n_0 ,\tmp_23_reg_2411[18]_i_10_n_0 }));
  FDRE \tmp_23_reg_2411_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[32]),
        .Q(shl_ln884_17_fu_1934_p3[32]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[14]),
        .Q(shl_ln884_17_fu_1934_p3[14]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[33]),
        .Q(shl_ln884_17_fu_1934_p3[33]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[34]),
        .Q(shl_ln884_17_fu_1934_p3[34]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[35]),
        .Q(shl_ln884_17_fu_1934_p3[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[22]_i_1 
       (.CI(\tmp_23_reg_2411_reg[18]_i_1_n_0 ),
        .CO({\tmp_23_reg_2411_reg[22]_i_1_n_0 ,\tmp_23_reg_2411_reg[22]_i_1_n_1 ,\tmp_23_reg_2411_reg[22]_i_1_n_2 ,\tmp_23_reg_2411_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_16_fu_1892_p2[35:32]),
        .O(add_ln1393_17_fu_1915_p2[35:32]),
        .S({\tmp_23_reg_2411[22]_i_3_n_0 ,\tmp_23_reg_2411[22]_i_4_n_0 ,\tmp_23_reg_2411[22]_i_5_n_0 ,\tmp_23_reg_2411[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[22]_i_2 
       (.CI(\tmp_23_reg_2411_reg[18]_i_2_n_0 ),
        .CO({\tmp_23_reg_2411_reg[22]_i_2_n_0 ,\tmp_23_reg_2411_reg[22]_i_2_n_1 ,\tmp_23_reg_2411_reg[22]_i_2_n_2 ,\tmp_23_reg_2411_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_15_fu_1885_p3[35:32]),
        .O(add_ln1393_16_fu_1892_p2[35:32]),
        .S({\tmp_23_reg_2411[22]_i_7_n_0 ,\tmp_23_reg_2411[22]_i_8_n_0 ,\tmp_23_reg_2411[22]_i_9_n_0 ,\tmp_23_reg_2411[22]_i_10_n_0 }));
  FDRE \tmp_23_reg_2411_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[36]),
        .Q(shl_ln884_17_fu_1934_p3[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[23]_i_1 
       (.CI(\tmp_23_reg_2411_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_23_reg_2411_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_23_reg_2411_reg[23]_i_1_O_UNCONNECTED [3:1],add_ln1393_17_fu_1915_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_23_reg_2411[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[23]_i_3 
       (.CI(\tmp_23_reg_2411_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_23_reg_2411_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_23_reg_2411_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_16_fu_1892_p2[36]}),
        .S({1'b0,1'b0,1'b0,\tmp_23_reg_2411[23]_i_4_n_0 }));
  FDRE \tmp_23_reg_2411_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[15]),
        .Q(shl_ln884_17_fu_1934_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_23_reg_2411_reg[2]_i_1_n_0 ,\tmp_23_reg_2411_reg[2]_i_1_n_1 ,\tmp_23_reg_2411_reg[2]_i_1_n_2 ,\tmp_23_reg_2411_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_16_fu_1892_p2[15:13],1'b0}),
        .O({add_ln1393_17_fu_1915_p2[15:13],\NLW_tmp_23_reg_2411_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_23_reg_2411[2]_i_3_n_0 ,\tmp_23_reg_2411[2]_i_4_n_0 ,\tmp_23_reg_2411[2]_i_5_n_0 ,mul_ln1393_17_reg_2366_pp0_iter5_reg[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_23_reg_2411_reg[2]_i_2_n_0 ,\tmp_23_reg_2411_reg[2]_i_2_n_1 ,\tmp_23_reg_2411_reg[2]_i_2_n_2 ,\tmp_23_reg_2411_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_15_fu_1885_p3[15:13],1'b0}),
        .O({add_ln1393_16_fu_1892_p2[15:13],\NLW_tmp_23_reg_2411_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_23_reg_2411[2]_i_6_n_0 ,\tmp_23_reg_2411[2]_i_7_n_0 ,\tmp_23_reg_2411[2]_i_8_n_0 ,mul_ln1393_16_reg_2361_pp0_iter5_reg[12]}));
  FDRE \tmp_23_reg_2411_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[16]),
        .Q(shl_ln884_17_fu_1934_p3[16]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[17]),
        .Q(shl_ln884_17_fu_1934_p3[17]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[18]),
        .Q(shl_ln884_17_fu_1934_p3[18]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[19]),
        .Q(shl_ln884_17_fu_1934_p3[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[6]_i_1 
       (.CI(\tmp_23_reg_2411_reg[2]_i_1_n_0 ),
        .CO({\tmp_23_reg_2411_reg[6]_i_1_n_0 ,\tmp_23_reg_2411_reg[6]_i_1_n_1 ,\tmp_23_reg_2411_reg[6]_i_1_n_2 ,\tmp_23_reg_2411_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_16_fu_1892_p2[19:16]),
        .O(add_ln1393_17_fu_1915_p2[19:16]),
        .S({\tmp_23_reg_2411[6]_i_3_n_0 ,\tmp_23_reg_2411[6]_i_4_n_0 ,\tmp_23_reg_2411[6]_i_5_n_0 ,\tmp_23_reg_2411[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_23_reg_2411_reg[6]_i_2 
       (.CI(\tmp_23_reg_2411_reg[2]_i_2_n_0 ),
        .CO({\tmp_23_reg_2411_reg[6]_i_2_n_0 ,\tmp_23_reg_2411_reg[6]_i_2_n_1 ,\tmp_23_reg_2411_reg[6]_i_2_n_2 ,\tmp_23_reg_2411_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln884_15_fu_1885_p3[19:16]),
        .O(add_ln1393_16_fu_1892_p2[19:16]),
        .S({\tmp_23_reg_2411[6]_i_7_n_0 ,\tmp_23_reg_2411[6]_i_8_n_0 ,\tmp_23_reg_2411[6]_i_9_n_0 ,\tmp_23_reg_2411[6]_i_10_n_0 }));
  FDRE \tmp_23_reg_2411_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[20]),
        .Q(shl_ln884_17_fu_1934_p3[20]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[21]),
        .Q(shl_ln884_17_fu_1934_p3[21]),
        .R(1'b0));
  FDRE \tmp_23_reg_2411_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_17_fu_1915_p2[22]),
        .Q(shl_ln884_17_fu_1934_p3[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_2276_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_24s_24s_37_1_1_U13_n_3),
        .Q(shl_ln_fu_1428_p3[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_2276_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_24s_24s_37_1_1_U13_n_2),
        .Q(shl_ln_fu_1428_p3[14]),
        .R(1'b0));
  FDRE \tmp_5_reg_2276_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_24s_24s_37_1_1_U13_n_1),
        .Q(shl_ln_fu_1428_p3[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_2276_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_24s_24s_37_1_1_U13_n_0),
        .Q(shl_ln_fu_1428_p3[16]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[2]_i_3 
       (.I0(add_ln1393_fu_1435_p2[15]),
        .I1(mul_ln1393_1_reg_2281[15]),
        .O(\tmp_7_reg_2321[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[2]_i_4 
       (.I0(add_ln1393_fu_1435_p2[14]),
        .I1(mul_ln1393_1_reg_2281[14]),
        .O(\tmp_7_reg_2321[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[2]_i_5 
       (.I0(add_ln1393_fu_1435_p2[13]),
        .I1(mul_ln1393_1_reg_2281[13]),
        .O(\tmp_7_reg_2321[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[2]_i_6 
       (.I0(shl_ln_fu_1428_p3[15]),
        .I1(mul_ln1393_reg_2271[15]),
        .O(\tmp_7_reg_2321[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[2]_i_7 
       (.I0(shl_ln_fu_1428_p3[14]),
        .I1(mul_ln1393_reg_2271[14]),
        .O(\tmp_7_reg_2321[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[2]_i_8 
       (.I0(shl_ln_fu_1428_p3[13]),
        .I1(mul_ln1393_reg_2271[13]),
        .O(\tmp_7_reg_2321[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_10 
       (.I0(shl_ln_fu_1428_p3[16]),
        .I1(mul_ln1393_reg_2271[16]),
        .O(\tmp_7_reg_2321[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_6 
       (.I0(add_ln1393_fu_1435_p2[16]),
        .I1(mul_ln1393_1_reg_2281[16]),
        .O(\tmp_7_reg_2321[6]_i_6_n_0 ));
  FDRE \tmp_7_reg_2321_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[13]),
        .Q(shl_ln884_2_fu_1570_p3[13]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[23]),
        .Q(shl_ln884_2_fu_1570_p3[23]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[24]),
        .Q(shl_ln884_2_fu_1570_p3[24]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[25]),
        .Q(shl_ln884_2_fu_1570_p3[25]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[26]),
        .Q(shl_ln884_2_fu_1570_p3[26]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[27]),
        .Q(shl_ln884_2_fu_1570_p3[27]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[28]),
        .Q(shl_ln884_2_fu_1570_p3[28]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[29]),
        .Q(shl_ln884_2_fu_1570_p3[29]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[30]),
        .Q(shl_ln884_2_fu_1570_p3[30]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[31]),
        .Q(shl_ln884_2_fu_1570_p3[31]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[32]),
        .Q(shl_ln884_2_fu_1570_p3[32]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[14]),
        .Q(shl_ln884_2_fu_1570_p3[14]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[33]),
        .Q(shl_ln884_2_fu_1570_p3[33]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[34]),
        .Q(shl_ln884_2_fu_1570_p3[34]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[35]),
        .Q(shl_ln884_2_fu_1570_p3[35]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[36]),
        .Q(shl_ln884_2_fu_1570_p3[36]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[15]),
        .Q(shl_ln884_2_fu_1570_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_7_reg_2321_reg[2]_i_1_n_0 ,\tmp_7_reg_2321_reg[2]_i_1_n_1 ,\tmp_7_reg_2321_reg[2]_i_1_n_2 ,\tmp_7_reg_2321_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_fu_1435_p2[15:13],1'b0}),
        .O({add_ln1393_1_fu_1458_p2[15:13],\NLW_tmp_7_reg_2321_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_7_reg_2321[2]_i_3_n_0 ,\tmp_7_reg_2321[2]_i_4_n_0 ,\tmp_7_reg_2321[2]_i_5_n_0 ,mul_ln1393_1_reg_2281[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_7_reg_2321_reg[2]_i_2_n_0 ,\tmp_7_reg_2321_reg[2]_i_2_n_1 ,\tmp_7_reg_2321_reg[2]_i_2_n_2 ,\tmp_7_reg_2321_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_1428_p3[15:13],1'b0}),
        .O({add_ln1393_fu_1435_p2[15:13],\NLW_tmp_7_reg_2321_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_7_reg_2321[2]_i_6_n_0 ,\tmp_7_reg_2321[2]_i_7_n_0 ,\tmp_7_reg_2321[2]_i_8_n_0 ,mul_ln1393_reg_2271[12]}));
  FDRE \tmp_7_reg_2321_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[16]),
        .Q(shl_ln884_2_fu_1570_p3[16]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[17]),
        .Q(shl_ln884_2_fu_1570_p3[17]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[18]),
        .Q(shl_ln884_2_fu_1570_p3[18]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[19]),
        .Q(shl_ln884_2_fu_1570_p3[19]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[20]),
        .Q(shl_ln884_2_fu_1570_p3[20]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[21]),
        .Q(shl_ln884_2_fu_1570_p3[21]),
        .R(1'b0));
  FDRE \tmp_7_reg_2321_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln1393_1_fu_1458_p2[22]),
        .Q(shl_ln884_2_fu_1570_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[2]_i_3 
       (.I0(add_ln1393_2_fu_1577_p2[15]),
        .I1(mul_ln1393_3_reg_2291[15]),
        .O(\tmp_9_reg_2376[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[2]_i_4 
       (.I0(add_ln1393_2_fu_1577_p2[14]),
        .I1(mul_ln1393_3_reg_2291[14]),
        .O(\tmp_9_reg_2376[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[2]_i_5 
       (.I0(add_ln1393_2_fu_1577_p2[13]),
        .I1(mul_ln1393_3_reg_2291[13]),
        .O(\tmp_9_reg_2376[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[2]_i_6 
       (.I0(shl_ln884_2_fu_1570_p3[15]),
        .I1(mul_ln1393_2_reg_2286[15]),
        .O(\tmp_9_reg_2376[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[2]_i_7 
       (.I0(shl_ln884_2_fu_1570_p3[14]),
        .I1(mul_ln1393_2_reg_2286[14]),
        .O(\tmp_9_reg_2376[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[2]_i_8 
       (.I0(shl_ln884_2_fu_1570_p3[13]),
        .I1(mul_ln1393_2_reg_2286[13]),
        .O(\tmp_9_reg_2376[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_10 
       (.I0(shl_ln884_2_fu_1570_p3[16]),
        .I1(mul_ln1393_2_reg_2286[16]),
        .O(\tmp_9_reg_2376[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_6 
       (.I0(add_ln1393_2_fu_1577_p2[16]),
        .I1(mul_ln1393_3_reg_2291[16]),
        .O(\tmp_9_reg_2376[6]_i_6_n_0 ));
  FDRE \tmp_9_reg_2376_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[13]),
        .Q(shl_ln884_4_fu_1615_p3[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[23]),
        .Q(shl_ln884_4_fu_1615_p3[23]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[24]),
        .Q(shl_ln884_4_fu_1615_p3[24]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[25]),
        .Q(shl_ln884_4_fu_1615_p3[25]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[26]),
        .Q(shl_ln884_4_fu_1615_p3[26]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[27]),
        .Q(shl_ln884_4_fu_1615_p3[27]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[28]),
        .Q(shl_ln884_4_fu_1615_p3[28]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[29]),
        .Q(shl_ln884_4_fu_1615_p3[29]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[30]),
        .Q(shl_ln884_4_fu_1615_p3[30]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[31]),
        .Q(shl_ln884_4_fu_1615_p3[31]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[32]),
        .Q(shl_ln884_4_fu_1615_p3[32]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[14]),
        .Q(shl_ln884_4_fu_1615_p3[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[33]),
        .Q(shl_ln884_4_fu_1615_p3[33]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[34]),
        .Q(shl_ln884_4_fu_1615_p3[34]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[35]),
        .Q(shl_ln884_4_fu_1615_p3[35]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[36]),
        .Q(shl_ln884_4_fu_1615_p3[36]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[15]),
        .Q(shl_ln884_4_fu_1615_p3[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_9_reg_2376_reg[2]_i_1_n_0 ,\tmp_9_reg_2376_reg[2]_i_1_n_1 ,\tmp_9_reg_2376_reg[2]_i_1_n_2 ,\tmp_9_reg_2376_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1393_2_fu_1577_p2[15:13],1'b0}),
        .O({add_ln1393_3_fu_1600_p2[15:13],\NLW_tmp_9_reg_2376_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_9_reg_2376[2]_i_3_n_0 ,\tmp_9_reg_2376[2]_i_4_n_0 ,\tmp_9_reg_2376[2]_i_5_n_0 ,mul_ln1393_3_reg_2291[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\tmp_9_reg_2376_reg[2]_i_2_n_0 ,\tmp_9_reg_2376_reg[2]_i_2_n_1 ,\tmp_9_reg_2376_reg[2]_i_2_n_2 ,\tmp_9_reg_2376_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln884_2_fu_1570_p3[15:13],1'b0}),
        .O({add_ln1393_2_fu_1577_p2[15:13],\NLW_tmp_9_reg_2376_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_9_reg_2376[2]_i_6_n_0 ,\tmp_9_reg_2376[2]_i_7_n_0 ,\tmp_9_reg_2376[2]_i_8_n_0 ,mul_ln1393_2_reg_2286[12]}));
  FDRE \tmp_9_reg_2376_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[16]),
        .Q(shl_ln884_4_fu_1615_p3[16]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[17]),
        .Q(shl_ln884_4_fu_1615_p3[17]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[18]),
        .Q(shl_ln884_4_fu_1615_p3[18]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[19]),
        .Q(shl_ln884_4_fu_1615_p3[19]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[20]),
        .Q(shl_ln884_4_fu_1615_p3[20]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[21]),
        .Q(shl_ln884_4_fu_1615_p3[21]),
        .R(1'b0));
  FDRE \tmp_9_reg_2376_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(add_ln1393_3_fu_1600_p2[22]),
        .Q(shl_ln884_4_fu_1615_p3[22]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_RA_L1_RA_L2
   (ap_enable_reg_pp0_iter5,
    icmp_ln606_reg_538_pp0_iter2_reg,
    \icmp_ln606_reg_538_reg[0]_0 ,
    and_ln616_reg_568,
    p_0_reg_513,
    \indvar_flatten_fu_106_reg[2]_0 ,
    D,
    address0,
    \add_ln83_1_reg_588_reg[3]_0 ,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg,
    \select_ln606_reg_593_reg[23]_0 ,
    ap_rst_n_inv,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce,
    ap_clk,
    E,
    \p_0_reg_513_reg[31]_0 ,
    grp_fu_108_p1,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    \icmp_ln606_reg_538_reg[0]_1 ,
    \sext_ln616_reg_573_reg[0]_0 ,
    Q,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY,
    \select_ln617_reg_583_reg[23]_0 );
  output ap_enable_reg_pp0_iter5;
  output icmp_ln606_reg_538_pp0_iter2_reg;
  output \icmp_ln606_reg_538_reg[0]_0 ;
  output and_ln616_reg_568;
  output [0:0]p_0_reg_513;
  output \indvar_flatten_fu_106_reg[2]_0 ;
  output [1:0]D;
  output [5:0]address0;
  output [2:0]\add_ln83_1_reg_588_reg[3]_0 ;
  output grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg;
  output [23:0]\select_ln606_reg_593_reg[23]_0 ;
  input ap_rst_n_inv;
  input grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce;
  input ap_clk;
  input [0:0]E;
  input \p_0_reg_513_reg[31]_0 ;
  input [63:0]grp_fu_108_p1;
  input grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input \icmp_ln606_reg_538_reg[0]_1 ;
  input \sext_ln616_reg_573_reg[0]_0 ;
  input [2:0]Q;
  input [4:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0;
  input grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
  input [0:0]\select_ln617_reg_583_reg[23]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [8:0]add_ln78_1_fu_162_p2;
  wire [4:0]add_ln80_fu_468_p2;
  wire [8:1]add_ln83_1_fu_415_p2;
  wire \add_ln83_1_reg_588[4]_i_2_n_0 ;
  wire \add_ln83_1_reg_588[4]_i_3_n_0 ;
  wire \add_ln83_1_reg_588[4]_i_4_n_0 ;
  wire \add_ln83_1_reg_588[4]_i_5_n_0 ;
  wire \add_ln83_1_reg_588[4]_i_6_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_2_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_3_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_4_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_5_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_6_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_7_n_0 ;
  wire \add_ln83_1_reg_588[8]_i_8_n_0 ;
  wire [2:0]\add_ln83_1_reg_588_reg[3]_0 ;
  wire \add_ln83_1_reg_588_reg[4]_i_1_n_0 ;
  wire \add_ln83_1_reg_588_reg[4]_i_1_n_1 ;
  wire \add_ln83_1_reg_588_reg[4]_i_1_n_2 ;
  wire \add_ln83_1_reg_588_reg[4]_i_1_n_3 ;
  wire \add_ln83_1_reg_588_reg[8]_i_1_n_1 ;
  wire \add_ln83_1_reg_588_reg[8]_i_1_n_2 ;
  wire \add_ln83_1_reg_588_reg[8]_i_1_n_3 ;
  wire [5:0]address0;
  wire and_ln616_fu_298_p2;
  wire and_ln616_reg_568;
  wire \and_ln616_reg_568[0]_i_10_n_0 ;
  wire \and_ln616_reg_568[0]_i_11_n_0 ;
  wire \and_ln616_reg_568[0]_i_12_n_0 ;
  wire \and_ln616_reg_568[0]_i_13_n_0 ;
  wire \and_ln616_reg_568[0]_i_14_n_0 ;
  wire \and_ln616_reg_568[0]_i_15_n_0 ;
  wire \and_ln616_reg_568[0]_i_16_n_0 ;
  wire \and_ln616_reg_568[0]_i_5_n_0 ;
  wire \and_ln616_reg_568[0]_i_6_n_0 ;
  wire \and_ln616_reg_568[0]_i_7_n_0 ;
  wire \and_ln616_reg_568[0]_i_8_n_0 ;
  wire \and_ln616_reg_568[0]_i_9_n_0 ;
  wire and_ln616_reg_568_pp0_iter3_reg;
  wire \and_ln616_reg_568_reg[0]_i_3_n_3 ;
  wire \and_ln616_reg_568_reg[0]_i_4_n_0 ;
  wire \and_ln616_reg_568_reg[0]_i_4_n_1 ;
  wire \and_ln616_reg_568_reg[0]_i_4_n_2 ;
  wire \and_ln616_reg_568_reg[0]_i_4_n_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_0;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_fu_98;
  wire \col_fu_98_reg_n_0_[0] ;
  wire \col_fu_98_reg_n_0_[2] ;
  wire \col_fu_98_reg_n_0_[4] ;
  wire [10:0]exp_tmp_reg_528;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [63:0]grp_fu_108_p1;
  wire [4:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
  wire [8:0]grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0;
  wire \icmp_ln606_reg_538[0]_i_1_n_0 ;
  wire icmp_ln606_reg_538_pp0_iter2_reg;
  wire icmp_ln606_reg_538_pp0_iter3_reg;
  wire \icmp_ln606_reg_538_reg[0]_0 ;
  wire \icmp_ln606_reg_538_reg[0]_1 ;
  wire icmp_ln617_fu_277_p2;
  wire icmp_ln617_reg_557;
  wire \icmp_ln617_reg_557[0]_i_2_n_0 ;
  wire \icmp_ln617_reg_557[0]_i_3_n_0 ;
  wire \icmp_ln617_reg_557[0]_i_4_n_0 ;
  wire icmp_ln620_fu_307_p2;
  wire icmp_ln620_reg_578;
  wire \icmp_ln620_reg_578[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_106_reg[2]_0 ;
  wire \indvar_flatten_fu_106_reg_n_0_[0] ;
  wire \indvar_flatten_fu_106_reg_n_0_[1] ;
  wire \indvar_flatten_fu_106_reg_n_0_[2] ;
  wire \indvar_flatten_fu_106_reg_n_0_[3] ;
  wire \indvar_flatten_fu_106_reg_n_0_[4] ;
  wire \indvar_flatten_fu_106_reg_n_0_[5] ;
  wire \indvar_flatten_fu_106_reg_n_0_[6] ;
  wire \indvar_flatten_fu_106_reg_n_0_[7] ;
  wire \indvar_flatten_fu_106_reg_n_0_[8] ;
  wire [52:1]man_V_3_fu_232_p2;
  wire [53:24]man_V_4_reg_545;
  wire \man_V_4_reg_545[24]_i_1_n_0 ;
  wire \man_V_4_reg_545[24]_i_3_n_0 ;
  wire \man_V_4_reg_545[24]_i_4_n_0 ;
  wire \man_V_4_reg_545[24]_i_5_n_0 ;
  wire \man_V_4_reg_545[24]_i_6_n_0 ;
  wire \man_V_4_reg_545[25]_i_1_n_0 ;
  wire \man_V_4_reg_545[26]_i_1_n_0 ;
  wire \man_V_4_reg_545[27]_i_1_n_0 ;
  wire \man_V_4_reg_545[28]_i_1_n_0 ;
  wire \man_V_4_reg_545[28]_i_3_n_0 ;
  wire \man_V_4_reg_545[28]_i_4_n_0 ;
  wire \man_V_4_reg_545[28]_i_5_n_0 ;
  wire \man_V_4_reg_545[28]_i_6_n_0 ;
  wire \man_V_4_reg_545[29]_i_1_n_0 ;
  wire \man_V_4_reg_545[30]_i_1_n_0 ;
  wire \man_V_4_reg_545[31]_i_1_n_0 ;
  wire \man_V_4_reg_545[32]_i_1_n_0 ;
  wire \man_V_4_reg_545[32]_i_3_n_0 ;
  wire \man_V_4_reg_545[32]_i_4_n_0 ;
  wire \man_V_4_reg_545[32]_i_5_n_0 ;
  wire \man_V_4_reg_545[32]_i_6_n_0 ;
  wire \man_V_4_reg_545[33]_i_1_n_0 ;
  wire \man_V_4_reg_545[34]_i_1_n_0 ;
  wire \man_V_4_reg_545[35]_i_1_n_0 ;
  wire \man_V_4_reg_545[36]_i_1_n_0 ;
  wire \man_V_4_reg_545[36]_i_3_n_0 ;
  wire \man_V_4_reg_545[36]_i_4_n_0 ;
  wire \man_V_4_reg_545[36]_i_5_n_0 ;
  wire \man_V_4_reg_545[36]_i_6_n_0 ;
  wire \man_V_4_reg_545[37]_i_1_n_0 ;
  wire \man_V_4_reg_545[38]_i_1_n_0 ;
  wire \man_V_4_reg_545[39]_i_1_n_0 ;
  wire \man_V_4_reg_545[40]_i_1_n_0 ;
  wire \man_V_4_reg_545[40]_i_3_n_0 ;
  wire \man_V_4_reg_545[40]_i_4_n_0 ;
  wire \man_V_4_reg_545[40]_i_5_n_0 ;
  wire \man_V_4_reg_545[40]_i_6_n_0 ;
  wire \man_V_4_reg_545[41]_i_1_n_0 ;
  wire \man_V_4_reg_545[42]_i_1_n_0 ;
  wire \man_V_4_reg_545[43]_i_1_n_0 ;
  wire \man_V_4_reg_545[44]_i_1_n_0 ;
  wire \man_V_4_reg_545[44]_i_3_n_0 ;
  wire \man_V_4_reg_545[44]_i_4_n_0 ;
  wire \man_V_4_reg_545[44]_i_5_n_0 ;
  wire \man_V_4_reg_545[44]_i_6_n_0 ;
  wire \man_V_4_reg_545[45]_i_1_n_0 ;
  wire \man_V_4_reg_545[46]_i_1_n_0 ;
  wire \man_V_4_reg_545[47]_i_1_n_0 ;
  wire \man_V_4_reg_545[48]_i_1_n_0 ;
  wire \man_V_4_reg_545[48]_i_3_n_0 ;
  wire \man_V_4_reg_545[48]_i_4_n_0 ;
  wire \man_V_4_reg_545[48]_i_5_n_0 ;
  wire \man_V_4_reg_545[48]_i_6_n_0 ;
  wire \man_V_4_reg_545[49]_i_1_n_0 ;
  wire \man_V_4_reg_545[50]_i_1_n_0 ;
  wire \man_V_4_reg_545[51]_i_1_n_0 ;
  wire \man_V_4_reg_545[52]_i_1_n_0 ;
  wire \man_V_4_reg_545[52]_i_3_n_0 ;
  wire \man_V_4_reg_545[52]_i_4_n_0 ;
  wire \man_V_4_reg_545[52]_i_5_n_0 ;
  wire [53:0]man_V_4_reg_545_pp0_iter3_reg;
  wire \man_V_4_reg_545_reg[24]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[24]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[24]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[24]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[28]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[28]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[28]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[28]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[32]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[32]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[32]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[32]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[36]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[36]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[36]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[36]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[40]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[40]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[40]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[40]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[44]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[44]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[44]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[44]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[48]_i_2_n_0 ;
  wire \man_V_4_reg_545_reg[48]_i_2_n_1 ;
  wire \man_V_4_reg_545_reg[48]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[48]_i_2_n_3 ;
  wire \man_V_4_reg_545_reg[52]_i_2_n_2 ;
  wire \man_V_4_reg_545_reg[52]_i_2_n_3 ;
  wire p_0_in3_in;
  wire [0:0]p_0_reg_513;
  wire \p_0_reg_513_pp0_iter2_reg_reg[31]_srl2_n_0 ;
  wire \p_0_reg_513_reg[31]_0 ;
  wire [2:1]p_1_out;
  wire p_Result_s_reg_523;
  wire \row_fu_102[4]_i_2_n_0 ;
  wire [4:0]row_fu_102_reg;
  wire select_ln606_reg_593;
  wire \select_ln606_reg_593[0]_i_2_n_0 ;
  wire \select_ln606_reg_593[0]_i_3_n_0 ;
  wire \select_ln606_reg_593[0]_i_4_n_0 ;
  wire \select_ln606_reg_593[0]_i_5_n_0 ;
  wire \select_ln606_reg_593[0]_i_6_n_0 ;
  wire \select_ln606_reg_593[0]_i_7_n_0 ;
  wire \select_ln606_reg_593[10]_i_2_n_0 ;
  wire \select_ln606_reg_593[10]_i_3_n_0 ;
  wire \select_ln606_reg_593[10]_i_4_n_0 ;
  wire \select_ln606_reg_593[10]_i_5_n_0 ;
  wire \select_ln606_reg_593[11]_i_2_n_0 ;
  wire \select_ln606_reg_593[11]_i_3_n_0 ;
  wire \select_ln606_reg_593[11]_i_4_n_0 ;
  wire \select_ln606_reg_593[11]_i_5_n_0 ;
  wire \select_ln606_reg_593[12]_i_2_n_0 ;
  wire \select_ln606_reg_593[12]_i_3_n_0 ;
  wire \select_ln606_reg_593[12]_i_4_n_0 ;
  wire \select_ln606_reg_593[12]_i_5_n_0 ;
  wire \select_ln606_reg_593[13]_i_2_n_0 ;
  wire \select_ln606_reg_593[13]_i_3_n_0 ;
  wire \select_ln606_reg_593[13]_i_4_n_0 ;
  wire \select_ln606_reg_593[13]_i_5_n_0 ;
  wire \select_ln606_reg_593[14]_i_2_n_0 ;
  wire \select_ln606_reg_593[14]_i_3_n_0 ;
  wire \select_ln606_reg_593[14]_i_4_n_0 ;
  wire \select_ln606_reg_593[14]_i_5_n_0 ;
  wire \select_ln606_reg_593[15]_i_2_n_0 ;
  wire \select_ln606_reg_593[15]_i_3_n_0 ;
  wire \select_ln606_reg_593[15]_i_4_n_0 ;
  wire \select_ln606_reg_593[15]_i_5_n_0 ;
  wire \select_ln606_reg_593[16]_i_2_n_0 ;
  wire \select_ln606_reg_593[16]_i_3_n_0 ;
  wire \select_ln606_reg_593[16]_i_4_n_0 ;
  wire \select_ln606_reg_593[16]_i_5_n_0 ;
  wire \select_ln606_reg_593[17]_i_2_n_0 ;
  wire \select_ln606_reg_593[17]_i_3_n_0 ;
  wire \select_ln606_reg_593[17]_i_4_n_0 ;
  wire \select_ln606_reg_593[17]_i_5_n_0 ;
  wire \select_ln606_reg_593[18]_i_2_n_0 ;
  wire \select_ln606_reg_593[18]_i_3_n_0 ;
  wire \select_ln606_reg_593[18]_i_4_n_0 ;
  wire \select_ln606_reg_593[18]_i_5_n_0 ;
  wire \select_ln606_reg_593[19]_i_2_n_0 ;
  wire \select_ln606_reg_593[19]_i_3_n_0 ;
  wire \select_ln606_reg_593[19]_i_4_n_0 ;
  wire \select_ln606_reg_593[19]_i_5_n_0 ;
  wire \select_ln606_reg_593[19]_i_6_n_0 ;
  wire \select_ln606_reg_593[19]_i_7_n_0 ;
  wire \select_ln606_reg_593[19]_i_8_n_0 ;
  wire \select_ln606_reg_593[1]_i_2_n_0 ;
  wire \select_ln606_reg_593[1]_i_3_n_0 ;
  wire \select_ln606_reg_593[1]_i_4_n_0 ;
  wire \select_ln606_reg_593[1]_i_5_n_0 ;
  wire \select_ln606_reg_593[20]_i_2_n_0 ;
  wire \select_ln606_reg_593[20]_i_3_n_0 ;
  wire \select_ln606_reg_593[20]_i_4_n_0 ;
  wire \select_ln606_reg_593[20]_i_5_n_0 ;
  wire \select_ln606_reg_593[20]_i_6_n_0 ;
  wire \select_ln606_reg_593[20]_i_7_n_0 ;
  wire \select_ln606_reg_593[20]_i_8_n_0 ;
  wire \select_ln606_reg_593[21]_i_2_n_0 ;
  wire \select_ln606_reg_593[21]_i_3_n_0 ;
  wire \select_ln606_reg_593[21]_i_4_n_0 ;
  wire \select_ln606_reg_593[21]_i_5_n_0 ;
  wire \select_ln606_reg_593[22]_i_2_n_0 ;
  wire \select_ln606_reg_593[22]_i_3_n_0 ;
  wire \select_ln606_reg_593[22]_i_4_n_0 ;
  wire \select_ln606_reg_593[22]_i_5_n_0 ;
  wire \select_ln606_reg_593[22]_i_6_n_0 ;
  wire \select_ln606_reg_593[23]_i_10_n_0 ;
  wire \select_ln606_reg_593[23]_i_11_n_0 ;
  wire \select_ln606_reg_593[23]_i_12_n_0 ;
  wire \select_ln606_reg_593[23]_i_13_n_0 ;
  wire \select_ln606_reg_593[23]_i_14_n_0 ;
  wire \select_ln606_reg_593[23]_i_15_n_0 ;
  wire \select_ln606_reg_593[23]_i_16_n_0 ;
  wire \select_ln606_reg_593[23]_i_17_n_0 ;
  wire \select_ln606_reg_593[23]_i_18_n_0 ;
  wire \select_ln606_reg_593[23]_i_19_n_0 ;
  wire \select_ln606_reg_593[23]_i_20_n_0 ;
  wire \select_ln606_reg_593[23]_i_21_n_0 ;
  wire \select_ln606_reg_593[23]_i_22_n_0 ;
  wire \select_ln606_reg_593[23]_i_3_n_0 ;
  wire \select_ln606_reg_593[23]_i_4_n_0 ;
  wire \select_ln606_reg_593[23]_i_5_n_0 ;
  wire \select_ln606_reg_593[23]_i_6_n_0 ;
  wire \select_ln606_reg_593[23]_i_7_n_0 ;
  wire \select_ln606_reg_593[23]_i_8_n_0 ;
  wire \select_ln606_reg_593[23]_i_9_n_0 ;
  wire \select_ln606_reg_593[2]_i_2_n_0 ;
  wire \select_ln606_reg_593[2]_i_3_n_0 ;
  wire \select_ln606_reg_593[2]_i_4_n_0 ;
  wire \select_ln606_reg_593[2]_i_5_n_0 ;
  wire \select_ln606_reg_593[3]_i_2_n_0 ;
  wire \select_ln606_reg_593[3]_i_3_n_0 ;
  wire \select_ln606_reg_593[3]_i_4_n_0 ;
  wire \select_ln606_reg_593[3]_i_5_n_0 ;
  wire \select_ln606_reg_593[4]_i_2_n_0 ;
  wire \select_ln606_reg_593[4]_i_3_n_0 ;
  wire \select_ln606_reg_593[4]_i_4_n_0 ;
  wire \select_ln606_reg_593[4]_i_5_n_0 ;
  wire \select_ln606_reg_593[4]_i_6_n_0 ;
  wire \select_ln606_reg_593[5]_i_2_n_0 ;
  wire \select_ln606_reg_593[5]_i_3_n_0 ;
  wire \select_ln606_reg_593[5]_i_4_n_0 ;
  wire \select_ln606_reg_593[5]_i_5_n_0 ;
  wire \select_ln606_reg_593[5]_i_6_n_0 ;
  wire \select_ln606_reg_593[6]_i_2_n_0 ;
  wire \select_ln606_reg_593[6]_i_3_n_0 ;
  wire \select_ln606_reg_593[6]_i_4_n_0 ;
  wire \select_ln606_reg_593[6]_i_5_n_0 ;
  wire \select_ln606_reg_593[6]_i_6_n_0 ;
  wire \select_ln606_reg_593[7]_i_2_n_0 ;
  wire \select_ln606_reg_593[7]_i_3_n_0 ;
  wire \select_ln606_reg_593[7]_i_4_n_0 ;
  wire \select_ln606_reg_593[7]_i_5_n_0 ;
  wire \select_ln606_reg_593[7]_i_6_n_0 ;
  wire \select_ln606_reg_593[8]_i_2_n_0 ;
  wire \select_ln606_reg_593[8]_i_3_n_0 ;
  wire \select_ln606_reg_593[8]_i_4_n_0 ;
  wire \select_ln606_reg_593[8]_i_5_n_0 ;
  wire \select_ln606_reg_593[9]_i_2_n_0 ;
  wire \select_ln606_reg_593[9]_i_3_n_0 ;
  wire \select_ln606_reg_593[9]_i_4_n_0 ;
  wire \select_ln606_reg_593[9]_i_5_n_0 ;
  wire [23:0]\select_ln606_reg_593_reg[23]_0 ;
  wire [23:0]select_ln616_fu_455_p3;
  wire [23:0]select_ln617_fu_344_p3;
  wire select_ln617_reg_583;
  wire \select_ln617_reg_583[10]_i_2_n_0 ;
  wire \select_ln617_reg_583[10]_i_3_n_0 ;
  wire \select_ln617_reg_583[11]_i_2_n_0 ;
  wire \select_ln617_reg_583[11]_i_3_n_0 ;
  wire \select_ln617_reg_583[12]_i_2_n_0 ;
  wire \select_ln617_reg_583[12]_i_3_n_0 ;
  wire \select_ln617_reg_583[13]_i_2_n_0 ;
  wire \select_ln617_reg_583[13]_i_3_n_0 ;
  wire \select_ln617_reg_583[14]_i_2_n_0 ;
  wire \select_ln617_reg_583[14]_i_3_n_0 ;
  wire \select_ln617_reg_583[15]_i_2_n_0 ;
  wire \select_ln617_reg_583[15]_i_3_n_0 ;
  wire \select_ln617_reg_583[15]_i_4_n_0 ;
  wire \select_ln617_reg_583[16]_i_2_n_0 ;
  wire \select_ln617_reg_583[16]_i_3_n_0 ;
  wire \select_ln617_reg_583[16]_i_4_n_0 ;
  wire \select_ln617_reg_583[17]_i_2_n_0 ;
  wire \select_ln617_reg_583[17]_i_3_n_0 ;
  wire \select_ln617_reg_583[17]_i_4_n_0 ;
  wire \select_ln617_reg_583[18]_i_2_n_0 ;
  wire \select_ln617_reg_583[18]_i_3_n_0 ;
  wire \select_ln617_reg_583[18]_i_4_n_0 ;
  wire \select_ln617_reg_583[19]_i_2_n_0 ;
  wire \select_ln617_reg_583[19]_i_3_n_0 ;
  wire \select_ln617_reg_583[1]_i_2_n_0 ;
  wire \select_ln617_reg_583[20]_i_2_n_0 ;
  wire \select_ln617_reg_583[20]_i_3_n_0 ;
  wire \select_ln617_reg_583[21]_i_2_n_0 ;
  wire \select_ln617_reg_583[21]_i_3_n_0 ;
  wire \select_ln617_reg_583[22]_i_2_n_0 ;
  wire \select_ln617_reg_583[22]_i_3_n_0 ;
  wire \select_ln617_reg_583[23]_i_10_n_0 ;
  wire \select_ln617_reg_583[23]_i_11_n_0 ;
  wire \select_ln617_reg_583[23]_i_12_n_0 ;
  wire \select_ln617_reg_583[23]_i_13_n_0 ;
  wire \select_ln617_reg_583[23]_i_14_n_0 ;
  wire \select_ln617_reg_583[23]_i_15_n_0 ;
  wire \select_ln617_reg_583[23]_i_16_n_0 ;
  wire \select_ln617_reg_583[23]_i_17_n_0 ;
  wire \select_ln617_reg_583[23]_i_4_n_0 ;
  wire \select_ln617_reg_583[23]_i_5_n_0 ;
  wire \select_ln617_reg_583[23]_i_6_n_0 ;
  wire \select_ln617_reg_583[23]_i_7_n_0 ;
  wire \select_ln617_reg_583[23]_i_8_n_0 ;
  wire \select_ln617_reg_583[23]_i_9_n_0 ;
  wire \select_ln617_reg_583[2]_i_2_n_0 ;
  wire \select_ln617_reg_583[3]_i_2_n_0 ;
  wire \select_ln617_reg_583[4]_i_2_n_0 ;
  wire \select_ln617_reg_583[5]_i_2_n_0 ;
  wire \select_ln617_reg_583[6]_i_2_n_0 ;
  wire \select_ln617_reg_583[7]_i_2_n_0 ;
  wire \select_ln617_reg_583[7]_i_3_n_0 ;
  wire \select_ln617_reg_583[8]_i_2_n_0 ;
  wire \select_ln617_reg_583[8]_i_3_n_0 ;
  wire \select_ln617_reg_583[9]_i_2_n_0 ;
  wire \select_ln617_reg_583[9]_i_3_n_0 ;
  wire [0:0]\select_ln617_reg_583_reg[23]_0 ;
  wire \select_ln617_reg_583_reg_n_0_[0] ;
  wire \select_ln617_reg_583_reg_n_0_[10] ;
  wire \select_ln617_reg_583_reg_n_0_[11] ;
  wire \select_ln617_reg_583_reg_n_0_[12] ;
  wire \select_ln617_reg_583_reg_n_0_[13] ;
  wire \select_ln617_reg_583_reg_n_0_[14] ;
  wire \select_ln617_reg_583_reg_n_0_[15] ;
  wire \select_ln617_reg_583_reg_n_0_[16] ;
  wire \select_ln617_reg_583_reg_n_0_[17] ;
  wire \select_ln617_reg_583_reg_n_0_[18] ;
  wire \select_ln617_reg_583_reg_n_0_[19] ;
  wire \select_ln617_reg_583_reg_n_0_[1] ;
  wire \select_ln617_reg_583_reg_n_0_[20] ;
  wire \select_ln617_reg_583_reg_n_0_[21] ;
  wire \select_ln617_reg_583_reg_n_0_[22] ;
  wire \select_ln617_reg_583_reg_n_0_[23] ;
  wire \select_ln617_reg_583_reg_n_0_[2] ;
  wire \select_ln617_reg_583_reg_n_0_[3] ;
  wire \select_ln617_reg_583_reg_n_0_[4] ;
  wire \select_ln617_reg_583_reg_n_0_[5] ;
  wire \select_ln617_reg_583_reg_n_0_[6] ;
  wire \select_ln617_reg_583_reg_n_0_[7] ;
  wire \select_ln617_reg_583_reg_n_0_[8] ;
  wire \select_ln617_reg_583_reg_n_0_[9] ;
  wire select_ln623_fu_440_p30;
  wire [4:0]select_ln78_1_fu_377_p3;
  wire [3:1]select_ln78_fu_369_p3;
  wire [11:0]sext_ln616_reg_573;
  wire \sext_ln616_reg_573_reg[0]_0 ;
  wire [11:0]sh_amt_fu_269_p3;
  wire [11:0]sh_amt_reg_550;
  wire \sh_amt_reg_550[11]_i_2_n_0 ;
  wire \sh_amt_reg_550[11]_i_4_n_0 ;
  wire \sh_amt_reg_550[11]_i_5_n_0 ;
  wire \sh_amt_reg_550[11]_i_6_n_0 ;
  wire \sh_amt_reg_550[11]_i_7_n_0 ;
  wire \sh_amt_reg_550[3]_i_3_n_0 ;
  wire \sh_amt_reg_550[3]_i_5_n_0 ;
  wire \sh_amt_reg_550[5]_i_2_n_0 ;
  wire \sh_amt_reg_550[7]_i_3_n_0 ;
  wire \sh_amt_reg_550[7]_i_4_n_0 ;
  wire \sh_amt_reg_550[7]_i_5_n_0 ;
  wire \sh_amt_reg_550[7]_i_6_n_0 ;
  wire \sh_amt_reg_550[8]_i_2_n_0 ;
  wire \sh_amt_reg_550[9]_i_2_n_0 ;
  wire \sh_amt_reg_550_reg[11]_i_3_n_1 ;
  wire \sh_amt_reg_550_reg[11]_i_3_n_2 ;
  wire \sh_amt_reg_550_reg[11]_i_3_n_3 ;
  wire \sh_amt_reg_550_reg[3]_i_2_n_0 ;
  wire \sh_amt_reg_550_reg[3]_i_2_n_1 ;
  wire \sh_amt_reg_550_reg[3]_i_2_n_2 ;
  wire \sh_amt_reg_550_reg[3]_i_2_n_3 ;
  wire \sh_amt_reg_550_reg[7]_i_2_n_0 ;
  wire \sh_amt_reg_550_reg[7]_i_2_n_1 ;
  wire \sh_amt_reg_550_reg[7]_i_2_n_2 ;
  wire \sh_amt_reg_550_reg[7]_i_2_n_3 ;
  wire [11:0]sub_ln616_fu_263_p2;
  wire [23:0]trunc_ln618_reg_562;
  wire \trunc_ln618_reg_562[10]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[11]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[12]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[13]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[13]_i_3_n_0 ;
  wire \trunc_ln618_reg_562[13]_i_4_n_0 ;
  wire \trunc_ln618_reg_562[13]_i_5_n_0 ;
  wire \trunc_ln618_reg_562[13]_i_6_n_0 ;
  wire \trunc_ln618_reg_562[14]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[15]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[16]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[17]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[17]_i_3_n_0 ;
  wire \trunc_ln618_reg_562[17]_i_4_n_0 ;
  wire \trunc_ln618_reg_562[17]_i_5_n_0 ;
  wire \trunc_ln618_reg_562[17]_i_6_n_0 ;
  wire \trunc_ln618_reg_562[18]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[19]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_3_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_4_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_5_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_6_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_7_n_0 ;
  wire \trunc_ln618_reg_562[20]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[21]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[22]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[23]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[2]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[3]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[4]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_3_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_4_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_5_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_6_n_0 ;
  wire \trunc_ln618_reg_562[6]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[7]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[8]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_1_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_3_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_4_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_5_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_6_n_0 ;
  wire \trunc_ln618_reg_562_reg[13]_i_2_n_0 ;
  wire \trunc_ln618_reg_562_reg[13]_i_2_n_1 ;
  wire \trunc_ln618_reg_562_reg[13]_i_2_n_2 ;
  wire \trunc_ln618_reg_562_reg[13]_i_2_n_3 ;
  wire \trunc_ln618_reg_562_reg[17]_i_2_n_0 ;
  wire \trunc_ln618_reg_562_reg[17]_i_2_n_1 ;
  wire \trunc_ln618_reg_562_reg[17]_i_2_n_2 ;
  wire \trunc_ln618_reg_562_reg[17]_i_2_n_3 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2_n_0 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2_n_1 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2_n_2 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2_n_3 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2_n_0 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2_n_1 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2_n_2 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2_n_3 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2_n_0 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2_n_1 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2_n_2 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2_n_3 ;
  wire [51:0]zext_ln604_fu_228_p1;
  wire [3:3]\NLW_add_ln83_1_reg_588_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_and_ln616_reg_568_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln616_reg_568_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln616_reg_568_reg[0]_i_4_O_UNCONNECTED ;
  wire [2:2]\NLW_man_V_4_reg_545_reg[52]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_man_V_4_reg_545_reg[52]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_sh_amt_reg_550_reg[11]_i_3_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h535FACA0)) 
    \add_ln83_1_reg_588[4]_i_2 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .O(\add_ln83_1_reg_588[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \add_ln83_1_reg_588[4]_i_3 
       (.I0(select_ln78_fu_369_p3[3]),
        .I1(\col_fu_98_reg_n_0_[4] ),
        .I2(select_ln78_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[0] ),
        .I4(\col_fu_98_reg_n_0_[2] ),
        .O(\add_ln83_1_reg_588[4]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h87B44B4B)) 
    \add_ln83_1_reg_588[4]_i_4 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(\row_fu_102[4]_i_2_n_0 ),
        .I2(row_fu_102_reg[2]),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[0]),
        .O(\add_ln83_1_reg_588[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \add_ln83_1_reg_588[4]_i_5 
       (.I0(select_ln78_fu_369_p3[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[1]),
        .O(\add_ln83_1_reg_588[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln83_1_reg_588[4]_i_6 
       (.I0(\col_fu_98_reg_n_0_[2] ),
        .I1(row_fu_102_reg[0]),
        .O(\add_ln83_1_reg_588[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA208)) 
    \add_ln83_1_reg_588[8]_i_2 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[1]),
        .O(\add_ln83_1_reg_588[8]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln83_1_reg_588[8]_i_3 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(\row_fu_102[4]_i_2_n_0 ),
        .I2(row_fu_102_reg[2]),
        .O(\add_ln83_1_reg_588[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \add_ln83_1_reg_588[8]_i_4 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .I5(row_fu_102_reg[4]),
        .O(\add_ln83_1_reg_588[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7717777788E88888)) 
    \add_ln83_1_reg_588[8]_i_5 
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[2]),
        .I2(row_fu_102_reg[1]),
        .I3(\row_fu_102[4]_i_2_n_0 ),
        .I4(row_fu_102_reg[0]),
        .I5(row_fu_102_reg[3]),
        .O(\add_ln83_1_reg_588[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9696999696966996)) 
    \add_ln83_1_reg_588[8]_i_6 
       (.I0(\add_ln83_1_reg_588[8]_i_2_n_0 ),
        .I1(row_fu_102_reg[4]),
        .I2(row_fu_102_reg[2]),
        .I3(row_fu_102_reg[1]),
        .I4(\add_ln83_1_reg_588[8]_i_8_n_0 ),
        .I5(row_fu_102_reg[3]),
        .O(\add_ln83_1_reg_588[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9A99656696996966)) 
    \add_ln83_1_reg_588[8]_i_7 
       (.I0(\add_ln83_1_reg_588[8]_i_3_n_0 ),
        .I1(row_fu_102_reg[1]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[0]),
        .I4(row_fu_102_reg[3]),
        .I5(row_fu_102_reg[2]),
        .O(\add_ln83_1_reg_588[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \add_ln83_1_reg_588[8]_i_8 
       (.I0(select_ln78_fu_369_p3[3]),
        .I1(\col_fu_98_reg_n_0_[2] ),
        .I2(\col_fu_98_reg_n_0_[4] ),
        .I3(select_ln78_fu_369_p3[1]),
        .I4(\col_fu_98_reg_n_0_[0] ),
        .I5(row_fu_102_reg[0]),
        .O(\add_ln83_1_reg_588[8]_i_8_n_0 ));
  FDRE \add_ln83_1_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(\col_fu_98_reg_n_0_[0] ),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[0]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[1]),
        .Q(\add_ln83_1_reg_588_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[2]),
        .Q(\add_ln83_1_reg_588_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[3]),
        .Q(\add_ln83_1_reg_588_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[4]),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln83_1_reg_588_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln83_1_reg_588_reg[4]_i_1_n_0 ,\add_ln83_1_reg_588_reg[4]_i_1_n_1 ,\add_ln83_1_reg_588_reg[4]_i_1_n_2 ,\add_ln83_1_reg_588_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln83_1_reg_588[4]_i_2_n_0 ,select_ln78_fu_369_p3[3],\add_ln83_1_reg_588[4]_i_3_n_0 ,1'b0}),
        .O(add_ln83_1_fu_415_p2[4:1]),
        .S({\add_ln83_1_reg_588[4]_i_4_n_0 ,\add_ln83_1_reg_588[4]_i_5_n_0 ,\add_ln83_1_reg_588[4]_i_6_n_0 ,select_ln78_fu_369_p3[1]}));
  FDRE \add_ln83_1_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[5]),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[5]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[6]),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[6]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[7]),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[7]),
        .R(1'b0));
  FDRE \add_ln83_1_reg_588_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(add_ln83_1_fu_415_p2[8]),
        .Q(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln83_1_reg_588_reg[8]_i_1 
       (.CI(\add_ln83_1_reg_588_reg[4]_i_1_n_0 ),
        .CO({\NLW_add_ln83_1_reg_588_reg[8]_i_1_CO_UNCONNECTED [3],\add_ln83_1_reg_588_reg[8]_i_1_n_1 ,\add_ln83_1_reg_588_reg[8]_i_1_n_2 ,\add_ln83_1_reg_588_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln78_1_fu_377_p3[3],\add_ln83_1_reg_588[8]_i_2_n_0 ,\add_ln83_1_reg_588[8]_i_3_n_0 }),
        .O(add_ln83_1_fu_415_p2[8:5]),
        .S({\add_ln83_1_reg_588[8]_i_4_n_0 ,\add_ln83_1_reg_588[8]_i_5_n_0 ,\add_ln83_1_reg_588[8]_i_6_n_0 ,\add_ln83_1_reg_588[8]_i_7_n_0 }));
  LUT4 #(
    .INIT(16'hA9FF)) 
    \and_ln616_reg_568[0]_i_10 
       (.I0(exp_tmp_reg_528[4]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[3]),
        .I3(exp_tmp_reg_528[5]),
        .O(\and_ln616_reg_568[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln616_reg_568[0]_i_11 
       (.I0(exp_tmp_reg_528[1]),
        .O(\and_ln616_reg_568[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8080800015151555)) 
    \and_ln616_reg_568[0]_i_12 
       (.I0(exp_tmp_reg_528[7]),
        .I1(exp_tmp_reg_528[5]),
        .I2(exp_tmp_reg_528[4]),
        .I3(exp_tmp_reg_528[2]),
        .I4(exp_tmp_reg_528[3]),
        .I5(exp_tmp_reg_528[6]),
        .O(\and_ln616_reg_568[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h02A8)) 
    \and_ln616_reg_568[0]_i_13 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[3]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[4]),
        .O(\and_ln616_reg_568[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \and_ln616_reg_568[0]_i_14 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[2]),
        .O(\and_ln616_reg_568[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln616_reg_568[0]_i_15 
       (.I0(exp_tmp_reg_528[1]),
        .I1(exp_tmp_reg_528[0]),
        .O(\and_ln616_reg_568[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \and_ln616_reg_568[0]_i_16 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[4]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[3]),
        .O(\and_ln616_reg_568[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln616_reg_568[0]_i_2 
       (.I0(p_0_in3_in),
        .I1(icmp_ln617_fu_277_p2),
        .O(and_ln616_fu_298_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln616_reg_568[0]_i_5 
       (.I0(exp_tmp_reg_528[10]),
        .I1(exp_tmp_reg_528[8]),
        .I2(exp_tmp_reg_528[6]),
        .I3(exp_tmp_reg_528[7]),
        .I4(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I5(exp_tmp_reg_528[9]),
        .O(\and_ln616_reg_568[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5557FFFE)) 
    \and_ln616_reg_568[0]_i_6 
       (.I0(exp_tmp_reg_528[8]),
        .I1(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(exp_tmp_reg_528[9]),
        .O(\and_ln616_reg_568[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \and_ln616_reg_568[0]_i_7 
       (.I0(exp_tmp_reg_528[10]),
        .I1(exp_tmp_reg_528[8]),
        .I2(exp_tmp_reg_528[6]),
        .I3(exp_tmp_reg_528[7]),
        .I4(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I5(exp_tmp_reg_528[9]),
        .O(\and_ln616_reg_568[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80001)) 
    \and_ln616_reg_568[0]_i_8 
       (.I0(exp_tmp_reg_528[9]),
        .I1(exp_tmp_reg_528[6]),
        .I2(exp_tmp_reg_528[7]),
        .I3(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I4(exp_tmp_reg_528[8]),
        .O(\and_ln616_reg_568[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFFEAAAAAA)) 
    \and_ln616_reg_568[0]_i_9 
       (.I0(exp_tmp_reg_528[6]),
        .I1(exp_tmp_reg_528[3]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[4]),
        .I4(exp_tmp_reg_528[5]),
        .I5(exp_tmp_reg_528[7]),
        .O(\and_ln616_reg_568[0]_i_9_n_0 ));
  FDRE \and_ln616_reg_568_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(and_ln616_reg_568),
        .Q(and_ln616_reg_568_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln616_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln616_fu_298_p2),
        .Q(and_ln616_reg_568),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln616_reg_568_reg[0]_i_3 
       (.CI(\and_ln616_reg_568_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln616_reg_568_reg[0]_i_3_CO_UNCONNECTED [3:2],p_0_in3_in,\and_ln616_reg_568_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\and_ln616_reg_568[0]_i_5_n_0 ,\and_ln616_reg_568[0]_i_6_n_0 }),
        .O(\NLW_and_ln616_reg_568_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\and_ln616_reg_568[0]_i_7_n_0 ,\and_ln616_reg_568[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln616_reg_568_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\and_ln616_reg_568_reg[0]_i_4_n_0 ,\and_ln616_reg_568_reg[0]_i_4_n_1 ,\and_ln616_reg_568_reg[0]_i_4_n_2 ,\and_ln616_reg_568_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln616_reg_568[0]_i_9_n_0 ,\and_ln616_reg_568[0]_i_10_n_0 ,1'b0,\and_ln616_reg_568[0]_i_11_n_0 }),
        .O(\NLW_and_ln616_reg_568_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln616_reg_568[0]_i_12_n_0 ,\and_ln616_reg_568[0]_i_13_n_0 ,\and_ln616_reg_568[0]_i_14_n_0 ,\and_ln616_reg_568[0]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .CLK(ap_clk),
        .D(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_0),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_fu_98[0]_i_1 
       (.I0(\col_fu_98_reg_n_0_[0] ),
        .O(add_ln80_fu_468_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_fu_98[1]_i_1 
       (.I0(select_ln78_fu_369_p3[1]),
        .I1(\col_fu_98_reg_n_0_[0] ),
        .O(add_ln80_fu_468_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h55AAAAA2)) 
    \col_fu_98[2]_i_1 
       (.I0(\col_fu_98_reg_n_0_[2] ),
        .I1(\col_fu_98_reg_n_0_[4] ),
        .I2(select_ln78_fu_369_p3[3]),
        .I3(\col_fu_98_reg_n_0_[0] ),
        .I4(select_ln78_fu_369_p3[1]),
        .O(add_ln80_fu_468_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_fu_98[3]_i_1 
       (.I0(select_ln78_fu_369_p3[3]),
        .I1(\col_fu_98_reg_n_0_[2] ),
        .I2(select_ln78_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[0] ),
        .O(add_ln80_fu_468_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \col_fu_98[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(col_fu_98));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAA8AA)) 
    \col_fu_98[4]_i_3 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(\col_fu_98_reg_n_0_[0] ),
        .I2(select_ln78_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[2] ),
        .I4(select_ln78_fu_369_p3[3]),
        .O(add_ln80_fu_468_p2[4]));
  FDRE \col_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln80_fu_468_p2[0]),
        .Q(\col_fu_98_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln80_fu_468_p2[1]),
        .Q(select_ln78_fu_369_p3[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln80_fu_468_p2[2]),
        .Q(\col_fu_98_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln80_fu_468_p2[3]),
        .Q(select_ln78_fu_369_p3[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln80_fu_468_p2[4]),
        .Q(\col_fu_98_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \exp_tmp_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[52]),
        .Q(exp_tmp_reg_528[0]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[62]),
        .Q(exp_tmp_reg_528[10]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[53]),
        .Q(exp_tmp_reg_528[1]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[54]),
        .Q(exp_tmp_reg_528[2]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[55]),
        .Q(exp_tmp_reg_528[3]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[56]),
        .Q(exp_tmp_reg_528[4]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[57]),
        .Q(exp_tmp_reg_528[5]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[58]),
        .Q(exp_tmp_reg_528[6]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[59]),
        .Q(exp_tmp_reg_528[7]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[60]),
        .Q(exp_tmp_reg_528[8]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[61]),
        .Q(exp_tmp_reg_528[9]),
        .R(1'b0));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .add_ln78_1_fu_162_p2(add_ln78_1_fu_162_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_ready),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg),
        .grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_15),
        .\indvar_flatten_fu_106_reg[2] (\indvar_flatten_fu_106_reg[2]_0 ),
        .\indvar_flatten_fu_106_reg[4] (\indvar_flatten_fu_106_reg_n_0_[4] ),
        .\indvar_flatten_fu_106_reg[4]_0 (\indvar_flatten_fu_106_reg_n_0_[1] ),
        .\indvar_flatten_fu_106_reg[4]_1 (\indvar_flatten_fu_106_reg_n_0_[0] ),
        .\indvar_flatten_fu_106_reg[4]_2 (\indvar_flatten_fu_106_reg_n_0_[2] ),
        .\indvar_flatten_fu_106_reg[4]_3 (\indvar_flatten_fu_106_reg_n_0_[3] ),
        .\indvar_flatten_fu_106_reg[5] (\indvar_flatten_fu_106_reg_n_0_[5] ),
        .\indvar_flatten_fu_106_reg[8] (\indvar_flatten_fu_106_reg_n_0_[8] ),
        .\indvar_flatten_fu_106_reg[8]_0 (\indvar_flatten_fu_106_reg_n_0_[6] ),
        .\indvar_flatten_fu_106_reg[8]_1 (\indvar_flatten_fu_106_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'hA3)) 
    \icmp_ln606_reg_538[0]_i_1 
       (.I0(\icmp_ln606_reg_538_reg[0]_0 ),
        .I1(\icmp_ln606_reg_538_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\icmp_ln606_reg_538[0]_i_1_n_0 ));
  FDRE \icmp_ln606_reg_538_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(\icmp_ln606_reg_538_reg[0]_0 ),
        .Q(icmp_ln606_reg_538_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln606_reg_538_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(icmp_ln606_reg_538_pp0_iter2_reg),
        .Q(icmp_ln606_reg_538_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln606_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln606_reg_538[0]_i_1_n_0 ),
        .Q(\icmp_ln606_reg_538_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \icmp_ln617_reg_557[0]_i_1 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[10]),
        .I2(exp_tmp_reg_528[5]),
        .I3(\icmp_ln617_reg_557[0]_i_2_n_0 ),
        .I4(\icmp_ln617_reg_557[0]_i_3_n_0 ),
        .I5(\icmp_ln617_reg_557[0]_i_4_n_0 ),
        .O(icmp_ln617_fu_277_p2));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln617_reg_557[0]_i_2 
       (.I0(exp_tmp_reg_528[7]),
        .I1(exp_tmp_reg_528[6]),
        .O(\icmp_ln617_reg_557[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln617_reg_557[0]_i_3 
       (.I0(exp_tmp_reg_528[1]),
        .I1(exp_tmp_reg_528[0]),
        .O(\icmp_ln617_reg_557[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln617_reg_557[0]_i_4 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[4]),
        .I2(exp_tmp_reg_528[9]),
        .I3(exp_tmp_reg_528[8]),
        .O(\icmp_ln617_reg_557[0]_i_4_n_0 ));
  FDRE \icmp_ln617_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln617_fu_277_p2),
        .Q(icmp_ln617_reg_557),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln620_reg_578[0]_i_1 
       (.I0(icmp_ln620_fu_307_p2),
        .I1(and_ln616_reg_568),
        .I2(\sext_ln616_reg_573_reg[0]_0 ),
        .I3(icmp_ln620_reg_578),
        .O(\icmp_ln620_reg_578[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015FFFFFF)) 
    \icmp_ln620_reg_578[0]_i_2 
       (.I0(sh_amt_reg_550[3]),
        .I1(sh_amt_reg_550[1]),
        .I2(sh_amt_reg_550[2]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[5]),
        .I5(\select_ln617_reg_583[23]_i_8_n_0 ),
        .O(icmp_ln620_fu_307_p2));
  FDRE \icmp_ln620_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln620_reg_578[0]_i_1_n_0 ),
        .Q(icmp_ln620_reg_578),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[0]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[1]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[2]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[3]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[4]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[5]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[6]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[7]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY),
        .D(add_ln78_1_fu_162_p2[8]),
        .Q(\indvar_flatten_fu_106_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[24]_i_1 
       (.I0(man_V_3_fu_232_p2[24]),
        .I1(zext_ln604_fu_228_p1[24]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[24]_i_3 
       (.I0(zext_ln604_fu_228_p1[24]),
        .O(\man_V_4_reg_545[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[24]_i_4 
       (.I0(zext_ln604_fu_228_p1[23]),
        .O(\man_V_4_reg_545[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[24]_i_5 
       (.I0(zext_ln604_fu_228_p1[22]),
        .O(\man_V_4_reg_545[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[24]_i_6 
       (.I0(zext_ln604_fu_228_p1[21]),
        .O(\man_V_4_reg_545[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[25]_i_1 
       (.I0(man_V_3_fu_232_p2[25]),
        .I1(zext_ln604_fu_228_p1[25]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[26]_i_1 
       (.I0(man_V_3_fu_232_p2[26]),
        .I1(zext_ln604_fu_228_p1[26]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[27]_i_1 
       (.I0(man_V_3_fu_232_p2[27]),
        .I1(zext_ln604_fu_228_p1[27]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[28]_i_1 
       (.I0(man_V_3_fu_232_p2[28]),
        .I1(zext_ln604_fu_228_p1[28]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[28]_i_3 
       (.I0(zext_ln604_fu_228_p1[28]),
        .O(\man_V_4_reg_545[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[28]_i_4 
       (.I0(zext_ln604_fu_228_p1[27]),
        .O(\man_V_4_reg_545[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[28]_i_5 
       (.I0(zext_ln604_fu_228_p1[26]),
        .O(\man_V_4_reg_545[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[28]_i_6 
       (.I0(zext_ln604_fu_228_p1[25]),
        .O(\man_V_4_reg_545[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[29]_i_1 
       (.I0(man_V_3_fu_232_p2[29]),
        .I1(zext_ln604_fu_228_p1[29]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[30]_i_1 
       (.I0(man_V_3_fu_232_p2[30]),
        .I1(zext_ln604_fu_228_p1[30]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[31]_i_1 
       (.I0(man_V_3_fu_232_p2[31]),
        .I1(zext_ln604_fu_228_p1[31]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[32]_i_1 
       (.I0(man_V_3_fu_232_p2[32]),
        .I1(zext_ln604_fu_228_p1[32]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[32]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[32]_i_3 
       (.I0(zext_ln604_fu_228_p1[32]),
        .O(\man_V_4_reg_545[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[32]_i_4 
       (.I0(zext_ln604_fu_228_p1[31]),
        .O(\man_V_4_reg_545[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[32]_i_5 
       (.I0(zext_ln604_fu_228_p1[30]),
        .O(\man_V_4_reg_545[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[32]_i_6 
       (.I0(zext_ln604_fu_228_p1[29]),
        .O(\man_V_4_reg_545[32]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[33]_i_1 
       (.I0(man_V_3_fu_232_p2[33]),
        .I1(zext_ln604_fu_228_p1[33]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[34]_i_1 
       (.I0(man_V_3_fu_232_p2[34]),
        .I1(zext_ln604_fu_228_p1[34]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[35]_i_1 
       (.I0(man_V_3_fu_232_p2[35]),
        .I1(zext_ln604_fu_228_p1[35]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[36]_i_1 
       (.I0(man_V_3_fu_232_p2[36]),
        .I1(zext_ln604_fu_228_p1[36]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[36]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[36]_i_3 
       (.I0(zext_ln604_fu_228_p1[36]),
        .O(\man_V_4_reg_545[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[36]_i_4 
       (.I0(zext_ln604_fu_228_p1[35]),
        .O(\man_V_4_reg_545[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[36]_i_5 
       (.I0(zext_ln604_fu_228_p1[34]),
        .O(\man_V_4_reg_545[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[36]_i_6 
       (.I0(zext_ln604_fu_228_p1[33]),
        .O(\man_V_4_reg_545[36]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[37]_i_1 
       (.I0(man_V_3_fu_232_p2[37]),
        .I1(zext_ln604_fu_228_p1[37]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[38]_i_1 
       (.I0(man_V_3_fu_232_p2[38]),
        .I1(zext_ln604_fu_228_p1[38]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[39]_i_1 
       (.I0(man_V_3_fu_232_p2[39]),
        .I1(zext_ln604_fu_228_p1[39]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[40]_i_1 
       (.I0(man_V_3_fu_232_p2[40]),
        .I1(zext_ln604_fu_228_p1[40]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[40]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[40]_i_3 
       (.I0(zext_ln604_fu_228_p1[40]),
        .O(\man_V_4_reg_545[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[40]_i_4 
       (.I0(zext_ln604_fu_228_p1[39]),
        .O(\man_V_4_reg_545[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[40]_i_5 
       (.I0(zext_ln604_fu_228_p1[38]),
        .O(\man_V_4_reg_545[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[40]_i_6 
       (.I0(zext_ln604_fu_228_p1[37]),
        .O(\man_V_4_reg_545[40]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[41]_i_1 
       (.I0(man_V_3_fu_232_p2[41]),
        .I1(zext_ln604_fu_228_p1[41]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[42]_i_1 
       (.I0(man_V_3_fu_232_p2[42]),
        .I1(zext_ln604_fu_228_p1[42]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[43]_i_1 
       (.I0(man_V_3_fu_232_p2[43]),
        .I1(zext_ln604_fu_228_p1[43]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[44]_i_1 
       (.I0(man_V_3_fu_232_p2[44]),
        .I1(zext_ln604_fu_228_p1[44]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[44]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[44]_i_3 
       (.I0(zext_ln604_fu_228_p1[44]),
        .O(\man_V_4_reg_545[44]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[44]_i_4 
       (.I0(zext_ln604_fu_228_p1[43]),
        .O(\man_V_4_reg_545[44]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[44]_i_5 
       (.I0(zext_ln604_fu_228_p1[42]),
        .O(\man_V_4_reg_545[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[44]_i_6 
       (.I0(zext_ln604_fu_228_p1[41]),
        .O(\man_V_4_reg_545[44]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[45]_i_1 
       (.I0(man_V_3_fu_232_p2[45]),
        .I1(zext_ln604_fu_228_p1[45]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[46]_i_1 
       (.I0(man_V_3_fu_232_p2[46]),
        .I1(zext_ln604_fu_228_p1[46]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[47]_i_1 
       (.I0(man_V_3_fu_232_p2[47]),
        .I1(zext_ln604_fu_228_p1[47]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[48]_i_1 
       (.I0(man_V_3_fu_232_p2[48]),
        .I1(zext_ln604_fu_228_p1[48]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[48]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[48]_i_3 
       (.I0(zext_ln604_fu_228_p1[48]),
        .O(\man_V_4_reg_545[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[48]_i_4 
       (.I0(zext_ln604_fu_228_p1[47]),
        .O(\man_V_4_reg_545[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[48]_i_5 
       (.I0(zext_ln604_fu_228_p1[46]),
        .O(\man_V_4_reg_545[48]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[48]_i_6 
       (.I0(zext_ln604_fu_228_p1[45]),
        .O(\man_V_4_reg_545[48]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[49]_i_1 
       (.I0(man_V_3_fu_232_p2[49]),
        .I1(zext_ln604_fu_228_p1[49]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[50]_i_1 
       (.I0(man_V_3_fu_232_p2[50]),
        .I1(zext_ln604_fu_228_p1[50]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_4_reg_545[51]_i_1 
       (.I0(man_V_3_fu_232_p2[51]),
        .I1(zext_ln604_fu_228_p1[51]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \man_V_4_reg_545[52]_i_1 
       (.I0(man_V_3_fu_232_p2[52]),
        .I1(p_Result_s_reg_523),
        .O(\man_V_4_reg_545[52]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[52]_i_3 
       (.I0(zext_ln604_fu_228_p1[51]),
        .O(\man_V_4_reg_545[52]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[52]_i_4 
       (.I0(zext_ln604_fu_228_p1[50]),
        .O(\man_V_4_reg_545[52]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_4_reg_545[52]_i_5 
       (.I0(zext_ln604_fu_228_p1[49]),
        .O(\man_V_4_reg_545[52]_i_5_n_0 ));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[0]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[10]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[11]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[12]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[13]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[14]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[15]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[15]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[16]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[16]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[17]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[18]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[19]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[1]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[20]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[21]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[22]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[23]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[24]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[25]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[26]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[27]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[28]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[29]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[2]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[30]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[31]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[32]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[33]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[34]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[35]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[36]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[37] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[37]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[37]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[38] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[38]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[38]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[39] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[39]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[39]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[3]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[40] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[40]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[40]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[41] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[41]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[41]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[42] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[42]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[42]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[43] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[43]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[43]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[44] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[44]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[44]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[45] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[45]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[45]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[46] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[46]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[46]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[47] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[47]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[47]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[48] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[48]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[48]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[49] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[49]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[49]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[4]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[50] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[50]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[50]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[51] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[51]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[51]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[52] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[52]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[52]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[53] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(man_V_4_reg_545[53]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[53]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[5]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[6]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[7]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[8]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[9]),
        .Q(man_V_4_reg_545_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[24]_i_1_n_0 ),
        .Q(man_V_4_reg_545[24]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[24]_i_2 
       (.CI(\trunc_ln618_reg_562_reg[17]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[24]_i_2_n_0 ,\man_V_4_reg_545_reg[24]_i_2_n_1 ,\man_V_4_reg_545_reg[24]_i_2_n_2 ,\man_V_4_reg_545_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[24:21]),
        .S({\man_V_4_reg_545[24]_i_3_n_0 ,\man_V_4_reg_545[24]_i_4_n_0 ,\man_V_4_reg_545[24]_i_5_n_0 ,\man_V_4_reg_545[24]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[25]_i_1_n_0 ),
        .Q(man_V_4_reg_545[25]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[26]_i_1_n_0 ),
        .Q(man_V_4_reg_545[26]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[27]_i_1_n_0 ),
        .Q(man_V_4_reg_545[27]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[28]_i_1_n_0 ),
        .Q(man_V_4_reg_545[28]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[28]_i_2 
       (.CI(\man_V_4_reg_545_reg[24]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[28]_i_2_n_0 ,\man_V_4_reg_545_reg[28]_i_2_n_1 ,\man_V_4_reg_545_reg[28]_i_2_n_2 ,\man_V_4_reg_545_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[28:25]),
        .S({\man_V_4_reg_545[28]_i_3_n_0 ,\man_V_4_reg_545[28]_i_4_n_0 ,\man_V_4_reg_545[28]_i_5_n_0 ,\man_V_4_reg_545[28]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[29]_i_1_n_0 ),
        .Q(man_V_4_reg_545[29]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[30]_i_1_n_0 ),
        .Q(man_V_4_reg_545[30]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[31]_i_1_n_0 ),
        .Q(man_V_4_reg_545[31]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[32]_i_1_n_0 ),
        .Q(man_V_4_reg_545[32]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[32]_i_2 
       (.CI(\man_V_4_reg_545_reg[28]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[32]_i_2_n_0 ,\man_V_4_reg_545_reg[32]_i_2_n_1 ,\man_V_4_reg_545_reg[32]_i_2_n_2 ,\man_V_4_reg_545_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[32:29]),
        .S({\man_V_4_reg_545[32]_i_3_n_0 ,\man_V_4_reg_545[32]_i_4_n_0 ,\man_V_4_reg_545[32]_i_5_n_0 ,\man_V_4_reg_545[32]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[33]_i_1_n_0 ),
        .Q(man_V_4_reg_545[33]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[34]_i_1_n_0 ),
        .Q(man_V_4_reg_545[34]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[35]_i_1_n_0 ),
        .Q(man_V_4_reg_545[35]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[36]_i_1_n_0 ),
        .Q(man_V_4_reg_545[36]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[36]_i_2 
       (.CI(\man_V_4_reg_545_reg[32]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[36]_i_2_n_0 ,\man_V_4_reg_545_reg[36]_i_2_n_1 ,\man_V_4_reg_545_reg[36]_i_2_n_2 ,\man_V_4_reg_545_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[36:33]),
        .S({\man_V_4_reg_545[36]_i_3_n_0 ,\man_V_4_reg_545[36]_i_4_n_0 ,\man_V_4_reg_545[36]_i_5_n_0 ,\man_V_4_reg_545[36]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[37]_i_1_n_0 ),
        .Q(man_V_4_reg_545[37]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[38]_i_1_n_0 ),
        .Q(man_V_4_reg_545[38]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[39]_i_1_n_0 ),
        .Q(man_V_4_reg_545[39]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[40]_i_1_n_0 ),
        .Q(man_V_4_reg_545[40]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[40]_i_2 
       (.CI(\man_V_4_reg_545_reg[36]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[40]_i_2_n_0 ,\man_V_4_reg_545_reg[40]_i_2_n_1 ,\man_V_4_reg_545_reg[40]_i_2_n_2 ,\man_V_4_reg_545_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[40:37]),
        .S({\man_V_4_reg_545[40]_i_3_n_0 ,\man_V_4_reg_545[40]_i_4_n_0 ,\man_V_4_reg_545[40]_i_5_n_0 ,\man_V_4_reg_545[40]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[41]_i_1_n_0 ),
        .Q(man_V_4_reg_545[41]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[42]_i_1_n_0 ),
        .Q(man_V_4_reg_545[42]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[43]_i_1_n_0 ),
        .Q(man_V_4_reg_545[43]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[44]_i_1_n_0 ),
        .Q(man_V_4_reg_545[44]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[44]_i_2 
       (.CI(\man_V_4_reg_545_reg[40]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[44]_i_2_n_0 ,\man_V_4_reg_545_reg[44]_i_2_n_1 ,\man_V_4_reg_545_reg[44]_i_2_n_2 ,\man_V_4_reg_545_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[44:41]),
        .S({\man_V_4_reg_545[44]_i_3_n_0 ,\man_V_4_reg_545[44]_i_4_n_0 ,\man_V_4_reg_545[44]_i_5_n_0 ,\man_V_4_reg_545[44]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[45]_i_1_n_0 ),
        .Q(man_V_4_reg_545[45]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[46]_i_1_n_0 ),
        .Q(man_V_4_reg_545[46]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[47]_i_1_n_0 ),
        .Q(man_V_4_reg_545[47]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[48]_i_1_n_0 ),
        .Q(man_V_4_reg_545[48]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[48]_i_2 
       (.CI(\man_V_4_reg_545_reg[44]_i_2_n_0 ),
        .CO({\man_V_4_reg_545_reg[48]_i_2_n_0 ,\man_V_4_reg_545_reg[48]_i_2_n_1 ,\man_V_4_reg_545_reg[48]_i_2_n_2 ,\man_V_4_reg_545_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[48:45]),
        .S({\man_V_4_reg_545[48]_i_3_n_0 ,\man_V_4_reg_545[48]_i_4_n_0 ,\man_V_4_reg_545[48]_i_5_n_0 ,\man_V_4_reg_545[48]_i_6_n_0 }));
  FDRE \man_V_4_reg_545_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[49]_i_1_n_0 ),
        .Q(man_V_4_reg_545[49]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[50]_i_1_n_0 ),
        .Q(man_V_4_reg_545[50]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[51]_i_1_n_0 ),
        .Q(man_V_4_reg_545[51]),
        .R(1'b0));
  FDRE \man_V_4_reg_545_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_4_reg_545[52]_i_1_n_0 ),
        .Q(man_V_4_reg_545[52]),
        .R(1'b0));
  CARRY4 \man_V_4_reg_545_reg[52]_i_2 
       (.CI(\man_V_4_reg_545_reg[48]_i_2_n_0 ),
        .CO({man_V_3_fu_232_p2[52],\NLW_man_V_4_reg_545_reg[52]_i_2_CO_UNCONNECTED [2],\man_V_4_reg_545_reg[52]_i_2_n_2 ,\man_V_4_reg_545_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_man_V_4_reg_545_reg[52]_i_2_O_UNCONNECTED [3],man_V_3_fu_232_p2[51:49]}),
        .S({1'b1,\man_V_4_reg_545[52]_i_3_n_0 ,\man_V_4_reg_545[52]_i_4_n_0 ,\man_V_4_reg_545[52]_i_5_n_0 }));
  FDRE \man_V_4_reg_545_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_Result_s_reg_523),
        .Q(man_V_4_reg_545[53]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62/p_0_reg_513_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62/p_0_reg_513_pp0_iter2_reg_reg[31]_srl2 " *) 
  SRL16E \p_0_reg_513_pp0_iter2_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .CLK(ap_clk),
        .D(p_0_reg_513),
        .Q(\p_0_reg_513_pp0_iter2_reg_reg[31]_srl2_n_0 ));
  FDRE \p_0_reg_513_pp0_iter3_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(\p_0_reg_513_pp0_iter2_reg_reg[31]_srl2_n_0 ),
        .Q(select_ln623_fu_440_p30),
        .R(1'b0));
  FDRE \p_0_reg_513_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_0_reg_513_reg[31]_0 ),
        .Q(p_0_reg_513),
        .R(1'b0));
  FDRE \p_Result_s_reg_523_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[63]),
        .Q(p_Result_s_reg_523),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ram0_reg_i_11__0
       (.I0(Q[2]),
        .I1(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[0]),
        .O(address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_3__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[4]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[8]),
        .O(address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_4__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[3]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[7]),
        .O(address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_5__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[2]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[6]),
        .O(address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_6__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[1]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[5]),
        .O(address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_i_7__0
       (.I0(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_input_A_V_address0[0]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_input_A_V_address0[4]),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA9AAAAAA)) 
    \row_fu_102[0]_i_1 
       (.I0(row_fu_102_reg[0]),
        .I1(\col_fu_98_reg_n_0_[0] ),
        .I2(select_ln78_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[4] ),
        .I4(\col_fu_98_reg_n_0_[2] ),
        .I5(select_ln78_fu_369_p3[3]),
        .O(select_ln78_1_fu_377_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \row_fu_102[1]_i_1 
       (.I0(row_fu_102_reg[1]),
        .I1(\row_fu_102[4]_i_2_n_0 ),
        .I2(row_fu_102_reg[0]),
        .O(select_ln78_1_fu_377_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_102[2]_i_1 
       (.I0(row_fu_102_reg[0]),
        .I1(\row_fu_102[4]_i_2_n_0 ),
        .I2(row_fu_102_reg[1]),
        .I3(row_fu_102_reg[2]),
        .O(select_ln78_1_fu_377_p3[2]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \row_fu_102[3]_i_1 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .O(select_ln78_1_fu_377_p3[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \row_fu_102[4]_i_1 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .I5(row_fu_102_reg[4]),
        .O(select_ln78_1_fu_377_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \row_fu_102[4]_i_2 
       (.I0(\col_fu_98_reg_n_0_[0] ),
        .I1(select_ln78_fu_369_p3[1]),
        .I2(\col_fu_98_reg_n_0_[4] ),
        .I3(\col_fu_98_reg_n_0_[2] ),
        .I4(select_ln78_fu_369_p3[3]),
        .O(\row_fu_102[4]_i_2_n_0 ));
  FDRE \row_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln78_1_fu_377_p3[0]),
        .Q(row_fu_102_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln78_1_fu_377_p3[1]),
        .Q(row_fu_102_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln78_1_fu_377_p3[2]),
        .Q(row_fu_102_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln78_1_fu_377_p3[3]),
        .Q(row_fu_102_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln78_1_fu_377_p3[4]),
        .Q(row_fu_102_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT6 #(
    .INIT(64'hFFE2FFFFFFE20000)) 
    \select_ln606_reg_593[0]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(icmp_ln620_reg_578),
        .I2(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I3(\select_ln606_reg_593[0]_i_3_n_0 ),
        .I4(and_ln616_reg_568_pp0_iter3_reg),
        .I5(\select_ln617_reg_583_reg_n_0_[0] ),
        .O(select_ln616_fu_455_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln606_reg_593[0]_i_2 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[53]),
        .I1(\select_ln606_reg_593[0]_i_4_n_0 ),
        .O(\select_ln606_reg_593[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h88888000)) 
    \select_ln606_reg_593[0]_i_3 
       (.I0(icmp_ln620_reg_578),
        .I1(\select_ln606_reg_593[0]_i_4_n_0 ),
        .I2(\select_ln606_reg_593[1]_i_3_n_0 ),
        .I3(sext_ln616_reg_573[0]),
        .I4(\select_ln606_reg_593[0]_i_5_n_0 ),
        .O(\select_ln606_reg_593[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln606_reg_593[0]_i_4 
       (.I0(sext_ln616_reg_573[8]),
        .I1(sext_ln616_reg_573[9]),
        .I2(sext_ln616_reg_573[6]),
        .I3(sext_ln616_reg_573[7]),
        .I4(sext_ln616_reg_573[11]),
        .I5(sext_ln616_reg_573[10]),
        .O(\select_ln606_reg_593[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \select_ln606_reg_593[0]_i_5 
       (.I0(\select_ln606_reg_593[2]_i_4_n_0 ),
        .I1(\select_ln606_reg_593[0]_i_6_n_0 ),
        .I2(sext_ln616_reg_573[0]),
        .I3(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[0]_i_6 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[0]_i_7_n_0 ),
        .I2(\select_ln606_reg_593[8]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[4]_i_5_n_0 ),
        .O(\select_ln606_reg_593[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[0]_i_7 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[0]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[32]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[48]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[16]),
        .O(\select_ln606_reg_593[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[10]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[10] ),
        .I2(\select_ln606_reg_593[10]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[10]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[10]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[11]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[10]_i_3 
       (.I0(\select_ln606_reg_593[12]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[10]_i_4_n_0 ),
        .O(\select_ln606_reg_593[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[10]_i_4 
       (.I0(\select_ln606_reg_593[22]_i_6_n_0 ),
        .I1(\select_ln606_reg_593[14]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[18]_i_5_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[10]_i_5_n_0 ),
        .O(\select_ln606_reg_593[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[10]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[10]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[42]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[26]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[11]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[11] ),
        .I2(\select_ln606_reg_593[11]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[11]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[11]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[12]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[11]_i_3 
       (.I0(\select_ln606_reg_593[13]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[11]_i_4_n_0 ),
        .O(\select_ln606_reg_593[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[11]_i_4 
       (.I0(\select_ln606_reg_593[19]_i_7_n_0 ),
        .I1(\select_ln606_reg_593[15]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[19]_i_8_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[11]_i_5_n_0 ),
        .O(\select_ln606_reg_593[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[11]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[11]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[43]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[27]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[12]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[12] ),
        .I2(\select_ln606_reg_593[12]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[12]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[12]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[13]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[12]_i_3 
       (.I0(\select_ln606_reg_593[14]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[12]_i_4_n_0 ),
        .O(\select_ln606_reg_593[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[12]_i_4 
       (.I0(\select_ln606_reg_593[20]_i_7_n_0 ),
        .I1(\select_ln606_reg_593[16]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[20]_i_8_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[12]_i_5_n_0 ),
        .O(\select_ln606_reg_593[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[12]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[12]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[44]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[28]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[13]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[13] ),
        .I2(\select_ln606_reg_593[13]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[13]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[13]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[14]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[13]_i_3 
       (.I0(\select_ln606_reg_593[15]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[13]_i_4_n_0 ),
        .O(\select_ln606_reg_593[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[13]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_21_n_0 ),
        .I1(\select_ln606_reg_593[17]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[21]_i_5_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[13]_i_5_n_0 ),
        .O(\select_ln606_reg_593[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[13]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[13]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[45]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[29]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[14]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[14] ),
        .I2(\select_ln606_reg_593[14]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[14]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[14]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[15]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[14]_i_3 
       (.I0(\select_ln606_reg_593[16]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[14]_i_4_n_0 ),
        .O(\select_ln606_reg_593[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[14]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_15_n_0 ),
        .I1(\select_ln606_reg_593[18]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[22]_i_6_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[14]_i_5_n_0 ),
        .O(\select_ln606_reg_593[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[14]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[14]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[46]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[30]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[15]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[15] ),
        .I2(\select_ln606_reg_593[15]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[15]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[15]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[16]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[15]_i_3 
       (.I0(\select_ln606_reg_593[17]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[15]_i_4_n_0 ),
        .O(\select_ln606_reg_593[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[15]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_18_n_0 ),
        .I1(\select_ln606_reg_593[19]_i_8_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[19]_i_7_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[15]_i_5_n_0 ),
        .O(\select_ln606_reg_593[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[15]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[15]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[47]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[31]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[16]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[16] ),
        .I2(\select_ln606_reg_593[16]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[16]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[16]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[17]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[16]_i_3 
       (.I0(\select_ln606_reg_593[18]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[16]_i_4_n_0 ),
        .O(\select_ln606_reg_593[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[16]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_16_n_0 ),
        .I1(\select_ln606_reg_593[20]_i_8_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[20]_i_7_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[16]_i_5_n_0 ),
        .O(\select_ln606_reg_593[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[16]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[32]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[48]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[16]),
        .O(\select_ln606_reg_593[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[17]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[17] ),
        .I2(\select_ln606_reg_593[17]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[17]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[17]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[18]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[17]_i_3 
       (.I0(\select_ln606_reg_593[19]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[19]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[17]_i_4_n_0 ),
        .O(\select_ln606_reg_593[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[17]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_22_n_0 ),
        .I1(\select_ln606_reg_593[21]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[23]_i_21_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[17]_i_5_n_0 ),
        .O(\select_ln606_reg_593[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[17]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[33]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[49]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[17]),
        .O(\select_ln606_reg_593[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[18]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[18] ),
        .I2(\select_ln606_reg_593[18]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[18]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[18]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[19]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[18]_i_3 
       (.I0(\select_ln606_reg_593[20]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[20]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[18]_i_4_n_0 ),
        .O(\select_ln606_reg_593[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[18]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_13_n_0 ),
        .I1(\select_ln606_reg_593[22]_i_6_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[23]_i_15_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[18]_i_5_n_0 ),
        .O(\select_ln606_reg_593[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[18]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[34]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[50]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[18]),
        .O(\select_ln606_reg_593[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[19]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[19] ),
        .I2(\select_ln606_reg_593[19]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[19]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[19]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[20]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \select_ln606_reg_593[19]_i_3 
       (.I0(\select_ln606_reg_593[19]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[19]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_11_n_0 ),
        .I4(\select_ln606_reg_593[21]_i_4_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[19]_i_4 
       (.I0(\select_ln606_reg_593[19]_i_6_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[19]_i_7_n_0 ),
        .O(\select_ln606_reg_593[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[19]_i_5 
       (.I0(\select_ln606_reg_593[23]_i_18_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[19]_i_8_n_0 ),
        .O(\select_ln606_reg_593[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[19]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[47]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[31]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[19]_i_7 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[39]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[23]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[19]_i_8 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[35]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[51]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[19]),
        .O(\select_ln606_reg_593[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[1]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[1] ),
        .I2(\select_ln606_reg_593[1]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[1]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[1]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[2]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[1]_i_3 
       (.I0(\select_ln606_reg_593[3]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[1]_i_4_n_0 ),
        .O(\select_ln606_reg_593[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[1]_i_4 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[1]_i_5_n_0 ),
        .I2(\select_ln606_reg_593[9]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[5]_i_5_n_0 ),
        .O(\select_ln606_reg_593[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[1]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[1]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[33]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[49]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[17]),
        .O(\select_ln606_reg_593[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[20]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[20] ),
        .I2(\select_ln606_reg_593[20]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[20]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[20]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[21]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \select_ln606_reg_593[20]_i_3 
       (.I0(\select_ln606_reg_593[20]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[20]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_8_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_5_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[20]_i_4 
       (.I0(\select_ln606_reg_593[20]_i_6_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[20]_i_7_n_0 ),
        .O(\select_ln606_reg_593[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[20]_i_5 
       (.I0(\select_ln606_reg_593[23]_i_16_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[20]_i_8_n_0 ),
        .O(\select_ln606_reg_593[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[20]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[48]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[32]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[20]_i_7 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[40]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[24]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[20]_i_8 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[36]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[52]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[20]),
        .O(\select_ln606_reg_593[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[21]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[21] ),
        .I2(\select_ln606_reg_593[21]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[21]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[21]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[22]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[21]_i_3 
       (.I0(\select_ln606_reg_593[23]_i_11_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[21]_i_4_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_10_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[21]_i_4 
       (.I0(\select_ln606_reg_593[23]_i_22_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[21]_i_5_n_0 ),
        .O(\select_ln606_reg_593[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[21]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[37]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[21]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[22]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[22] ),
        .I2(\select_ln606_reg_593[22]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[22]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[22]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_5_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[22]_i_3 
       (.I0(\select_ln606_reg_593[23]_i_8_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[22]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_9_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln606_reg_593[22]_i_4 
       (.I0(\select_ln606_reg_593[0]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[0]),
        .O(\select_ln606_reg_593[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[22]_i_5 
       (.I0(\select_ln606_reg_593[23]_i_13_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[22]_i_6_n_0 ),
        .O(\select_ln606_reg_593[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[22]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[38]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[22]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln606_reg_593[23]_i_1 
       (.I0(icmp_ln606_reg_538_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(select_ln606_reg_593));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \select_ln606_reg_593[23]_i_10 
       (.I0(\select_ln606_reg_593[19]_i_4_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_18_n_0 ),
        .I2(\select_ln606_reg_593[23]_i_19_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(sext_ln616_reg_573[3]),
        .O(\select_ln606_reg_593[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[23]_i_11 
       (.I0(\select_ln606_reg_593[23]_i_20_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[23]_i_21_n_0 ),
        .O(\select_ln606_reg_593[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFCAA00AA30AA)) 
    \select_ln606_reg_593[23]_i_12 
       (.I0(\select_ln606_reg_593[23]_i_22_n_0 ),
        .I1(sext_ln616_reg_573[5]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[37]),
        .I3(sext_ln616_reg_573[3]),
        .I4(sext_ln616_reg_573[4]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_13 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[46]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[30]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_14 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[50]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[34]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_15 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[42]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[26]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_16 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[44]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[28]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_17 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[52]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[36]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_18 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[43]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[27]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_19 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[51]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[35]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4F40)) 
    \select_ln606_reg_593[23]_i_2 
       (.I0(icmp_ln620_reg_578),
        .I1(select_ln623_fu_440_p30),
        .I2(and_ln616_reg_568_pp0_iter3_reg),
        .I3(\select_ln617_reg_583_reg_n_0_[23] ),
        .I4(\select_ln606_reg_593[23]_i_3_n_0 ),
        .O(select_ln616_fu_455_p3[23]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_20 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[49]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[33]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_21 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[41]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[25]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_22 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[45]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[29]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888808080)) 
    \select_ln606_reg_593[23]_i_3 
       (.I0(icmp_ln620_reg_578),
        .I1(and_ln616_reg_568_pp0_iter3_reg),
        .I2(\select_ln606_reg_593[23]_i_4_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_5_n_0 ),
        .I4(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I5(\select_ln606_reg_593[0]_i_2_n_0 ),
        .O(\select_ln606_reg_593[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \select_ln606_reg_593[23]_i_4 
       (.I0(\select_ln606_reg_593[22]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(sext_ln616_reg_573[1]),
        .I3(\select_ln606_reg_593[23]_i_7_n_0 ),
        .I4(\select_ln606_reg_593[23]_i_8_n_0 ),
        .I5(\select_ln606_reg_593[23]_i_9_n_0 ),
        .O(\select_ln606_reg_593[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \select_ln606_reg_593[23]_i_5 
       (.I0(\select_ln606_reg_593[23]_i_10_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_11_n_0 ),
        .I2(\select_ln606_reg_593[23]_i_12_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(sext_ln616_reg_573[2]),
        .O(\select_ln606_reg_593[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln606_reg_593[23]_i_6 
       (.I0(\select_ln606_reg_593[0]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[0]),
        .O(\select_ln606_reg_593[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFCAA00AA30AA)) 
    \select_ln606_reg_593[23]_i_7 
       (.I0(\select_ln606_reg_593[23]_i_13_n_0 ),
        .I1(sext_ln616_reg_573[5]),
        .I2(man_V_4_reg_545_pp0_iter3_reg[38]),
        .I3(sext_ln616_reg_573[3]),
        .I4(sext_ln616_reg_573[4]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[23]_i_8 
       (.I0(\select_ln606_reg_593[23]_i_14_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[23]_i_15_n_0 ),
        .O(\select_ln606_reg_593[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \select_ln606_reg_593[23]_i_9 
       (.I0(\select_ln606_reg_593[20]_i_4_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_16_n_0 ),
        .I2(\select_ln606_reg_593[23]_i_17_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(sext_ln616_reg_573[3]),
        .O(\select_ln606_reg_593[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[2]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[2] ),
        .I2(\select_ln606_reg_593[2]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[2]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[2]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[3]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[2]_i_3 
       (.I0(\select_ln606_reg_593[4]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[4]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[2]_i_4_n_0 ),
        .O(\select_ln606_reg_593[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[2]_i_4 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[2]_i_5_n_0 ),
        .I2(\select_ln606_reg_593[10]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[6]_i_5_n_0 ),
        .O(\select_ln606_reg_593[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[2]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[2]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[34]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[50]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[18]),
        .O(\select_ln606_reg_593[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[3]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[3] ),
        .I2(\select_ln606_reg_593[3]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[3]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[3]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[4]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[3]_i_3 
       (.I0(\select_ln606_reg_593[5]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[5]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[3]_i_4_n_0 ),
        .O(\select_ln606_reg_593[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[3]_i_4 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[3]_i_5_n_0 ),
        .I2(\select_ln606_reg_593[11]_i_5_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[7]_i_5_n_0 ),
        .O(\select_ln606_reg_593[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[3]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[3]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[35]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[51]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[19]),
        .O(\select_ln606_reg_593[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[4]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[4] ),
        .I2(\select_ln606_reg_593[4]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[4]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[4]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[5]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \select_ln606_reg_593[4]_i_3 
       (.I0(\select_ln606_reg_593[4]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[4]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[6]_i_4_n_0 ),
        .I4(\select_ln606_reg_593[6]_i_5_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[4]_i_4 
       (.I0(\select_ln606_reg_593[16]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[8]_i_5_n_0 ),
        .O(\select_ln606_reg_593[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[4]_i_5 
       (.I0(\select_ln606_reg_593[12]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[4]_i_6_n_0 ),
        .O(\select_ln606_reg_593[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[4]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[4]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[36]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[52]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[20]),
        .O(\select_ln606_reg_593[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[5]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[5] ),
        .I2(\select_ln606_reg_593[5]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[5]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[5]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[6]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \select_ln606_reg_593[5]_i_3 
       (.I0(\select_ln606_reg_593[7]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[7]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[5]_i_4_n_0 ),
        .I4(\select_ln606_reg_593[5]_i_5_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[5]_i_4 
       (.I0(\select_ln606_reg_593[17]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[9]_i_5_n_0 ),
        .O(\select_ln606_reg_593[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[5]_i_5 
       (.I0(\select_ln606_reg_593[13]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[5]_i_6_n_0 ),
        .O(\select_ln606_reg_593[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[5]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[5]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[37]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[21]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[6]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[6] ),
        .I2(\select_ln606_reg_593[6]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[6]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[6]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[7]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[6]_i_3 
       (.I0(\select_ln606_reg_593[6]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[6]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[8]_i_4_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[6]_i_4 
       (.I0(\select_ln606_reg_593[18]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[10]_i_5_n_0 ),
        .O(\select_ln606_reg_593[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[6]_i_5 
       (.I0(\select_ln606_reg_593[14]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[6]_i_6_n_0 ),
        .O(\select_ln606_reg_593[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[6]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[6]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[38]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[22]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[7]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[7] ),
        .I2(\select_ln606_reg_593[7]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[7]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[7]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[8]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[7]_i_3 
       (.I0(\select_ln606_reg_593[7]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[7]_i_5_n_0 ),
        .I3(\select_ln606_reg_593[9]_i_4_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[7]_i_4 
       (.I0(\select_ln606_reg_593[19]_i_8_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[11]_i_5_n_0 ),
        .O(\select_ln606_reg_593[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[7]_i_5 
       (.I0(\select_ln606_reg_593[15]_i_5_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[7]_i_6_n_0 ),
        .O(\select_ln606_reg_593[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[7]_i_6 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[7]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[39]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[23]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[8]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[8] ),
        .I2(\select_ln606_reg_593[8]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[8]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[8]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[9]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[8]_i_3 
       (.I0(\select_ln606_reg_593[10]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[8]_i_4_n_0 ),
        .O(\select_ln606_reg_593[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[8]_i_4 
       (.I0(\select_ln606_reg_593[20]_i_8_n_0 ),
        .I1(\select_ln606_reg_593[12]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[16]_i_5_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[8]_i_5_n_0 ),
        .O(\select_ln606_reg_593[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[8]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[8]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[40]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[24]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[9]_i_1 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[9] ),
        .I2(\select_ln606_reg_593[9]_i_2_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[9]_i_2 
       (.I0(\select_ln606_reg_593[0]_i_2_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6_n_0 ),
        .I2(\select_ln606_reg_593[9]_i_3_n_0 ),
        .I3(\select_ln606_reg_593[10]_i_3_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4_n_0 ),
        .O(\select_ln606_reg_593[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[9]_i_3 
       (.I0(\select_ln606_reg_593[11]_i_4_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[9]_i_4_n_0 ),
        .O(\select_ln606_reg_593[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[9]_i_4 
       (.I0(\select_ln606_reg_593[21]_i_5_n_0 ),
        .I1(\select_ln606_reg_593[13]_i_5_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[17]_i_5_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[9]_i_5_n_0 ),
        .O(\select_ln606_reg_593[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[9]_i_5 
       (.I0(man_V_4_reg_545_pp0_iter3_reg[9]),
        .I1(man_V_4_reg_545_pp0_iter3_reg[41]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_4_reg_545_pp0_iter3_reg[25]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_4_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[9]_i_5_n_0 ));
  FDRE \select_ln606_reg_593_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[0]),
        .Q(\select_ln606_reg_593_reg[23]_0 [0]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[10]),
        .Q(\select_ln606_reg_593_reg[23]_0 [10]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[11]),
        .Q(\select_ln606_reg_593_reg[23]_0 [11]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[12]),
        .Q(\select_ln606_reg_593_reg[23]_0 [12]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[13]),
        .Q(\select_ln606_reg_593_reg[23]_0 [13]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[14]),
        .Q(\select_ln606_reg_593_reg[23]_0 [14]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[15]),
        .Q(\select_ln606_reg_593_reg[23]_0 [15]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[16]),
        .Q(\select_ln606_reg_593_reg[23]_0 [16]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[17]),
        .Q(\select_ln606_reg_593_reg[23]_0 [17]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[18]),
        .Q(\select_ln606_reg_593_reg[23]_0 [18]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[19]),
        .Q(\select_ln606_reg_593_reg[23]_0 [19]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[1]),
        .Q(\select_ln606_reg_593_reg[23]_0 [1]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[20]),
        .Q(\select_ln606_reg_593_reg[23]_0 [20]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[21]),
        .Q(\select_ln606_reg_593_reg[23]_0 [21]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[22]),
        .Q(\select_ln606_reg_593_reg[23]_0 [22]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[23]),
        .Q(\select_ln606_reg_593_reg[23]_0 [23]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[2]),
        .Q(\select_ln606_reg_593_reg[23]_0 [2]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[3]),
        .Q(\select_ln606_reg_593_reg[23]_0 [3]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[4]),
        .Q(\select_ln606_reg_593_reg[23]_0 [4]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[5]),
        .Q(\select_ln606_reg_593_reg[23]_0 [5]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[6]),
        .Q(\select_ln606_reg_593_reg[23]_0 [6]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[7]),
        .Q(\select_ln606_reg_593_reg[23]_0 [7]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[8]),
        .Q(\select_ln606_reg_593_reg[23]_0 [8]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[9]),
        .Q(\select_ln606_reg_593_reg[23]_0 [9]),
        .R(select_ln606_reg_593));
  LUT6 #(
    .INIT(64'h202020202020EF20)) 
    \select_ln617_reg_583[0]_i_1 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(icmp_ln606_reg_538_pp0_iter2_reg),
        .I2(icmp_ln617_reg_557),
        .I3(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[1]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[0]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[10]_i_1 
       (.I0(trunc_ln618_reg_562[10]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[11]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[10]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[10]_i_2 
       (.I0(\select_ln617_reg_583[10]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[12]_i_3_n_0 ),
        .O(\select_ln617_reg_583[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \select_ln617_reg_583[10]_i_3 
       (.I0(trunc_ln618_reg_562[3]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[3]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[7]),
        .O(\select_ln617_reg_583[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[11]_i_1 
       (.I0(trunc_ln618_reg_562[11]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[12]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[11]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[11]_i_2 
       (.I0(\select_ln617_reg_583[11]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[13]_i_3_n_0 ),
        .O(\select_ln617_reg_583[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \select_ln617_reg_583[11]_i_3 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(trunc_ln618_reg_562[8]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[4]),
        .I4(sh_amt_reg_550[3]),
        .I5(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[12]_i_1 
       (.I0(trunc_ln618_reg_562[12]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[13]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[12]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[12]_i_2 
       (.I0(\select_ln617_reg_583[12]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[14]_i_3_n_0 ),
        .O(\select_ln617_reg_583[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \select_ln617_reg_583[12]_i_3 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(sh_amt_reg_550[2]),
        .I2(trunc_ln618_reg_562[1]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(trunc_ln618_reg_562[9]),
        .O(\select_ln617_reg_583[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[13]_i_1 
       (.I0(trunc_ln618_reg_562[13]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[14]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[13]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[13]_i_2 
       (.I0(\select_ln617_reg_583[13]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[15]_i_3_n_0 ),
        .O(\select_ln617_reg_583[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \select_ln617_reg_583[13]_i_3 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(sh_amt_reg_550[2]),
        .I2(trunc_ln618_reg_562[2]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(trunc_ln618_reg_562[10]),
        .O(\select_ln617_reg_583[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[14]_i_1 
       (.I0(trunc_ln618_reg_562[14]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[15]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[14]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[14]_i_2 
       (.I0(\select_ln617_reg_583[14]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[16]_i_3_n_0 ),
        .O(\select_ln617_reg_583[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \select_ln617_reg_583[14]_i_3 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(sh_amt_reg_550[2]),
        .I2(trunc_ln618_reg_562[3]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(trunc_ln618_reg_562[11]),
        .O(\select_ln617_reg_583[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[15]_i_1 
       (.I0(trunc_ln618_reg_562[15]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[16]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[15]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \select_ln617_reg_583[15]_i_2 
       (.I0(\select_ln617_reg_583[15]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[17]_i_3_n_0 ),
        .O(\select_ln617_reg_583[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFF47FF47)) 
    \select_ln617_reg_583[15]_i_3 
       (.I0(trunc_ln618_reg_562[4]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[12]),
        .I3(sh_amt_reg_550[4]),
        .I4(\select_ln617_reg_583[15]_i_4_n_0 ),
        .I5(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[15]_i_4 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[8]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[16]_i_1 
       (.I0(trunc_ln618_reg_562[16]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[16]_i_2_n_0 ),
        .I5(\select_ln617_reg_583[17]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \select_ln617_reg_583[16]_i_2 
       (.I0(\select_ln617_reg_583[16]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[18]_i_3_n_0 ),
        .O(\select_ln617_reg_583[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F70000F4F7FFFF)) 
    \select_ln617_reg_583[16]_i_3 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[9]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[16]_i_4_n_0 ),
        .O(\select_ln617_reg_583[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[16]_i_4 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[13]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[17]_i_1 
       (.I0(trunc_ln618_reg_562[17]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[18]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[17]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[17]_i_2 
       (.I0(\select_ln617_reg_583[17]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[19]_i_3_n_0 ),
        .O(\select_ln617_reg_583[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \select_ln617_reg_583[17]_i_3 
       (.I0(trunc_ln618_reg_562[2]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[10]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[17]_i_4_n_0 ),
        .O(\select_ln617_reg_583[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[17]_i_4 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[14]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[18]_i_1 
       (.I0(trunc_ln618_reg_562[18]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[19]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[18]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[18]_i_2 
       (.I0(\select_ln617_reg_583[18]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[20]_i_3_n_0 ),
        .O(\select_ln617_reg_583[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \select_ln617_reg_583[18]_i_3 
       (.I0(trunc_ln618_reg_562[3]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[11]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[18]_i_4_n_0 ),
        .O(\select_ln617_reg_583[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[18]_i_4 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[15]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[19]_i_1 
       (.I0(trunc_ln618_reg_562[19]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[20]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[19]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[19]_i_2 
       (.I0(\select_ln617_reg_583[19]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[21]_i_3_n_0 ),
        .O(\select_ln617_reg_583[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[19]_i_3 
       (.I0(trunc_ln618_reg_562[4]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[12]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_9_n_0 ),
        .O(\select_ln617_reg_583[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[1]_i_1 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[2]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[1]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \select_ln617_reg_583[1]_i_2 
       (.I0(sh_amt_reg_550[1]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[0]),
        .I4(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[20]_i_1 
       (.I0(trunc_ln618_reg_562[20]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[21]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[20]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[20]_i_2 
       (.I0(\select_ln617_reg_583[20]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[22]_i_3_n_0 ),
        .O(\select_ln617_reg_583[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[20]_i_3 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[13]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_16_n_0 ),
        .O(\select_ln617_reg_583[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[21]_i_1 
       (.I0(trunc_ln618_reg_562[21]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[22]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[21]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[21]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln617_reg_583[21]_i_2 
       (.I0(\select_ln617_reg_583[23]_i_9_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_10_n_0 ),
        .I3(\select_ln617_reg_583[21]_i_3_n_0 ),
        .I4(sh_amt_reg_550[1]),
        .O(\select_ln617_reg_583[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[21]_i_3 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[14]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_11_n_0 ),
        .O(\select_ln617_reg_583[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[22]_i_1 
       (.I0(trunc_ln618_reg_562[22]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[23]_i_6_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[22]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[22]_i_2 
       (.I0(\select_ln617_reg_583[22]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[23]_i_15_n_0 ),
        .O(\select_ln617_reg_583[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[22]_i_3 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[15]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_13_n_0 ),
        .O(\select_ln617_reg_583[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0400000004040404)) 
    \select_ln617_reg_583[23]_i_1 
       (.I0(and_ln616_reg_568),
        .I1(\sext_ln616_reg_573_reg[0]_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(\select_ln617_reg_583[23]_i_5_n_0 ),
        .O(select_ln617_reg_583));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_10 
       (.I0(trunc_ln618_reg_562[12]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[4]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[20]),
        .O(\select_ln617_reg_583[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_11 
       (.I0(trunc_ln618_reg_562[10]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[2]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[18]),
        .O(\select_ln617_reg_583[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_12 
       (.I0(trunc_ln618_reg_562[14]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[6]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[22]),
        .O(\select_ln617_reg_583[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_13 
       (.I0(trunc_ln618_reg_562[11]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[3]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[19]),
        .O(\select_ln617_reg_583[23]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_14 
       (.I0(trunc_ln618_reg_562[15]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[7]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[23]),
        .O(\select_ln617_reg_583[23]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[23]_i_15 
       (.I0(\select_ln617_reg_583[23]_i_16_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_17_n_0 ),
        .O(\select_ln617_reg_583[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_16 
       (.I0(trunc_ln618_reg_562[9]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[1]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[17]),
        .O(\select_ln617_reg_583[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_17 
       (.I0(trunc_ln618_reg_562[13]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[5]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[21]),
        .O(\select_ln617_reg_583[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    \select_ln617_reg_583[23]_i_3 
       (.I0(trunc_ln618_reg_562[23]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(\select_ln617_reg_583[23]_i_6_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[23]_i_7_n_0 ),
        .O(select_ln617_fu_344_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln617_reg_583[23]_i_4 
       (.I0(icmp_ln617_reg_557),
        .I1(icmp_ln606_reg_538_pp0_iter2_reg),
        .O(\select_ln617_reg_583[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln617_reg_583[23]_i_5 
       (.I0(sh_amt_reg_550[5]),
        .I1(\select_ln617_reg_583[23]_i_8_n_0 ),
        .O(\select_ln617_reg_583[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \select_ln617_reg_583[23]_i_6 
       (.I0(\select_ln617_reg_583[23]_i_9_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_10_n_0 ),
        .I3(sh_amt_reg_550[1]),
        .I4(\select_ln617_reg_583[23]_i_11_n_0 ),
        .I5(\select_ln617_reg_583[23]_i_12_n_0 ),
        .O(\select_ln617_reg_583[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \select_ln617_reg_583[23]_i_7 
       (.I0(\select_ln617_reg_583[23]_i_13_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_14_n_0 ),
        .I3(\select_ln617_reg_583[23]_i_15_n_0 ),
        .I4(sh_amt_reg_550[1]),
        .I5(sh_amt_reg_550[0]),
        .O(\select_ln617_reg_583[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln617_reg_583[23]_i_8 
       (.I0(sh_amt_reg_550[6]),
        .I1(sh_amt_reg_550[8]),
        .I2(sh_amt_reg_550[11]),
        .I3(sh_amt_reg_550[7]),
        .I4(sh_amt_reg_550[10]),
        .I5(sh_amt_reg_550[9]),
        .O(\select_ln617_reg_583[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_9 
       (.I0(trunc_ln618_reg_562[8]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[0]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[16]),
        .O(\select_ln617_reg_583[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[2]_i_1 
       (.I0(trunc_ln618_reg_562[2]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[2]_i_2_n_0 ),
        .I5(\select_ln617_reg_583[3]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[2]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \select_ln617_reg_583[2]_i_2 
       (.I0(sh_amt_reg_550[1]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[1]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACA0A0A0ACA0ACAC)) 
    \select_ln617_reg_583[3]_i_1 
       (.I0(trunc_ln618_reg_562[3]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(\select_ln617_reg_583[3]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[4]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[3]));
  LUT6 #(
    .INIT(64'h0000020200000300)) 
    \select_ln617_reg_583[3]_i_2 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[2]),
        .I4(sh_amt_reg_550[3]),
        .I5(sh_amt_reg_550[1]),
        .O(\select_ln617_reg_583[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[4]_i_1 
       (.I0(trunc_ln618_reg_562[4]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[4]_i_2_n_0 ),
        .I5(\select_ln617_reg_583[5]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \select_ln617_reg_583[4]_i_2 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(sh_amt_reg_550[1]),
        .I2(sh_amt_reg_550[2]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[3]),
        .I5(sh_amt_reg_550[3]),
        .O(\select_ln617_reg_583[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0AC)) 
    \select_ln617_reg_583[5]_i_1 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[6]_i_2_n_0 ),
        .I5(\select_ln617_reg_583[5]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[5]));
  LUT6 #(
    .INIT(64'h001000100000FFFF)) 
    \select_ln617_reg_583[5]_i_2 
       (.I0(sh_amt_reg_550[2]),
        .I1(sh_amt_reg_550[4]),
        .I2(trunc_ln618_reg_562[2]),
        .I3(sh_amt_reg_550[3]),
        .I4(\select_ln617_reg_583[7]_i_3_n_0 ),
        .I5(sh_amt_reg_550[1]),
        .O(\select_ln617_reg_583[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[6]_i_1 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[7]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[6]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[6]));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \select_ln617_reg_583[6]_i_2 
       (.I0(sh_amt_reg_550[2]),
        .I1(sh_amt_reg_550[4]),
        .I2(trunc_ln618_reg_562[3]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[1]),
        .I5(\select_ln617_reg_583[8]_i_3_n_0 ),
        .O(\select_ln617_reg_583[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[7]_i_1 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I3(\select_ln617_reg_583[8]_i_2_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[7]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[7]_i_2 
       (.I0(\select_ln617_reg_583[7]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[9]_i_3_n_0 ),
        .O(\select_ln617_reg_583[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \select_ln617_reg_583[7]_i_3 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[3]),
        .I3(trunc_ln618_reg_562[4]),
        .I4(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[8]_i_1 
       (.I0(trunc_ln618_reg_562[8]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[8]_i_2_n_0 ),
        .I5(\select_ln617_reg_583[9]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[8]_i_2 
       (.I0(\select_ln617_reg_583[8]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[10]_i_3_n_0 ),
        .O(\select_ln617_reg_583[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \select_ln617_reg_583[8]_i_3 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[3]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[5]),
        .O(\select_ln617_reg_583[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0AC)) 
    \select_ln617_reg_583[9]_i_1 
       (.I0(trunc_ln618_reg_562[9]),
        .I1(\select_ln617_reg_583[23]_i_5_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[10]_i_2_n_0 ),
        .I5(\select_ln617_reg_583[9]_i_2_n_0 ),
        .O(select_ln617_fu_344_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln617_reg_583[9]_i_2 
       (.I0(\select_ln617_reg_583[9]_i_3_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[11]_i_3_n_0 ),
        .O(\select_ln617_reg_583[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFDFDFCFF)) 
    \select_ln617_reg_583[9]_i_3 
       (.I0(trunc_ln618_reg_562[2]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[6]),
        .I4(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[9]_i_3_n_0 ));
  FDRE \select_ln617_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[0]),
        .Q(\select_ln617_reg_583_reg_n_0_[0] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[10] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[10]),
        .Q(\select_ln617_reg_583_reg_n_0_[10] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[11] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[11]),
        .Q(\select_ln617_reg_583_reg_n_0_[11] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[12] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[12]),
        .Q(\select_ln617_reg_583_reg_n_0_[12] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[13] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[13]),
        .Q(\select_ln617_reg_583_reg_n_0_[13] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[14] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[14]),
        .Q(\select_ln617_reg_583_reg_n_0_[14] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[15] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[15]),
        .Q(\select_ln617_reg_583_reg_n_0_[15] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[16] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[16]),
        .Q(\select_ln617_reg_583_reg_n_0_[16] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[17] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[17]),
        .Q(\select_ln617_reg_583_reg_n_0_[17] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[18] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[18]),
        .Q(\select_ln617_reg_583_reg_n_0_[18] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[19] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[19]),
        .Q(\select_ln617_reg_583_reg_n_0_[19] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[1]),
        .Q(\select_ln617_reg_583_reg_n_0_[1] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[20] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[20]),
        .Q(\select_ln617_reg_583_reg_n_0_[20] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[21] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[21]),
        .Q(\select_ln617_reg_583_reg_n_0_[21] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[22] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[22]),
        .Q(\select_ln617_reg_583_reg_n_0_[22] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[23] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[23]),
        .Q(\select_ln617_reg_583_reg_n_0_[23] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[2]),
        .Q(\select_ln617_reg_583_reg_n_0_[2] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[3]),
        .Q(\select_ln617_reg_583_reg_n_0_[3] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[4]),
        .Q(\select_ln617_reg_583_reg_n_0_[4] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[5]),
        .Q(\select_ln617_reg_583_reg_n_0_[5] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[6] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[6]),
        .Q(\select_ln617_reg_583_reg_n_0_[6] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[7] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[7]),
        .Q(\select_ln617_reg_583_reg_n_0_[7] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[8] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[8]),
        .Q(\select_ln617_reg_583_reg_n_0_[8] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[9] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[9]),
        .Q(\select_ln617_reg_583_reg_n_0_[9] ),
        .R(select_ln617_reg_583));
  FDRE \sext_ln616_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[0]),
        .Q(sext_ln616_reg_573[0]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[10] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[10]),
        .Q(sext_ln616_reg_573[10]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[11] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[11]),
        .Q(sext_ln616_reg_573[11]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[1] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[1]),
        .Q(sext_ln616_reg_573[1]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[2] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[2]),
        .Q(sext_ln616_reg_573[2]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[3] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[3]),
        .Q(sext_ln616_reg_573[3]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[4] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[4]),
        .Q(sext_ln616_reg_573[4]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[5] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[5]),
        .Q(sext_ln616_reg_573[5]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[6] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[6]),
        .Q(sext_ln616_reg_573[6]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[7] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[7]),
        .Q(sext_ln616_reg_573[7]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[8] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[8]),
        .Q(sext_ln616_reg_573[8]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[9] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[9]),
        .Q(sext_ln616_reg_573[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sh_amt_reg_550[0]_i_1 
       (.I0(exp_tmp_reg_528[0]),
        .I1(p_0_in3_in),
        .I2(sub_ln616_fu_263_p2[0]),
        .O(sh_amt_fu_269_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \sh_amt_reg_550[10]_i_1 
       (.I0(exp_tmp_reg_528[10]),
        .I1(\sh_amt_reg_550[11]_i_2_n_0 ),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[10]),
        .O(sh_amt_fu_269_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \sh_amt_reg_550[11]_i_1 
       (.I0(exp_tmp_reg_528[10]),
        .I1(\sh_amt_reg_550[11]_i_2_n_0 ),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[11]),
        .O(sh_amt_fu_269_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sh_amt_reg_550[11]_i_2 
       (.I0(exp_tmp_reg_528[6]),
        .I1(exp_tmp_reg_528[7]),
        .I2(\sh_amt_reg_550[8]_i_2_n_0 ),
        .I3(exp_tmp_reg_528[8]),
        .I4(exp_tmp_reg_528[9]),
        .O(\sh_amt_reg_550[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \sh_amt_reg_550[11]_i_4 
       (.I0(exp_tmp_reg_528[9]),
        .I1(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(exp_tmp_reg_528[8]),
        .I5(exp_tmp_reg_528[10]),
        .O(\sh_amt_reg_550[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sh_amt_reg_550[11]_i_5 
       (.I0(exp_tmp_reg_528[9]),
        .I1(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(exp_tmp_reg_528[8]),
        .I5(exp_tmp_reg_528[10]),
        .O(\sh_amt_reg_550[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sh_amt_reg_550[11]_i_6 
       (.I0(exp_tmp_reg_528[9]),
        .I1(exp_tmp_reg_528[8]),
        .I2(exp_tmp_reg_528[6]),
        .I3(exp_tmp_reg_528[7]),
        .I4(\and_ln616_reg_568[0]_i_16_n_0 ),
        .O(\sh_amt_reg_550[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \sh_amt_reg_550[11]_i_7 
       (.I0(exp_tmp_reg_528[6]),
        .I1(exp_tmp_reg_528[7]),
        .I2(\and_ln616_reg_568[0]_i_16_n_0 ),
        .I3(exp_tmp_reg_528[8]),
        .O(\sh_amt_reg_550[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_550[1]_i_1 
       (.I0(exp_tmp_reg_528[1]),
        .I1(exp_tmp_reg_528[0]),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[1]),
        .O(sh_amt_fu_269_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h95FF9500)) 
    \sh_amt_reg_550[2]_i_1 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[0]),
        .I2(exp_tmp_reg_528[1]),
        .I3(p_0_in3_in),
        .I4(sub_ln616_fu_263_p2[2]),
        .O(sh_amt_fu_269_p3[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \sh_amt_reg_550[3]_i_1 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[1]),
        .I2(exp_tmp_reg_528[0]),
        .I3(exp_tmp_reg_528[2]),
        .I4(p_0_in3_in),
        .I5(sub_ln616_fu_263_p2[3]),
        .O(sh_amt_fu_269_p3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \sh_amt_reg_550[3]_i_3 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[2]),
        .O(\sh_amt_reg_550[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_550[3]_i_4 
       (.I0(exp_tmp_reg_528[2]),
        .O(p_1_out[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \sh_amt_reg_550[3]_i_5 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[3]),
        .O(\sh_amt_reg_550[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_550[3]_i_6 
       (.I0(exp_tmp_reg_528[1]),
        .O(p_1_out[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sh_amt_reg_550[4]_i_1 
       (.I0(exp_tmp_reg_528[4]),
        .I1(\sh_amt_reg_550[5]_i_2_n_0 ),
        .I2(exp_tmp_reg_528[3]),
        .I3(p_0_in3_in),
        .I4(sub_ln616_fu_263_p2[4]),
        .O(sh_amt_fu_269_p3[4]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \sh_amt_reg_550[5]_i_1 
       (.I0(exp_tmp_reg_528[5]),
        .I1(\sh_amt_reg_550[5]_i_2_n_0 ),
        .I2(exp_tmp_reg_528[4]),
        .I3(exp_tmp_reg_528[3]),
        .I4(p_0_in3_in),
        .I5(sub_ln616_fu_263_p2[5]),
        .O(sh_amt_fu_269_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sh_amt_reg_550[5]_i_2 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[0]),
        .I2(exp_tmp_reg_528[1]),
        .O(\sh_amt_reg_550[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sh_amt_reg_550[6]_i_1 
       (.I0(exp_tmp_reg_528[6]),
        .I1(\sh_amt_reg_550[8]_i_2_n_0 ),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[6]),
        .O(sh_amt_fu_269_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sh_amt_reg_550[7]_i_1 
       (.I0(exp_tmp_reg_528[7]),
        .I1(\sh_amt_reg_550[8]_i_2_n_0 ),
        .I2(exp_tmp_reg_528[6]),
        .I3(p_0_in3_in),
        .I4(sub_ln616_fu_263_p2[7]),
        .O(sh_amt_fu_269_p3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA95959555)) 
    \sh_amt_reg_550[7]_i_3 
       (.I0(exp_tmp_reg_528[7]),
        .I1(exp_tmp_reg_528[5]),
        .I2(exp_tmp_reg_528[4]),
        .I3(exp_tmp_reg_528[2]),
        .I4(exp_tmp_reg_528[3]),
        .I5(exp_tmp_reg_528[6]),
        .O(\sh_amt_reg_550[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8880777F)) 
    \sh_amt_reg_550[7]_i_4 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[4]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[3]),
        .I4(exp_tmp_reg_528[6]),
        .O(\sh_amt_reg_550[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h57A8)) 
    \sh_amt_reg_550[7]_i_5 
       (.I0(exp_tmp_reg_528[4]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[3]),
        .I3(exp_tmp_reg_528[5]),
        .O(\sh_amt_reg_550[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \sh_amt_reg_550[7]_i_6 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[4]),
        .O(\sh_amt_reg_550[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \sh_amt_reg_550[8]_i_1 
       (.I0(exp_tmp_reg_528[8]),
        .I1(\sh_amt_reg_550[8]_i_2_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(p_0_in3_in),
        .I5(sub_ln616_fu_263_p2[8]),
        .O(sh_amt_fu_269_p3[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8000)) 
    \sh_amt_reg_550[8]_i_2 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[0]),
        .I3(exp_tmp_reg_528[1]),
        .I4(exp_tmp_reg_528[4]),
        .I5(exp_tmp_reg_528[3]),
        .O(\sh_amt_reg_550[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_550[9]_i_1 
       (.I0(\sh_amt_reg_550[9]_i_2_n_0 ),
        .I1(exp_tmp_reg_528[9]),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[9]),
        .O(sh_amt_fu_269_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sh_amt_reg_550[9]_i_2 
       (.I0(exp_tmp_reg_528[8]),
        .I1(\sh_amt_reg_550[8]_i_2_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .O(\sh_amt_reg_550[9]_i_2_n_0 ));
  FDRE \sh_amt_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[0]),
        .Q(sh_amt_reg_550[0]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[10]),
        .Q(sh_amt_reg_550[10]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[11]),
        .Q(sh_amt_reg_550[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_550_reg[11]_i_3 
       (.CI(\sh_amt_reg_550_reg[7]_i_2_n_0 ),
        .CO({\NLW_sh_amt_reg_550_reg[11]_i_3_CO_UNCONNECTED [3],\sh_amt_reg_550_reg[11]_i_3_n_1 ,\sh_amt_reg_550_reg[11]_i_3_n_2 ,\sh_amt_reg_550_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln616_fu_263_p2[11:8]),
        .S({\sh_amt_reg_550[11]_i_4_n_0 ,\sh_amt_reg_550[11]_i_5_n_0 ,\sh_amt_reg_550[11]_i_6_n_0 ,\sh_amt_reg_550[11]_i_7_n_0 }));
  FDRE \sh_amt_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[1]),
        .Q(sh_amt_reg_550[1]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[2]),
        .Q(sh_amt_reg_550[2]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[3]),
        .Q(sh_amt_reg_550[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_550_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\sh_amt_reg_550_reg[3]_i_2_n_0 ,\sh_amt_reg_550_reg[3]_i_2_n_1 ,\sh_amt_reg_550_reg[3]_i_2_n_2 ,\sh_amt_reg_550_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sh_amt_reg_550[3]_i_3_n_0 ,p_1_out[2],exp_tmp_reg_528[1],1'b0}),
        .O(sub_ln616_fu_263_p2[3:0]),
        .S({\sh_amt_reg_550[3]_i_5_n_0 ,exp_tmp_reg_528[2],p_1_out[1],exp_tmp_reg_528[0]}));
  FDRE \sh_amt_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[4]),
        .Q(sh_amt_reg_550[4]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[5]),
        .Q(sh_amt_reg_550[5]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[6]),
        .Q(sh_amt_reg_550[6]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[7]),
        .Q(sh_amt_reg_550[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_550_reg[7]_i_2 
       (.CI(\sh_amt_reg_550_reg[3]_i_2_n_0 ),
        .CO({\sh_amt_reg_550_reg[7]_i_2_n_0 ,\sh_amt_reg_550_reg[7]_i_2_n_1 ,\sh_amt_reg_550_reg[7]_i_2_n_2 ,\sh_amt_reg_550_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln616_fu_263_p2[7:4]),
        .S({\sh_amt_reg_550[7]_i_3_n_0 ,\sh_amt_reg_550[7]_i_4_n_0 ,\sh_amt_reg_550[7]_i_5_n_0 ,\sh_amt_reg_550[7]_i_6_n_0 }));
  FDRE \sh_amt_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[8]),
        .Q(sh_amt_reg_550[8]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[9]),
        .Q(sh_amt_reg_550[9]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[0]),
        .Q(zext_ln604_fu_228_p1[0]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[10]),
        .Q(zext_ln604_fu_228_p1[10]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[11]),
        .Q(zext_ln604_fu_228_p1[11]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[12]),
        .Q(zext_ln604_fu_228_p1[12]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[13]),
        .Q(zext_ln604_fu_228_p1[13]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[14]),
        .Q(zext_ln604_fu_228_p1[14]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[15]),
        .Q(zext_ln604_fu_228_p1[15]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[16]),
        .Q(zext_ln604_fu_228_p1[16]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[17]),
        .Q(zext_ln604_fu_228_p1[17]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[18]),
        .Q(zext_ln604_fu_228_p1[18]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[19]),
        .Q(zext_ln604_fu_228_p1[19]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[1]),
        .Q(zext_ln604_fu_228_p1[1]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[20]),
        .Q(zext_ln604_fu_228_p1[20]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[21]),
        .Q(zext_ln604_fu_228_p1[21]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[22]),
        .Q(zext_ln604_fu_228_p1[22]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[23]),
        .Q(zext_ln604_fu_228_p1[23]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[24] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[24]),
        .Q(zext_ln604_fu_228_p1[24]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[25] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[25]),
        .Q(zext_ln604_fu_228_p1[25]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[26] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[26]),
        .Q(zext_ln604_fu_228_p1[26]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[27] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[27]),
        .Q(zext_ln604_fu_228_p1[27]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[28] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[28]),
        .Q(zext_ln604_fu_228_p1[28]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[29] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[29]),
        .Q(zext_ln604_fu_228_p1[29]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[2]),
        .Q(zext_ln604_fu_228_p1[2]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[30] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[30]),
        .Q(zext_ln604_fu_228_p1[30]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[31] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[31]),
        .Q(zext_ln604_fu_228_p1[31]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[32] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[32]),
        .Q(zext_ln604_fu_228_p1[32]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[33] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[33]),
        .Q(zext_ln604_fu_228_p1[33]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[34] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[34]),
        .Q(zext_ln604_fu_228_p1[34]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[35] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[35]),
        .Q(zext_ln604_fu_228_p1[35]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[36] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[36]),
        .Q(zext_ln604_fu_228_p1[36]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[37] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[37]),
        .Q(zext_ln604_fu_228_p1[37]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[38] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[38]),
        .Q(zext_ln604_fu_228_p1[38]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[39] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[39]),
        .Q(zext_ln604_fu_228_p1[39]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[3]),
        .Q(zext_ln604_fu_228_p1[3]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[40] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[40]),
        .Q(zext_ln604_fu_228_p1[40]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[41] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[41]),
        .Q(zext_ln604_fu_228_p1[41]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[42] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[42]),
        .Q(zext_ln604_fu_228_p1[42]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[43] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[43]),
        .Q(zext_ln604_fu_228_p1[43]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[44] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[44]),
        .Q(zext_ln604_fu_228_p1[44]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[45] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[45]),
        .Q(zext_ln604_fu_228_p1[45]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[46] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[46]),
        .Q(zext_ln604_fu_228_p1[46]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[47] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[47]),
        .Q(zext_ln604_fu_228_p1[47]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[48] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[48]),
        .Q(zext_ln604_fu_228_p1[48]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[49] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[49]),
        .Q(zext_ln604_fu_228_p1[49]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[4]),
        .Q(zext_ln604_fu_228_p1[4]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[50] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[50]),
        .Q(zext_ln604_fu_228_p1[50]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[51] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[51]),
        .Q(zext_ln604_fu_228_p1[51]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[5]),
        .Q(zext_ln604_fu_228_p1[5]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[6]),
        .Q(zext_ln604_fu_228_p1[6]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[7]),
        .Q(zext_ln604_fu_228_p1[7]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[8]),
        .Q(zext_ln604_fu_228_p1[8]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[9]),
        .Q(zext_ln604_fu_228_p1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[10]_i_1 
       (.I0(man_V_3_fu_232_p2[10]),
        .I1(zext_ln604_fu_228_p1[10]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[11]_i_1 
       (.I0(man_V_3_fu_232_p2[11]),
        .I1(zext_ln604_fu_228_p1[11]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[12]_i_1 
       (.I0(man_V_3_fu_232_p2[12]),
        .I1(zext_ln604_fu_228_p1[12]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[13]_i_1 
       (.I0(man_V_3_fu_232_p2[13]),
        .I1(zext_ln604_fu_228_p1[13]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[13]_i_3 
       (.I0(zext_ln604_fu_228_p1[16]),
        .O(\trunc_ln618_reg_562[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[13]_i_4 
       (.I0(zext_ln604_fu_228_p1[15]),
        .O(\trunc_ln618_reg_562[13]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[13]_i_5 
       (.I0(zext_ln604_fu_228_p1[14]),
        .O(\trunc_ln618_reg_562[13]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[13]_i_6 
       (.I0(zext_ln604_fu_228_p1[13]),
        .O(\trunc_ln618_reg_562[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[14]_i_1 
       (.I0(man_V_3_fu_232_p2[14]),
        .I1(zext_ln604_fu_228_p1[14]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[15]_i_1 
       (.I0(man_V_3_fu_232_p2[15]),
        .I1(zext_ln604_fu_228_p1[15]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[16]_i_1 
       (.I0(man_V_3_fu_232_p2[16]),
        .I1(zext_ln604_fu_228_p1[16]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[17]_i_1 
       (.I0(man_V_3_fu_232_p2[17]),
        .I1(zext_ln604_fu_228_p1[17]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[17]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[17]_i_3 
       (.I0(zext_ln604_fu_228_p1[20]),
        .O(\trunc_ln618_reg_562[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[17]_i_4 
       (.I0(zext_ln604_fu_228_p1[19]),
        .O(\trunc_ln618_reg_562[17]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[17]_i_5 
       (.I0(zext_ln604_fu_228_p1[18]),
        .O(\trunc_ln618_reg_562[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[17]_i_6 
       (.I0(zext_ln604_fu_228_p1[17]),
        .O(\trunc_ln618_reg_562[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[18]_i_1 
       (.I0(man_V_3_fu_232_p2[18]),
        .I1(zext_ln604_fu_228_p1[18]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[19]_i_1 
       (.I0(man_V_3_fu_232_p2[19]),
        .I1(zext_ln604_fu_228_p1[19]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[1]_i_1 
       (.I0(man_V_3_fu_232_p2[1]),
        .I1(zext_ln604_fu_228_p1[1]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_3 
       (.I0(zext_ln604_fu_228_p1[0]),
        .O(\trunc_ln618_reg_562[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_4 
       (.I0(zext_ln604_fu_228_p1[4]),
        .O(\trunc_ln618_reg_562[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_5 
       (.I0(zext_ln604_fu_228_p1[3]),
        .O(\trunc_ln618_reg_562[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_6 
       (.I0(zext_ln604_fu_228_p1[2]),
        .O(\trunc_ln618_reg_562[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_7 
       (.I0(zext_ln604_fu_228_p1[1]),
        .O(\trunc_ln618_reg_562[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[20]_i_1 
       (.I0(man_V_3_fu_232_p2[20]),
        .I1(zext_ln604_fu_228_p1[20]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[21]_i_1 
       (.I0(man_V_3_fu_232_p2[21]),
        .I1(zext_ln604_fu_228_p1[21]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[22]_i_1 
       (.I0(man_V_3_fu_232_p2[22]),
        .I1(zext_ln604_fu_228_p1[22]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[23]_i_1 
       (.I0(man_V_3_fu_232_p2[23]),
        .I1(zext_ln604_fu_228_p1[23]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[2]_i_1 
       (.I0(man_V_3_fu_232_p2[2]),
        .I1(zext_ln604_fu_228_p1[2]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[3]_i_1 
       (.I0(man_V_3_fu_232_p2[3]),
        .I1(zext_ln604_fu_228_p1[3]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[4]_i_1 
       (.I0(man_V_3_fu_232_p2[4]),
        .I1(zext_ln604_fu_228_p1[4]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[5]_i_1 
       (.I0(man_V_3_fu_232_p2[5]),
        .I1(zext_ln604_fu_228_p1[5]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_3 
       (.I0(zext_ln604_fu_228_p1[8]),
        .O(\trunc_ln618_reg_562[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_4 
       (.I0(zext_ln604_fu_228_p1[7]),
        .O(\trunc_ln618_reg_562[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_5 
       (.I0(zext_ln604_fu_228_p1[6]),
        .O(\trunc_ln618_reg_562[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_6 
       (.I0(zext_ln604_fu_228_p1[5]),
        .O(\trunc_ln618_reg_562[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[6]_i_1 
       (.I0(man_V_3_fu_232_p2[6]),
        .I1(zext_ln604_fu_228_p1[6]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[7]_i_1 
       (.I0(man_V_3_fu_232_p2[7]),
        .I1(zext_ln604_fu_228_p1[7]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[8]_i_1 
       (.I0(man_V_3_fu_232_p2[8]),
        .I1(zext_ln604_fu_228_p1[8]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[9]_i_1 
       (.I0(man_V_3_fu_232_p2[9]),
        .I1(zext_ln604_fu_228_p1[9]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_3 
       (.I0(zext_ln604_fu_228_p1[12]),
        .O(\trunc_ln618_reg_562[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_4 
       (.I0(zext_ln604_fu_228_p1[11]),
        .O(\trunc_ln618_reg_562[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_5 
       (.I0(zext_ln604_fu_228_p1[10]),
        .O(\trunc_ln618_reg_562[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_6 
       (.I0(zext_ln604_fu_228_p1[9]),
        .O(\trunc_ln618_reg_562[9]_i_6_n_0 ));
  FDRE \trunc_ln618_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln604_fu_228_p1[0]),
        .Q(trunc_ln618_reg_562[0]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[10]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[10]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[11]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[11]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[12]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[12]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[13]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[13]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[13]_i_2 
       (.CI(\trunc_ln618_reg_562_reg[9]_i_2_n_0 ),
        .CO({\trunc_ln618_reg_562_reg[13]_i_2_n_0 ,\trunc_ln618_reg_562_reg[13]_i_2_n_1 ,\trunc_ln618_reg_562_reg[13]_i_2_n_2 ,\trunc_ln618_reg_562_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[16:13]),
        .S({\trunc_ln618_reg_562[13]_i_3_n_0 ,\trunc_ln618_reg_562[13]_i_4_n_0 ,\trunc_ln618_reg_562[13]_i_5_n_0 ,\trunc_ln618_reg_562[13]_i_6_n_0 }));
  FDRE \trunc_ln618_reg_562_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[14]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[14]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[15]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[15]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[16]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[16]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[17]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[17]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[17]_i_2 
       (.CI(\trunc_ln618_reg_562_reg[13]_i_2_n_0 ),
        .CO({\trunc_ln618_reg_562_reg[17]_i_2_n_0 ,\trunc_ln618_reg_562_reg[17]_i_2_n_1 ,\trunc_ln618_reg_562_reg[17]_i_2_n_2 ,\trunc_ln618_reg_562_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[20:17]),
        .S({\trunc_ln618_reg_562[17]_i_3_n_0 ,\trunc_ln618_reg_562[17]_i_4_n_0 ,\trunc_ln618_reg_562[17]_i_5_n_0 ,\trunc_ln618_reg_562[17]_i_6_n_0 }));
  FDRE \trunc_ln618_reg_562_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[18]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[18]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[19]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[19]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[1]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[1]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln618_reg_562_reg[1]_i_2_n_0 ,\trunc_ln618_reg_562_reg[1]_i_2_n_1 ,\trunc_ln618_reg_562_reg[1]_i_2_n_2 ,\trunc_ln618_reg_562_reg[1]_i_2_n_3 }),
        .CYINIT(\trunc_ln618_reg_562[1]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[4:1]),
        .S({\trunc_ln618_reg_562[1]_i_4_n_0 ,\trunc_ln618_reg_562[1]_i_5_n_0 ,\trunc_ln618_reg_562[1]_i_6_n_0 ,\trunc_ln618_reg_562[1]_i_7_n_0 }));
  FDRE \trunc_ln618_reg_562_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[20]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[20]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[21]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[21]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[22]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[22]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[23]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[23]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[2]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[2]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[3]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[3]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[4]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[4]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[5]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[5]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[5]_i_2 
       (.CI(\trunc_ln618_reg_562_reg[1]_i_2_n_0 ),
        .CO({\trunc_ln618_reg_562_reg[5]_i_2_n_0 ,\trunc_ln618_reg_562_reg[5]_i_2_n_1 ,\trunc_ln618_reg_562_reg[5]_i_2_n_2 ,\trunc_ln618_reg_562_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[8:5]),
        .S({\trunc_ln618_reg_562[5]_i_3_n_0 ,\trunc_ln618_reg_562[5]_i_4_n_0 ,\trunc_ln618_reg_562[5]_i_5_n_0 ,\trunc_ln618_reg_562[5]_i_6_n_0 }));
  FDRE \trunc_ln618_reg_562_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[6]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[6]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[7]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[7]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[8]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[8]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[9]_i_1_n_0 ),
        .Q(trunc_ln618_reg_562[9]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[9]_i_2 
       (.CI(\trunc_ln618_reg_562_reg[5]_i_2_n_0 ),
        .CO({\trunc_ln618_reg_562_reg[9]_i_2_n_0 ,\trunc_ln618_reg_562_reg[9]_i_2_n_1 ,\trunc_ln618_reg_562_reg[9]_i_2_n_2 ,\trunc_ln618_reg_562_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_3_fu_232_p2[12:9]),
        .S({\trunc_ln618_reg_562[9]_i_3_n_0 ,\trunc_ln618_reg_562[9]_i_4_n_0 ,\trunc_ln618_reg_562[9]_i_5_n_0 ,\trunc_ln618_reg_562[9]_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_RB_L1_RB_L2
   (ap_enable_reg_pp0_iter5,
    icmp_ln606_reg_538_pp0_iter2_reg,
    \icmp_ln606_reg_538_reg[0]_0 ,
    and_ln616_reg_568,
    p_0_reg_513,
    \indvar_flatten6_fu_106_reg[2]_0 ,
    D,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg,
    \add_ln92_1_reg_588_reg[8]_0 ,
    \select_ln606_reg_593_reg[23]_0 ,
    ap_rst_n_inv,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce,
    ap_clk,
    E,
    \p_0_reg_513_reg[31]_0 ,
    grp_fu_108_p1,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    \icmp_ln606_reg_538_reg[0]_1 ,
    \sext_ln616_reg_573_reg[0]_0 ,
    Q,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY,
    \select_ln617_reg_583_reg[23]_0 );
  output ap_enable_reg_pp0_iter5;
  output icmp_ln606_reg_538_pp0_iter2_reg;
  output \icmp_ln606_reg_538_reg[0]_0 ;
  output and_ln616_reg_568;
  output [0:0]p_0_reg_513;
  output \indvar_flatten6_fu_106_reg[2]_0 ;
  output [1:0]D;
  output grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg;
  output [8:0]\add_ln92_1_reg_588_reg[8]_0 ;
  output [23:0]\select_ln606_reg_593_reg[23]_0 ;
  input ap_rst_n_inv;
  input grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce;
  input ap_clk;
  input [0:0]E;
  input \p_0_reg_513_reg[31]_0 ;
  input [63:0]grp_fu_108_p1;
  input grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input \icmp_ln606_reg_538_reg[0]_1 ;
  input \sext_ln616_reg_573_reg[0]_0 ;
  input [1:0]Q;
  input grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
  input [0:0]\select_ln617_reg_583_reg[23]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [8:0]add_ln87_1_fu_162_p2;
  wire [4:0]add_ln89_fu_468_p2;
  wire [8:1]add_ln92_1_fu_415_p2;
  wire \add_ln92_1_reg_588[4]_i_2_n_0 ;
  wire \add_ln92_1_reg_588[4]_i_3_n_0 ;
  wire \add_ln92_1_reg_588[4]_i_4_n_0 ;
  wire \add_ln92_1_reg_588[4]_i_5_n_0 ;
  wire \add_ln92_1_reg_588[4]_i_6_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_2_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_3_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_4_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_5_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_6_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_7_n_0 ;
  wire \add_ln92_1_reg_588[8]_i_8_n_0 ;
  wire \add_ln92_1_reg_588_reg[4]_i_1_n_0 ;
  wire \add_ln92_1_reg_588_reg[4]_i_1_n_1 ;
  wire \add_ln92_1_reg_588_reg[4]_i_1_n_2 ;
  wire \add_ln92_1_reg_588_reg[4]_i_1_n_3 ;
  wire [8:0]\add_ln92_1_reg_588_reg[8]_0 ;
  wire \add_ln92_1_reg_588_reg[8]_i_1_n_1 ;
  wire \add_ln92_1_reg_588_reg[8]_i_1_n_2 ;
  wire \add_ln92_1_reg_588_reg[8]_i_1_n_3 ;
  wire and_ln616_fu_298_p2;
  wire and_ln616_reg_568;
  wire \and_ln616_reg_568[0]_i_10__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_11__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_12__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_13__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_14__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_15__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_16__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_5__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_6__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_7__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_8__0_n_0 ;
  wire \and_ln616_reg_568[0]_i_9__0_n_0 ;
  wire and_ln616_reg_568_pp0_iter3_reg;
  wire \and_ln616_reg_568_reg[0]_i_3__0_n_3 ;
  wire \and_ln616_reg_568_reg[0]_i_4__0_n_0 ;
  wire \and_ln616_reg_568_reg[0]_i_4__0_n_1 ;
  wire \and_ln616_reg_568_reg[0]_i_4__0_n_2 ;
  wire \and_ln616_reg_568_reg[0]_i_4__0_n_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_0;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_fu_98;
  wire \col_fu_98_reg_n_0_[0] ;
  wire \col_fu_98_reg_n_0_[2] ;
  wire \col_fu_98_reg_n_0_[4] ;
  wire [10:0]exp_tmp_reg_528;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [63:0]grp_fu_108_p1;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
  wire \icmp_ln606_reg_538[0]_i_1__0_n_0 ;
  wire icmp_ln606_reg_538_pp0_iter2_reg;
  wire icmp_ln606_reg_538_pp0_iter3_reg;
  wire \icmp_ln606_reg_538_reg[0]_0 ;
  wire \icmp_ln606_reg_538_reg[0]_1 ;
  wire icmp_ln617_fu_277_p2;
  wire icmp_ln617_reg_557;
  wire \icmp_ln617_reg_557[0]_i_2__0_n_0 ;
  wire \icmp_ln617_reg_557[0]_i_3__0_n_0 ;
  wire \icmp_ln617_reg_557[0]_i_4__0_n_0 ;
  wire icmp_ln620_fu_307_p2;
  wire icmp_ln620_reg_578;
  wire \icmp_ln620_reg_578[0]_i_1__0_n_0 ;
  wire \indvar_flatten6_fu_106_reg[2]_0 ;
  wire \indvar_flatten6_fu_106_reg_n_0_[0] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[1] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[2] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[3] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[4] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[5] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[6] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[7] ;
  wire \indvar_flatten6_fu_106_reg_n_0_[8] ;
  wire [52:1]man_V_1_fu_232_p2;
  wire [53:16]man_V_2_reg_545;
  wire \man_V_2_reg_545[16]_i_1_n_0 ;
  wire \man_V_2_reg_545[16]_i_3_n_0 ;
  wire \man_V_2_reg_545[16]_i_4_n_0 ;
  wire \man_V_2_reg_545[16]_i_5_n_0 ;
  wire \man_V_2_reg_545[16]_i_6_n_0 ;
  wire \man_V_2_reg_545[17]_i_1_n_0 ;
  wire \man_V_2_reg_545[18]_i_1_n_0 ;
  wire \man_V_2_reg_545[19]_i_1_n_0 ;
  wire \man_V_2_reg_545[20]_i_1_n_0 ;
  wire \man_V_2_reg_545[20]_i_3_n_0 ;
  wire \man_V_2_reg_545[20]_i_4_n_0 ;
  wire \man_V_2_reg_545[20]_i_5_n_0 ;
  wire \man_V_2_reg_545[20]_i_6_n_0 ;
  wire \man_V_2_reg_545[21]_i_1_n_0 ;
  wire \man_V_2_reg_545[22]_i_1_n_0 ;
  wire \man_V_2_reg_545[23]_i_1_n_0 ;
  wire \man_V_2_reg_545[24]_i_1_n_0 ;
  wire \man_V_2_reg_545[24]_i_3_n_0 ;
  wire \man_V_2_reg_545[24]_i_4_n_0 ;
  wire \man_V_2_reg_545[24]_i_5_n_0 ;
  wire \man_V_2_reg_545[24]_i_6_n_0 ;
  wire \man_V_2_reg_545[25]_i_1_n_0 ;
  wire \man_V_2_reg_545[26]_i_1_n_0 ;
  wire \man_V_2_reg_545[27]_i_1_n_0 ;
  wire \man_V_2_reg_545[28]_i_1_n_0 ;
  wire \man_V_2_reg_545[28]_i_3_n_0 ;
  wire \man_V_2_reg_545[28]_i_4_n_0 ;
  wire \man_V_2_reg_545[28]_i_5_n_0 ;
  wire \man_V_2_reg_545[28]_i_6_n_0 ;
  wire \man_V_2_reg_545[29]_i_1_n_0 ;
  wire \man_V_2_reg_545[30]_i_1_n_0 ;
  wire \man_V_2_reg_545[31]_i_1_n_0 ;
  wire \man_V_2_reg_545[32]_i_1_n_0 ;
  wire \man_V_2_reg_545[32]_i_3_n_0 ;
  wire \man_V_2_reg_545[32]_i_4_n_0 ;
  wire \man_V_2_reg_545[32]_i_5_n_0 ;
  wire \man_V_2_reg_545[32]_i_6_n_0 ;
  wire \man_V_2_reg_545[33]_i_1_n_0 ;
  wire \man_V_2_reg_545[34]_i_1_n_0 ;
  wire \man_V_2_reg_545[35]_i_1_n_0 ;
  wire \man_V_2_reg_545[36]_i_1_n_0 ;
  wire \man_V_2_reg_545[36]_i_3_n_0 ;
  wire \man_V_2_reg_545[36]_i_4_n_0 ;
  wire \man_V_2_reg_545[36]_i_5_n_0 ;
  wire \man_V_2_reg_545[36]_i_6_n_0 ;
  wire \man_V_2_reg_545[37]_i_1_n_0 ;
  wire \man_V_2_reg_545[38]_i_1_n_0 ;
  wire \man_V_2_reg_545[39]_i_1_n_0 ;
  wire \man_V_2_reg_545[40]_i_1_n_0 ;
  wire \man_V_2_reg_545[40]_i_3_n_0 ;
  wire \man_V_2_reg_545[40]_i_4_n_0 ;
  wire \man_V_2_reg_545[40]_i_5_n_0 ;
  wire \man_V_2_reg_545[40]_i_6_n_0 ;
  wire \man_V_2_reg_545[41]_i_1_n_0 ;
  wire \man_V_2_reg_545[42]_i_1_n_0 ;
  wire \man_V_2_reg_545[43]_i_1_n_0 ;
  wire \man_V_2_reg_545[44]_i_1_n_0 ;
  wire \man_V_2_reg_545[44]_i_3_n_0 ;
  wire \man_V_2_reg_545[44]_i_4_n_0 ;
  wire \man_V_2_reg_545[44]_i_5_n_0 ;
  wire \man_V_2_reg_545[44]_i_6_n_0 ;
  wire \man_V_2_reg_545[45]_i_1_n_0 ;
  wire \man_V_2_reg_545[46]_i_1_n_0 ;
  wire \man_V_2_reg_545[47]_i_1_n_0 ;
  wire \man_V_2_reg_545[48]_i_1_n_0 ;
  wire \man_V_2_reg_545[48]_i_3_n_0 ;
  wire \man_V_2_reg_545[48]_i_4_n_0 ;
  wire \man_V_2_reg_545[48]_i_5_n_0 ;
  wire \man_V_2_reg_545[48]_i_6_n_0 ;
  wire \man_V_2_reg_545[49]_i_1_n_0 ;
  wire \man_V_2_reg_545[50]_i_1_n_0 ;
  wire \man_V_2_reg_545[51]_i_1_n_0 ;
  wire \man_V_2_reg_545[52]_i_1_n_0 ;
  wire \man_V_2_reg_545[52]_i_3_n_0 ;
  wire \man_V_2_reg_545[52]_i_4_n_0 ;
  wire \man_V_2_reg_545[52]_i_5_n_0 ;
  wire [53:0]man_V_2_reg_545_pp0_iter3_reg;
  wire \man_V_2_reg_545_reg[16]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[16]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[16]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[16]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[20]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[20]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[20]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[20]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[24]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[24]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[24]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[24]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[28]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[28]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[28]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[28]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[32]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[32]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[32]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[32]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[36]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[36]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[36]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[36]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[40]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[40]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[40]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[40]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[44]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[44]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[44]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[44]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[48]_i_2_n_0 ;
  wire \man_V_2_reg_545_reg[48]_i_2_n_1 ;
  wire \man_V_2_reg_545_reg[48]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[48]_i_2_n_3 ;
  wire \man_V_2_reg_545_reg[52]_i_2_n_2 ;
  wire \man_V_2_reg_545_reg[52]_i_2_n_3 ;
  wire p_0_in3_in;
  wire [0:0]p_0_reg_513;
  wire \p_0_reg_513_pp0_iter2_reg_reg[31]_srl2_n_0 ;
  wire \p_0_reg_513_reg[31]_0 ;
  wire [2:1]p_1_out;
  wire p_Result_s_reg_523;
  wire \row_fu_102[4]_i_2__0_n_0 ;
  wire [4:0]row_fu_102_reg;
  wire select_ln606_reg_593;
  wire \select_ln606_reg_593[0]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[0]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[0]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[0]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[0]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[0]_i_7__0_n_0 ;
  wire \select_ln606_reg_593[10]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[10]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[10]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[10]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[11]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[11]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[11]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[11]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[12]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[12]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[12]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[12]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[13]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[13]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[13]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[13]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[14]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[14]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[14]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[14]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[15]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[15]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[15]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[15]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[16]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[16]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[16]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[16]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[17]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[17]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[17]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[17]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[18]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[18]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[18]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[18]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_7__0_n_0 ;
  wire \select_ln606_reg_593[19]_i_8__0_n_0 ;
  wire \select_ln606_reg_593[1]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[1]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[1]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[1]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_7__0_n_0 ;
  wire \select_ln606_reg_593[20]_i_8__0_n_0 ;
  wire \select_ln606_reg_593[21]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[21]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[21]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[21]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[22]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[22]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[22]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[22]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[22]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_10__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_11__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_12__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_13__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_14__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_15__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_16__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_17__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_18__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_19__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_20__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_21__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_22__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_7__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_8__0_n_0 ;
  wire \select_ln606_reg_593[23]_i_9__0_n_0 ;
  wire \select_ln606_reg_593[2]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[2]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[2]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[2]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[3]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[3]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[3]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[3]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[4]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[4]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[4]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[4]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[4]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[5]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[5]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[5]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[5]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[5]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[6]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[6]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[6]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[6]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[6]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[7]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[7]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[7]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[7]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[7]_i_6__0_n_0 ;
  wire \select_ln606_reg_593[8]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[8]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[8]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[8]_i_5__0_n_0 ;
  wire \select_ln606_reg_593[9]_i_2__0_n_0 ;
  wire \select_ln606_reg_593[9]_i_3__0_n_0 ;
  wire \select_ln606_reg_593[9]_i_4__0_n_0 ;
  wire \select_ln606_reg_593[9]_i_5__0_n_0 ;
  wire [23:0]\select_ln606_reg_593_reg[23]_0 ;
  wire [23:0]select_ln616_fu_455_p3;
  wire [23:0]select_ln617_fu_344_p3;
  wire select_ln617_reg_583;
  wire \select_ln617_reg_583[10]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[10]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[11]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[11]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[12]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[12]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[13]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[13]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[14]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[14]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[15]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[15]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[15]_i_4__0_n_0 ;
  wire \select_ln617_reg_583[16]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[16]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[16]_i_4__0_n_0 ;
  wire \select_ln617_reg_583[17]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[17]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[17]_i_4__0_n_0 ;
  wire \select_ln617_reg_583[18]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[18]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[18]_i_4__0_n_0 ;
  wire \select_ln617_reg_583[19]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[19]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[1]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[20]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[20]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[21]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[21]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[22]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[22]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_10__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_11__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_12__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_13__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_14__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_15__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_16__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_17__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_4__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_5__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_6__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_7__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_8__0_n_0 ;
  wire \select_ln617_reg_583[23]_i_9__0_n_0 ;
  wire \select_ln617_reg_583[2]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[3]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[4]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[5]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[6]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[7]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[7]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[8]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[8]_i_3__0_n_0 ;
  wire \select_ln617_reg_583[9]_i_2__0_n_0 ;
  wire \select_ln617_reg_583[9]_i_3__0_n_0 ;
  wire [0:0]\select_ln617_reg_583_reg[23]_0 ;
  wire \select_ln617_reg_583_reg_n_0_[0] ;
  wire \select_ln617_reg_583_reg_n_0_[10] ;
  wire \select_ln617_reg_583_reg_n_0_[11] ;
  wire \select_ln617_reg_583_reg_n_0_[12] ;
  wire \select_ln617_reg_583_reg_n_0_[13] ;
  wire \select_ln617_reg_583_reg_n_0_[14] ;
  wire \select_ln617_reg_583_reg_n_0_[15] ;
  wire \select_ln617_reg_583_reg_n_0_[16] ;
  wire \select_ln617_reg_583_reg_n_0_[17] ;
  wire \select_ln617_reg_583_reg_n_0_[18] ;
  wire \select_ln617_reg_583_reg_n_0_[19] ;
  wire \select_ln617_reg_583_reg_n_0_[1] ;
  wire \select_ln617_reg_583_reg_n_0_[20] ;
  wire \select_ln617_reg_583_reg_n_0_[21] ;
  wire \select_ln617_reg_583_reg_n_0_[22] ;
  wire \select_ln617_reg_583_reg_n_0_[23] ;
  wire \select_ln617_reg_583_reg_n_0_[2] ;
  wire \select_ln617_reg_583_reg_n_0_[3] ;
  wire \select_ln617_reg_583_reg_n_0_[4] ;
  wire \select_ln617_reg_583_reg_n_0_[5] ;
  wire \select_ln617_reg_583_reg_n_0_[6] ;
  wire \select_ln617_reg_583_reg_n_0_[7] ;
  wire \select_ln617_reg_583_reg_n_0_[8] ;
  wire \select_ln617_reg_583_reg_n_0_[9] ;
  wire select_ln623_fu_440_p30;
  wire [4:0]select_ln87_1_fu_377_p3;
  wire [3:1]select_ln87_fu_369_p3;
  wire [11:0]sext_ln616_reg_573;
  wire \sext_ln616_reg_573_reg[0]_0 ;
  wire [11:0]sh_amt_fu_269_p3;
  wire [11:0]sh_amt_reg_550;
  wire \sh_amt_reg_550[11]_i_2__0_n_0 ;
  wire \sh_amt_reg_550[11]_i_4__0_n_0 ;
  wire \sh_amt_reg_550[11]_i_5__0_n_0 ;
  wire \sh_amt_reg_550[11]_i_6__0_n_0 ;
  wire \sh_amt_reg_550[11]_i_7__0_n_0 ;
  wire \sh_amt_reg_550[3]_i_3__0_n_0 ;
  wire \sh_amt_reg_550[3]_i_5__0_n_0 ;
  wire \sh_amt_reg_550[5]_i_2__0_n_0 ;
  wire \sh_amt_reg_550[7]_i_3__0_n_0 ;
  wire \sh_amt_reg_550[7]_i_4__0_n_0 ;
  wire \sh_amt_reg_550[7]_i_5__0_n_0 ;
  wire \sh_amt_reg_550[7]_i_6__0_n_0 ;
  wire \sh_amt_reg_550[8]_i_2__0_n_0 ;
  wire \sh_amt_reg_550[9]_i_2__0_n_0 ;
  wire \sh_amt_reg_550_reg[11]_i_3__0_n_1 ;
  wire \sh_amt_reg_550_reg[11]_i_3__0_n_2 ;
  wire \sh_amt_reg_550_reg[11]_i_3__0_n_3 ;
  wire \sh_amt_reg_550_reg[3]_i_2__0_n_0 ;
  wire \sh_amt_reg_550_reg[3]_i_2__0_n_1 ;
  wire \sh_amt_reg_550_reg[3]_i_2__0_n_2 ;
  wire \sh_amt_reg_550_reg[3]_i_2__0_n_3 ;
  wire \sh_amt_reg_550_reg[7]_i_2__0_n_0 ;
  wire \sh_amt_reg_550_reg[7]_i_2__0_n_1 ;
  wire \sh_amt_reg_550_reg[7]_i_2__0_n_2 ;
  wire \sh_amt_reg_550_reg[7]_i_2__0_n_3 ;
  wire [11:0]sub_ln616_fu_263_p2;
  wire [15:0]trunc_ln618_reg_562;
  wire \trunc_ln618_reg_562[10]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[11]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[12]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[13]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[14]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[15]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_3__0_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_4__0_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_5__0_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_6__0_n_0 ;
  wire \trunc_ln618_reg_562[1]_i_7__0_n_0 ;
  wire \trunc_ln618_reg_562[2]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[3]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[4]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_3__0_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_4__0_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_5__0_n_0 ;
  wire \trunc_ln618_reg_562[5]_i_6__0_n_0 ;
  wire \trunc_ln618_reg_562[6]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[7]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[8]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_1__0_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_3__0_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_4__0_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_5__0_n_0 ;
  wire \trunc_ln618_reg_562[9]_i_6__0_n_0 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2__0_n_0 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2__0_n_1 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2__0_n_2 ;
  wire \trunc_ln618_reg_562_reg[1]_i_2__0_n_3 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2__0_n_0 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2__0_n_1 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2__0_n_2 ;
  wire \trunc_ln618_reg_562_reg[5]_i_2__0_n_3 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2__0_n_0 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2__0_n_1 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2__0_n_2 ;
  wire \trunc_ln618_reg_562_reg[9]_i_2__0_n_3 ;
  wire [51:0]zext_ln604_fu_228_p1;
  wire [3:3]\NLW_add_ln92_1_reg_588_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_and_ln616_reg_568_reg[0]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln616_reg_568_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln616_reg_568_reg[0]_i_4__0_O_UNCONNECTED ;
  wire [2:2]\NLW_man_V_2_reg_545_reg[52]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_man_V_2_reg_545_reg[52]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_sh_amt_reg_550_reg[11]_i_3__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h535FACA0)) 
    \add_ln92_1_reg_588[4]_i_2 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .O(\add_ln92_1_reg_588[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \add_ln92_1_reg_588[4]_i_3 
       (.I0(select_ln87_fu_369_p3[3]),
        .I1(\col_fu_98_reg_n_0_[4] ),
        .I2(select_ln87_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[0] ),
        .I4(\col_fu_98_reg_n_0_[2] ),
        .O(\add_ln92_1_reg_588[4]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h87B44B4B)) 
    \add_ln92_1_reg_588[4]_i_4 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(\row_fu_102[4]_i_2__0_n_0 ),
        .I2(row_fu_102_reg[2]),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[0]),
        .O(\add_ln92_1_reg_588[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \add_ln92_1_reg_588[4]_i_5 
       (.I0(select_ln87_fu_369_p3[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[1]),
        .O(\add_ln92_1_reg_588[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln92_1_reg_588[4]_i_6 
       (.I0(\col_fu_98_reg_n_0_[2] ),
        .I1(row_fu_102_reg[0]),
        .O(\add_ln92_1_reg_588[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA208)) 
    \add_ln92_1_reg_588[8]_i_2 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[1]),
        .O(\add_ln92_1_reg_588[8]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln92_1_reg_588[8]_i_3 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(\row_fu_102[4]_i_2__0_n_0 ),
        .I2(row_fu_102_reg[2]),
        .O(\add_ln92_1_reg_588[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \add_ln92_1_reg_588[8]_i_4 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .I5(row_fu_102_reg[4]),
        .O(\add_ln92_1_reg_588[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7717777788E88888)) 
    \add_ln92_1_reg_588[8]_i_5 
       (.I0(row_fu_102_reg[4]),
        .I1(row_fu_102_reg[2]),
        .I2(row_fu_102_reg[1]),
        .I3(\row_fu_102[4]_i_2__0_n_0 ),
        .I4(row_fu_102_reg[0]),
        .I5(row_fu_102_reg[3]),
        .O(\add_ln92_1_reg_588[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9696999696966996)) 
    \add_ln92_1_reg_588[8]_i_6 
       (.I0(\add_ln92_1_reg_588[8]_i_2_n_0 ),
        .I1(row_fu_102_reg[4]),
        .I2(row_fu_102_reg[2]),
        .I3(row_fu_102_reg[1]),
        .I4(\add_ln92_1_reg_588[8]_i_8_n_0 ),
        .I5(row_fu_102_reg[3]),
        .O(\add_ln92_1_reg_588[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9A99656696996966)) 
    \add_ln92_1_reg_588[8]_i_7 
       (.I0(\add_ln92_1_reg_588[8]_i_3_n_0 ),
        .I1(row_fu_102_reg[1]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[0]),
        .I4(row_fu_102_reg[3]),
        .I5(row_fu_102_reg[2]),
        .O(\add_ln92_1_reg_588[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \add_ln92_1_reg_588[8]_i_8 
       (.I0(select_ln87_fu_369_p3[3]),
        .I1(\col_fu_98_reg_n_0_[2] ),
        .I2(\col_fu_98_reg_n_0_[4] ),
        .I3(select_ln87_fu_369_p3[1]),
        .I4(\col_fu_98_reg_n_0_[0] ),
        .I5(row_fu_102_reg[0]),
        .O(\add_ln92_1_reg_588[8]_i_8_n_0 ));
  FDRE \add_ln92_1_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(\col_fu_98_reg_n_0_[0] ),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[1]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[2]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[3]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[4]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln92_1_reg_588_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln92_1_reg_588_reg[4]_i_1_n_0 ,\add_ln92_1_reg_588_reg[4]_i_1_n_1 ,\add_ln92_1_reg_588_reg[4]_i_1_n_2 ,\add_ln92_1_reg_588_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln92_1_reg_588[4]_i_2_n_0 ,select_ln87_fu_369_p3[3],\add_ln92_1_reg_588[4]_i_3_n_0 ,1'b0}),
        .O(add_ln92_1_fu_415_p2[4:1]),
        .S({\add_ln92_1_reg_588[4]_i_4_n_0 ,\add_ln92_1_reg_588[4]_i_5_n_0 ,\add_ln92_1_reg_588[4]_i_6_n_0 ,select_ln87_fu_369_p3[1]}));
  FDRE \add_ln92_1_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[5]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[6]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[7]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \add_ln92_1_reg_588_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(add_ln92_1_fu_415_p2[8]),
        .Q(\add_ln92_1_reg_588_reg[8]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln92_1_reg_588_reg[8]_i_1 
       (.CI(\add_ln92_1_reg_588_reg[4]_i_1_n_0 ),
        .CO({\NLW_add_ln92_1_reg_588_reg[8]_i_1_CO_UNCONNECTED [3],\add_ln92_1_reg_588_reg[8]_i_1_n_1 ,\add_ln92_1_reg_588_reg[8]_i_1_n_2 ,\add_ln92_1_reg_588_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln87_1_fu_377_p3[3],\add_ln92_1_reg_588[8]_i_2_n_0 ,\add_ln92_1_reg_588[8]_i_3_n_0 }),
        .O(add_ln92_1_fu_415_p2[8:5]),
        .S({\add_ln92_1_reg_588[8]_i_4_n_0 ,\add_ln92_1_reg_588[8]_i_5_n_0 ,\add_ln92_1_reg_588[8]_i_6_n_0 ,\add_ln92_1_reg_588[8]_i_7_n_0 }));
  LUT4 #(
    .INIT(16'hA9FF)) 
    \and_ln616_reg_568[0]_i_10__0 
       (.I0(exp_tmp_reg_528[4]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[3]),
        .I3(exp_tmp_reg_528[5]),
        .O(\and_ln616_reg_568[0]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln616_reg_568[0]_i_11__0 
       (.I0(exp_tmp_reg_528[1]),
        .O(\and_ln616_reg_568[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h8080800015151555)) 
    \and_ln616_reg_568[0]_i_12__0 
       (.I0(exp_tmp_reg_528[7]),
        .I1(exp_tmp_reg_528[5]),
        .I2(exp_tmp_reg_528[4]),
        .I3(exp_tmp_reg_528[2]),
        .I4(exp_tmp_reg_528[3]),
        .I5(exp_tmp_reg_528[6]),
        .O(\and_ln616_reg_568[0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h02A8)) 
    \and_ln616_reg_568[0]_i_13__0 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[3]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[4]),
        .O(\and_ln616_reg_568[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \and_ln616_reg_568[0]_i_14__0 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[2]),
        .O(\and_ln616_reg_568[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln616_reg_568[0]_i_15__0 
       (.I0(exp_tmp_reg_528[1]),
        .I1(exp_tmp_reg_528[0]),
        .O(\and_ln616_reg_568[0]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \and_ln616_reg_568[0]_i_16__0 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[4]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[3]),
        .O(\and_ln616_reg_568[0]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln616_reg_568[0]_i_2__0 
       (.I0(p_0_in3_in),
        .I1(icmp_ln617_fu_277_p2),
        .O(and_ln616_fu_298_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln616_reg_568[0]_i_5__0 
       (.I0(exp_tmp_reg_528[10]),
        .I1(exp_tmp_reg_528[8]),
        .I2(exp_tmp_reg_528[6]),
        .I3(exp_tmp_reg_528[7]),
        .I4(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I5(exp_tmp_reg_528[9]),
        .O(\and_ln616_reg_568[0]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h5557FFFE)) 
    \and_ln616_reg_568[0]_i_6__0 
       (.I0(exp_tmp_reg_528[8]),
        .I1(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(exp_tmp_reg_528[9]),
        .O(\and_ln616_reg_568[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \and_ln616_reg_568[0]_i_7__0 
       (.I0(exp_tmp_reg_528[10]),
        .I1(exp_tmp_reg_528[8]),
        .I2(exp_tmp_reg_528[6]),
        .I3(exp_tmp_reg_528[7]),
        .I4(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I5(exp_tmp_reg_528[9]),
        .O(\and_ln616_reg_568[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAA80001)) 
    \and_ln616_reg_568[0]_i_8__0 
       (.I0(exp_tmp_reg_528[9]),
        .I1(exp_tmp_reg_528[6]),
        .I2(exp_tmp_reg_528[7]),
        .I3(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I4(exp_tmp_reg_528[8]),
        .O(\and_ln616_reg_568[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFFEAAAAAA)) 
    \and_ln616_reg_568[0]_i_9__0 
       (.I0(exp_tmp_reg_528[6]),
        .I1(exp_tmp_reg_528[3]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[4]),
        .I4(exp_tmp_reg_528[5]),
        .I5(exp_tmp_reg_528[7]),
        .O(\and_ln616_reg_568[0]_i_9__0_n_0 ));
  FDRE \and_ln616_reg_568_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(and_ln616_reg_568),
        .Q(and_ln616_reg_568_pp0_iter3_reg),
        .R(1'b0));
  FDRE \and_ln616_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(and_ln616_fu_298_p2),
        .Q(and_ln616_reg_568),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln616_reg_568_reg[0]_i_3__0 
       (.CI(\and_ln616_reg_568_reg[0]_i_4__0_n_0 ),
        .CO({\NLW_and_ln616_reg_568_reg[0]_i_3__0_CO_UNCONNECTED [3:2],p_0_in3_in,\and_ln616_reg_568_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\and_ln616_reg_568[0]_i_5__0_n_0 ,\and_ln616_reg_568[0]_i_6__0_n_0 }),
        .O(\NLW_and_ln616_reg_568_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\and_ln616_reg_568[0]_i_7__0_n_0 ,\and_ln616_reg_568[0]_i_8__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln616_reg_568_reg[0]_i_4__0 
       (.CI(1'b0),
        .CO({\and_ln616_reg_568_reg[0]_i_4__0_n_0 ,\and_ln616_reg_568_reg[0]_i_4__0_n_1 ,\and_ln616_reg_568_reg[0]_i_4__0_n_2 ,\and_ln616_reg_568_reg[0]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\and_ln616_reg_568[0]_i_9__0_n_0 ,\and_ln616_reg_568[0]_i_10__0_n_0 ,1'b0,\and_ln616_reg_568[0]_i_11__0_n_0 }),
        .O(\NLW_and_ln616_reg_568_reg[0]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\and_ln616_reg_568[0]_i_12__0_n_0 ,\and_ln616_reg_568[0]_i_13__0_n_0 ,\and_ln616_reg_568[0]_i_14__0_n_0 ,\and_ln616_reg_568[0]_i_15__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .CLK(ap_clk),
        .D(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_0));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_0),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_fu_98[0]_i_1__0 
       (.I0(\col_fu_98_reg_n_0_[0] ),
        .O(add_ln89_fu_468_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_fu_98[1]_i_1__0 
       (.I0(select_ln87_fu_369_p3[1]),
        .I1(\col_fu_98_reg_n_0_[0] ),
        .O(add_ln89_fu_468_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h55AAAAA2)) 
    \col_fu_98[2]_i_1__0 
       (.I0(\col_fu_98_reg_n_0_[2] ),
        .I1(\col_fu_98_reg_n_0_[4] ),
        .I2(select_ln87_fu_369_p3[3]),
        .I3(\col_fu_98_reg_n_0_[0] ),
        .I4(select_ln87_fu_369_p3[1]),
        .O(add_ln89_fu_468_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_fu_98[3]_i_1__0 
       (.I0(select_ln87_fu_369_p3[3]),
        .I1(\col_fu_98_reg_n_0_[2] ),
        .I2(select_ln87_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[0] ),
        .O(add_ln89_fu_468_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \col_fu_98[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(col_fu_98));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h6AAAA8AA)) 
    \col_fu_98[4]_i_3__0 
       (.I0(\col_fu_98_reg_n_0_[4] ),
        .I1(\col_fu_98_reg_n_0_[0] ),
        .I2(select_ln87_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[2] ),
        .I4(select_ln87_fu_369_p3[3]),
        .O(add_ln89_fu_468_p2[4]));
  FDRE \col_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln89_fu_468_p2[0]),
        .Q(\col_fu_98_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln89_fu_468_p2[1]),
        .Q(select_ln87_fu_369_p3[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln89_fu_468_p2[2]),
        .Q(\col_fu_98_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln89_fu_468_p2[3]),
        .Q(select_ln87_fu_369_p3[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \col_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(add_ln89_fu_468_p2[4]),
        .Q(\col_fu_98_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \exp_tmp_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[52]),
        .Q(exp_tmp_reg_528[0]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[62]),
        .Q(exp_tmp_reg_528[10]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[53]),
        .Q(exp_tmp_reg_528[1]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[54]),
        .Q(exp_tmp_reg_528[2]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[55]),
        .Q(exp_tmp_reg_528[3]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[56]),
        .Q(exp_tmp_reg_528[4]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[57]),
        .Q(exp_tmp_reg_528[5]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[58]),
        .Q(exp_tmp_reg_528[6]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[59]),
        .Q(exp_tmp_reg_528[7]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[60]),
        .Q(exp_tmp_reg_528[8]),
        .R(1'b0));
  FDRE \exp_tmp_reg_528_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[61]),
        .Q(exp_tmp_reg_528[9]),
        .R(1'b0));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .add_ln87_1_fu_162_p2(add_ln87_1_fu_162_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_ready),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg),
        .grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_15),
        .\indvar_flatten6_fu_106_reg[2] (\indvar_flatten6_fu_106_reg[2]_0 ),
        .\indvar_flatten6_fu_106_reg[4] (\indvar_flatten6_fu_106_reg_n_0_[4] ),
        .\indvar_flatten6_fu_106_reg[4]_0 (\indvar_flatten6_fu_106_reg_n_0_[1] ),
        .\indvar_flatten6_fu_106_reg[4]_1 (\indvar_flatten6_fu_106_reg_n_0_[0] ),
        .\indvar_flatten6_fu_106_reg[4]_2 (\indvar_flatten6_fu_106_reg_n_0_[2] ),
        .\indvar_flatten6_fu_106_reg[4]_3 (\indvar_flatten6_fu_106_reg_n_0_[3] ),
        .\indvar_flatten6_fu_106_reg[5] (\indvar_flatten6_fu_106_reg_n_0_[5] ),
        .\indvar_flatten6_fu_106_reg[8] (\indvar_flatten6_fu_106_reg_n_0_[8] ),
        .\indvar_flatten6_fu_106_reg[8]_0 (\indvar_flatten6_fu_106_reg_n_0_[6] ),
        .\indvar_flatten6_fu_106_reg[8]_1 (\indvar_flatten6_fu_106_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'hA3)) 
    \icmp_ln606_reg_538[0]_i_1__0 
       (.I0(\icmp_ln606_reg_538_reg[0]_0 ),
        .I1(\icmp_ln606_reg_538_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\icmp_ln606_reg_538[0]_i_1__0_n_0 ));
  FDRE \icmp_ln606_reg_538_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(\icmp_ln606_reg_538_reg[0]_0 ),
        .Q(icmp_ln606_reg_538_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln606_reg_538_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(icmp_ln606_reg_538_pp0_iter2_reg),
        .Q(icmp_ln606_reg_538_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln606_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln606_reg_538[0]_i_1__0_n_0 ),
        .Q(\icmp_ln606_reg_538_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \icmp_ln617_reg_557[0]_i_1__0 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[10]),
        .I2(exp_tmp_reg_528[5]),
        .I3(\icmp_ln617_reg_557[0]_i_2__0_n_0 ),
        .I4(\icmp_ln617_reg_557[0]_i_3__0_n_0 ),
        .I5(\icmp_ln617_reg_557[0]_i_4__0_n_0 ),
        .O(icmp_ln617_fu_277_p2));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln617_reg_557[0]_i_2__0 
       (.I0(exp_tmp_reg_528[7]),
        .I1(exp_tmp_reg_528[6]),
        .O(\icmp_ln617_reg_557[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln617_reg_557[0]_i_3__0 
       (.I0(exp_tmp_reg_528[1]),
        .I1(exp_tmp_reg_528[0]),
        .O(\icmp_ln617_reg_557[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln617_reg_557[0]_i_4__0 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[4]),
        .I2(exp_tmp_reg_528[9]),
        .I3(exp_tmp_reg_528[8]),
        .O(\icmp_ln617_reg_557[0]_i_4__0_n_0 ));
  FDRE \icmp_ln617_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln617_fu_277_p2),
        .Q(icmp_ln617_reg_557),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln620_reg_578[0]_i_1__0 
       (.I0(icmp_ln620_fu_307_p2),
        .I1(and_ln616_reg_568),
        .I2(\sext_ln616_reg_573_reg[0]_0 ),
        .I3(icmp_ln620_reg_578),
        .O(\icmp_ln620_reg_578[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015FFFFFF)) 
    \icmp_ln620_reg_578[0]_i_2__0 
       (.I0(sh_amt_reg_550[3]),
        .I1(sh_amt_reg_550[1]),
        .I2(sh_amt_reg_550[2]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[5]),
        .I5(\select_ln617_reg_583[23]_i_8__0_n_0 ),
        .O(icmp_ln620_fu_307_p2));
  FDRE \icmp_ln620_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln620_reg_578[0]_i_1__0_n_0 ),
        .Q(icmp_ln620_reg_578),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[0]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[1]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[2]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[3]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[4]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[5]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[6]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[7]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \indvar_flatten6_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .D(add_ln87_1_fu_162_p2[8]),
        .Q(\indvar_flatten6_fu_106_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[16]_i_1 
       (.I0(man_V_1_fu_232_p2[16]),
        .I1(zext_ln604_fu_228_p1[16]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[16]_i_3 
       (.I0(zext_ln604_fu_228_p1[16]),
        .O(\man_V_2_reg_545[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[16]_i_4 
       (.I0(zext_ln604_fu_228_p1[15]),
        .O(\man_V_2_reg_545[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[16]_i_5 
       (.I0(zext_ln604_fu_228_p1[14]),
        .O(\man_V_2_reg_545[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[16]_i_6 
       (.I0(zext_ln604_fu_228_p1[13]),
        .O(\man_V_2_reg_545[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[17]_i_1 
       (.I0(man_V_1_fu_232_p2[17]),
        .I1(zext_ln604_fu_228_p1[17]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[18]_i_1 
       (.I0(man_V_1_fu_232_p2[18]),
        .I1(zext_ln604_fu_228_p1[18]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[19]_i_1 
       (.I0(man_V_1_fu_232_p2[19]),
        .I1(zext_ln604_fu_228_p1[19]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[20]_i_1 
       (.I0(man_V_1_fu_232_p2[20]),
        .I1(zext_ln604_fu_228_p1[20]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[20]_i_3 
       (.I0(zext_ln604_fu_228_p1[20]),
        .O(\man_V_2_reg_545[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[20]_i_4 
       (.I0(zext_ln604_fu_228_p1[19]),
        .O(\man_V_2_reg_545[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[20]_i_5 
       (.I0(zext_ln604_fu_228_p1[18]),
        .O(\man_V_2_reg_545[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[20]_i_6 
       (.I0(zext_ln604_fu_228_p1[17]),
        .O(\man_V_2_reg_545[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[21]_i_1 
       (.I0(man_V_1_fu_232_p2[21]),
        .I1(zext_ln604_fu_228_p1[21]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[22]_i_1 
       (.I0(man_V_1_fu_232_p2[22]),
        .I1(zext_ln604_fu_228_p1[22]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[23]_i_1 
       (.I0(man_V_1_fu_232_p2[23]),
        .I1(zext_ln604_fu_228_p1[23]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[24]_i_1 
       (.I0(man_V_1_fu_232_p2[24]),
        .I1(zext_ln604_fu_228_p1[24]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[24]_i_3 
       (.I0(zext_ln604_fu_228_p1[24]),
        .O(\man_V_2_reg_545[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[24]_i_4 
       (.I0(zext_ln604_fu_228_p1[23]),
        .O(\man_V_2_reg_545[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[24]_i_5 
       (.I0(zext_ln604_fu_228_p1[22]),
        .O(\man_V_2_reg_545[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[24]_i_6 
       (.I0(zext_ln604_fu_228_p1[21]),
        .O(\man_V_2_reg_545[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[25]_i_1 
       (.I0(man_V_1_fu_232_p2[25]),
        .I1(zext_ln604_fu_228_p1[25]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[26]_i_1 
       (.I0(man_V_1_fu_232_p2[26]),
        .I1(zext_ln604_fu_228_p1[26]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[27]_i_1 
       (.I0(man_V_1_fu_232_p2[27]),
        .I1(zext_ln604_fu_228_p1[27]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[28]_i_1 
       (.I0(man_V_1_fu_232_p2[28]),
        .I1(zext_ln604_fu_228_p1[28]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[28]_i_3 
       (.I0(zext_ln604_fu_228_p1[28]),
        .O(\man_V_2_reg_545[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[28]_i_4 
       (.I0(zext_ln604_fu_228_p1[27]),
        .O(\man_V_2_reg_545[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[28]_i_5 
       (.I0(zext_ln604_fu_228_p1[26]),
        .O(\man_V_2_reg_545[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[28]_i_6 
       (.I0(zext_ln604_fu_228_p1[25]),
        .O(\man_V_2_reg_545[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[29]_i_1 
       (.I0(man_V_1_fu_232_p2[29]),
        .I1(zext_ln604_fu_228_p1[29]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[30]_i_1 
       (.I0(man_V_1_fu_232_p2[30]),
        .I1(zext_ln604_fu_228_p1[30]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[31]_i_1 
       (.I0(man_V_1_fu_232_p2[31]),
        .I1(zext_ln604_fu_228_p1[31]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[32]_i_1 
       (.I0(man_V_1_fu_232_p2[32]),
        .I1(zext_ln604_fu_228_p1[32]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[32]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[32]_i_3 
       (.I0(zext_ln604_fu_228_p1[32]),
        .O(\man_V_2_reg_545[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[32]_i_4 
       (.I0(zext_ln604_fu_228_p1[31]),
        .O(\man_V_2_reg_545[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[32]_i_5 
       (.I0(zext_ln604_fu_228_p1[30]),
        .O(\man_V_2_reg_545[32]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[32]_i_6 
       (.I0(zext_ln604_fu_228_p1[29]),
        .O(\man_V_2_reg_545[32]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[33]_i_1 
       (.I0(man_V_1_fu_232_p2[33]),
        .I1(zext_ln604_fu_228_p1[33]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[34]_i_1 
       (.I0(man_V_1_fu_232_p2[34]),
        .I1(zext_ln604_fu_228_p1[34]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[35]_i_1 
       (.I0(man_V_1_fu_232_p2[35]),
        .I1(zext_ln604_fu_228_p1[35]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[36]_i_1 
       (.I0(man_V_1_fu_232_p2[36]),
        .I1(zext_ln604_fu_228_p1[36]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[36]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[36]_i_3 
       (.I0(zext_ln604_fu_228_p1[36]),
        .O(\man_V_2_reg_545[36]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[36]_i_4 
       (.I0(zext_ln604_fu_228_p1[35]),
        .O(\man_V_2_reg_545[36]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[36]_i_5 
       (.I0(zext_ln604_fu_228_p1[34]),
        .O(\man_V_2_reg_545[36]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[36]_i_6 
       (.I0(zext_ln604_fu_228_p1[33]),
        .O(\man_V_2_reg_545[36]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[37]_i_1 
       (.I0(man_V_1_fu_232_p2[37]),
        .I1(zext_ln604_fu_228_p1[37]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[38]_i_1 
       (.I0(man_V_1_fu_232_p2[38]),
        .I1(zext_ln604_fu_228_p1[38]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[39]_i_1 
       (.I0(man_V_1_fu_232_p2[39]),
        .I1(zext_ln604_fu_228_p1[39]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[40]_i_1 
       (.I0(man_V_1_fu_232_p2[40]),
        .I1(zext_ln604_fu_228_p1[40]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[40]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[40]_i_3 
       (.I0(zext_ln604_fu_228_p1[40]),
        .O(\man_V_2_reg_545[40]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[40]_i_4 
       (.I0(zext_ln604_fu_228_p1[39]),
        .O(\man_V_2_reg_545[40]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[40]_i_5 
       (.I0(zext_ln604_fu_228_p1[38]),
        .O(\man_V_2_reg_545[40]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[40]_i_6 
       (.I0(zext_ln604_fu_228_p1[37]),
        .O(\man_V_2_reg_545[40]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[41]_i_1 
       (.I0(man_V_1_fu_232_p2[41]),
        .I1(zext_ln604_fu_228_p1[41]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[42]_i_1 
       (.I0(man_V_1_fu_232_p2[42]),
        .I1(zext_ln604_fu_228_p1[42]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[43]_i_1 
       (.I0(man_V_1_fu_232_p2[43]),
        .I1(zext_ln604_fu_228_p1[43]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[44]_i_1 
       (.I0(man_V_1_fu_232_p2[44]),
        .I1(zext_ln604_fu_228_p1[44]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[44]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[44]_i_3 
       (.I0(zext_ln604_fu_228_p1[44]),
        .O(\man_V_2_reg_545[44]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[44]_i_4 
       (.I0(zext_ln604_fu_228_p1[43]),
        .O(\man_V_2_reg_545[44]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[44]_i_5 
       (.I0(zext_ln604_fu_228_p1[42]),
        .O(\man_V_2_reg_545[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[44]_i_6 
       (.I0(zext_ln604_fu_228_p1[41]),
        .O(\man_V_2_reg_545[44]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[45]_i_1 
       (.I0(man_V_1_fu_232_p2[45]),
        .I1(zext_ln604_fu_228_p1[45]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[46]_i_1 
       (.I0(man_V_1_fu_232_p2[46]),
        .I1(zext_ln604_fu_228_p1[46]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[47]_i_1 
       (.I0(man_V_1_fu_232_p2[47]),
        .I1(zext_ln604_fu_228_p1[47]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[48]_i_1 
       (.I0(man_V_1_fu_232_p2[48]),
        .I1(zext_ln604_fu_228_p1[48]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[48]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[48]_i_3 
       (.I0(zext_ln604_fu_228_p1[48]),
        .O(\man_V_2_reg_545[48]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[48]_i_4 
       (.I0(zext_ln604_fu_228_p1[47]),
        .O(\man_V_2_reg_545[48]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[48]_i_5 
       (.I0(zext_ln604_fu_228_p1[46]),
        .O(\man_V_2_reg_545[48]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[48]_i_6 
       (.I0(zext_ln604_fu_228_p1[45]),
        .O(\man_V_2_reg_545[48]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[49]_i_1 
       (.I0(man_V_1_fu_232_p2[49]),
        .I1(zext_ln604_fu_228_p1[49]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[50]_i_1 
       (.I0(man_V_1_fu_232_p2[50]),
        .I1(zext_ln604_fu_228_p1[50]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_545[51]_i_1 
       (.I0(man_V_1_fu_232_p2[51]),
        .I1(zext_ln604_fu_228_p1[51]),
        .I2(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \man_V_2_reg_545[52]_i_1 
       (.I0(man_V_1_fu_232_p2[52]),
        .I1(p_Result_s_reg_523),
        .O(\man_V_2_reg_545[52]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[52]_i_3 
       (.I0(zext_ln604_fu_228_p1[51]),
        .O(\man_V_2_reg_545[52]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[52]_i_4 
       (.I0(zext_ln604_fu_228_p1[50]),
        .O(\man_V_2_reg_545[52]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_545[52]_i_5 
       (.I0(zext_ln604_fu_228_p1[49]),
        .O(\man_V_2_reg_545[52]_i_5_n_0 ));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[0]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[10]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[11]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[12]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[13]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[14]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[15]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[15]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[16]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[16]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[17]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[17]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[18]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[18]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[19]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[19]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[1]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[20]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[20]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[21]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[21]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[22]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[22]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[23]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[23]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[24] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[24]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[24]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[25] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[25]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[25]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[26] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[26]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[26]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[27] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[27]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[27]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[28] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[28]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[28]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[29] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[29]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[29]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[2]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[30] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[30]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[30]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[31] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[31]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[31]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[32] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[32]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[32]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[33] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[33]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[33]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[34] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[34]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[34]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[35] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[35]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[35]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[36] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[36]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[36]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[37] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[37]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[37]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[38] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[38]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[38]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[39] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[39]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[39]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[3]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[40] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[40]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[40]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[41] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[41]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[41]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[42] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[42]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[42]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[43] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[43]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[43]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[44] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[44]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[44]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[45] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[45]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[45]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[46] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[46]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[46]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[47] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[47]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[47]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[48] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[48]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[48]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[49] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[49]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[49]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[4]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[50] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[50]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[50]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[51] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[51]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[51]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[52] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[52]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[52]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[53] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(man_V_2_reg_545[53]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[53]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[5]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[6]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[7]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[8]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(trunc_ln618_reg_562[9]),
        .Q(man_V_2_reg_545_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[16]_i_1_n_0 ),
        .Q(man_V_2_reg_545[16]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[16]_i_2 
       (.CI(\trunc_ln618_reg_562_reg[9]_i_2__0_n_0 ),
        .CO({\man_V_2_reg_545_reg[16]_i_2_n_0 ,\man_V_2_reg_545_reg[16]_i_2_n_1 ,\man_V_2_reg_545_reg[16]_i_2_n_2 ,\man_V_2_reg_545_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[16:13]),
        .S({\man_V_2_reg_545[16]_i_3_n_0 ,\man_V_2_reg_545[16]_i_4_n_0 ,\man_V_2_reg_545[16]_i_5_n_0 ,\man_V_2_reg_545[16]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[17]_i_1_n_0 ),
        .Q(man_V_2_reg_545[17]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[18]_i_1_n_0 ),
        .Q(man_V_2_reg_545[18]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[19]_i_1_n_0 ),
        .Q(man_V_2_reg_545[19]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[20]_i_1_n_0 ),
        .Q(man_V_2_reg_545[20]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[20]_i_2 
       (.CI(\man_V_2_reg_545_reg[16]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[20]_i_2_n_0 ,\man_V_2_reg_545_reg[20]_i_2_n_1 ,\man_V_2_reg_545_reg[20]_i_2_n_2 ,\man_V_2_reg_545_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[20:17]),
        .S({\man_V_2_reg_545[20]_i_3_n_0 ,\man_V_2_reg_545[20]_i_4_n_0 ,\man_V_2_reg_545[20]_i_5_n_0 ,\man_V_2_reg_545[20]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[21]_i_1_n_0 ),
        .Q(man_V_2_reg_545[21]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[22]_i_1_n_0 ),
        .Q(man_V_2_reg_545[22]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[23]_i_1_n_0 ),
        .Q(man_V_2_reg_545[23]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[24]_i_1_n_0 ),
        .Q(man_V_2_reg_545[24]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[24]_i_2 
       (.CI(\man_V_2_reg_545_reg[20]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[24]_i_2_n_0 ,\man_V_2_reg_545_reg[24]_i_2_n_1 ,\man_V_2_reg_545_reg[24]_i_2_n_2 ,\man_V_2_reg_545_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[24:21]),
        .S({\man_V_2_reg_545[24]_i_3_n_0 ,\man_V_2_reg_545[24]_i_4_n_0 ,\man_V_2_reg_545[24]_i_5_n_0 ,\man_V_2_reg_545[24]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[25]_i_1_n_0 ),
        .Q(man_V_2_reg_545[25]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[26]_i_1_n_0 ),
        .Q(man_V_2_reg_545[26]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[27]_i_1_n_0 ),
        .Q(man_V_2_reg_545[27]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[28]_i_1_n_0 ),
        .Q(man_V_2_reg_545[28]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[28]_i_2 
       (.CI(\man_V_2_reg_545_reg[24]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[28]_i_2_n_0 ,\man_V_2_reg_545_reg[28]_i_2_n_1 ,\man_V_2_reg_545_reg[28]_i_2_n_2 ,\man_V_2_reg_545_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[28:25]),
        .S({\man_V_2_reg_545[28]_i_3_n_0 ,\man_V_2_reg_545[28]_i_4_n_0 ,\man_V_2_reg_545[28]_i_5_n_0 ,\man_V_2_reg_545[28]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[29]_i_1_n_0 ),
        .Q(man_V_2_reg_545[29]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[30]_i_1_n_0 ),
        .Q(man_V_2_reg_545[30]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[31]_i_1_n_0 ),
        .Q(man_V_2_reg_545[31]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[32]_i_1_n_0 ),
        .Q(man_V_2_reg_545[32]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[32]_i_2 
       (.CI(\man_V_2_reg_545_reg[28]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[32]_i_2_n_0 ,\man_V_2_reg_545_reg[32]_i_2_n_1 ,\man_V_2_reg_545_reg[32]_i_2_n_2 ,\man_V_2_reg_545_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[32:29]),
        .S({\man_V_2_reg_545[32]_i_3_n_0 ,\man_V_2_reg_545[32]_i_4_n_0 ,\man_V_2_reg_545[32]_i_5_n_0 ,\man_V_2_reg_545[32]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[33]_i_1_n_0 ),
        .Q(man_V_2_reg_545[33]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[34]_i_1_n_0 ),
        .Q(man_V_2_reg_545[34]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[35]_i_1_n_0 ),
        .Q(man_V_2_reg_545[35]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[36]_i_1_n_0 ),
        .Q(man_V_2_reg_545[36]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[36]_i_2 
       (.CI(\man_V_2_reg_545_reg[32]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[36]_i_2_n_0 ,\man_V_2_reg_545_reg[36]_i_2_n_1 ,\man_V_2_reg_545_reg[36]_i_2_n_2 ,\man_V_2_reg_545_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[36:33]),
        .S({\man_V_2_reg_545[36]_i_3_n_0 ,\man_V_2_reg_545[36]_i_4_n_0 ,\man_V_2_reg_545[36]_i_5_n_0 ,\man_V_2_reg_545[36]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[37]_i_1_n_0 ),
        .Q(man_V_2_reg_545[37]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[38]_i_1_n_0 ),
        .Q(man_V_2_reg_545[38]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[39]_i_1_n_0 ),
        .Q(man_V_2_reg_545[39]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[40]_i_1_n_0 ),
        .Q(man_V_2_reg_545[40]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[40]_i_2 
       (.CI(\man_V_2_reg_545_reg[36]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[40]_i_2_n_0 ,\man_V_2_reg_545_reg[40]_i_2_n_1 ,\man_V_2_reg_545_reg[40]_i_2_n_2 ,\man_V_2_reg_545_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[40:37]),
        .S({\man_V_2_reg_545[40]_i_3_n_0 ,\man_V_2_reg_545[40]_i_4_n_0 ,\man_V_2_reg_545[40]_i_5_n_0 ,\man_V_2_reg_545[40]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[41]_i_1_n_0 ),
        .Q(man_V_2_reg_545[41]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[42]_i_1_n_0 ),
        .Q(man_V_2_reg_545[42]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[43]_i_1_n_0 ),
        .Q(man_V_2_reg_545[43]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[44]_i_1_n_0 ),
        .Q(man_V_2_reg_545[44]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[44]_i_2 
       (.CI(\man_V_2_reg_545_reg[40]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[44]_i_2_n_0 ,\man_V_2_reg_545_reg[44]_i_2_n_1 ,\man_V_2_reg_545_reg[44]_i_2_n_2 ,\man_V_2_reg_545_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[44:41]),
        .S({\man_V_2_reg_545[44]_i_3_n_0 ,\man_V_2_reg_545[44]_i_4_n_0 ,\man_V_2_reg_545[44]_i_5_n_0 ,\man_V_2_reg_545[44]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[45]_i_1_n_0 ),
        .Q(man_V_2_reg_545[45]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[46]_i_1_n_0 ),
        .Q(man_V_2_reg_545[46]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[47]_i_1_n_0 ),
        .Q(man_V_2_reg_545[47]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[48]_i_1_n_0 ),
        .Q(man_V_2_reg_545[48]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[48]_i_2 
       (.CI(\man_V_2_reg_545_reg[44]_i_2_n_0 ),
        .CO({\man_V_2_reg_545_reg[48]_i_2_n_0 ,\man_V_2_reg_545_reg[48]_i_2_n_1 ,\man_V_2_reg_545_reg[48]_i_2_n_2 ,\man_V_2_reg_545_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[48:45]),
        .S({\man_V_2_reg_545[48]_i_3_n_0 ,\man_V_2_reg_545[48]_i_4_n_0 ,\man_V_2_reg_545[48]_i_5_n_0 ,\man_V_2_reg_545[48]_i_6_n_0 }));
  FDRE \man_V_2_reg_545_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[49]_i_1_n_0 ),
        .Q(man_V_2_reg_545[49]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[50]_i_1_n_0 ),
        .Q(man_V_2_reg_545[50]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[51]_i_1_n_0 ),
        .Q(man_V_2_reg_545[51]),
        .R(1'b0));
  FDRE \man_V_2_reg_545_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\man_V_2_reg_545[52]_i_1_n_0 ),
        .Q(man_V_2_reg_545[52]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_545_reg[52]_i_2 
       (.CI(\man_V_2_reg_545_reg[48]_i_2_n_0 ),
        .CO({man_V_1_fu_232_p2[52],\NLW_man_V_2_reg_545_reg[52]_i_2_CO_UNCONNECTED [2],\man_V_2_reg_545_reg[52]_i_2_n_2 ,\man_V_2_reg_545_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_man_V_2_reg_545_reg[52]_i_2_O_UNCONNECTED [3],man_V_1_fu_232_p2[51:49]}),
        .S({1'b1,\man_V_2_reg_545[52]_i_3_n_0 ,\man_V_2_reg_545[52]_i_4_n_0 ,\man_V_2_reg_545[52]_i_5_n_0 }));
  FDRE \man_V_2_reg_545_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(p_Result_s_reg_523),
        .Q(man_V_2_reg_545[53]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75/p_0_reg_513_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75/p_0_reg_513_pp0_iter2_reg_reg[31]_srl2 " *) 
  SRL16E \p_0_reg_513_pp0_iter2_reg_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .CLK(ap_clk),
        .D(p_0_reg_513),
        .Q(\p_0_reg_513_pp0_iter2_reg_reg[31]_srl2_n_0 ));
  FDRE \p_0_reg_513_pp0_iter3_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(\p_0_reg_513_pp0_iter2_reg_reg[31]_srl2_n_0 ),
        .Q(select_ln623_fu_440_p30),
        .R(1'b0));
  FDRE \p_0_reg_513_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_0_reg_513_reg[31]_0 ),
        .Q(p_0_reg_513),
        .R(1'b0));
  FDRE \p_Result_s_reg_523_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[63]),
        .Q(p_Result_s_reg_523),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA9AAAAAA)) 
    \row_fu_102[0]_i_1__0 
       (.I0(row_fu_102_reg[0]),
        .I1(\col_fu_98_reg_n_0_[0] ),
        .I2(select_ln87_fu_369_p3[1]),
        .I3(\col_fu_98_reg_n_0_[4] ),
        .I4(\col_fu_98_reg_n_0_[2] ),
        .I5(select_ln87_fu_369_p3[3]),
        .O(select_ln87_1_fu_377_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \row_fu_102[1]_i_1__0 
       (.I0(row_fu_102_reg[1]),
        .I1(\row_fu_102[4]_i_2__0_n_0 ),
        .I2(row_fu_102_reg[0]),
        .O(select_ln87_1_fu_377_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_102[2]_i_1__0 
       (.I0(row_fu_102_reg[0]),
        .I1(\row_fu_102[4]_i_2__0_n_0 ),
        .I2(row_fu_102_reg[1]),
        .I3(row_fu_102_reg[2]),
        .O(select_ln87_1_fu_377_p3[2]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \row_fu_102[3]_i_1__0 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .O(select_ln87_1_fu_377_p3[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \row_fu_102[4]_i_1__0 
       (.I0(row_fu_102_reg[3]),
        .I1(row_fu_102_reg[0]),
        .I2(\row_fu_102[4]_i_2__0_n_0 ),
        .I3(row_fu_102_reg[1]),
        .I4(row_fu_102_reg[2]),
        .I5(row_fu_102_reg[4]),
        .O(select_ln87_1_fu_377_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \row_fu_102[4]_i_2__0 
       (.I0(\col_fu_98_reg_n_0_[0] ),
        .I1(select_ln87_fu_369_p3[1]),
        .I2(\col_fu_98_reg_n_0_[4] ),
        .I3(\col_fu_98_reg_n_0_[2] ),
        .I4(select_ln87_fu_369_p3[3]),
        .O(\row_fu_102[4]_i_2__0_n_0 ));
  FDRE \row_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln87_1_fu_377_p3[0]),
        .Q(row_fu_102_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln87_1_fu_377_p3[1]),
        .Q(row_fu_102_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln87_1_fu_377_p3[2]),
        .Q(row_fu_102_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln87_1_fu_377_p3[3]),
        .Q(row_fu_102_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \row_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_98),
        .D(select_ln87_1_fu_377_p3[4]),
        .Q(row_fu_102_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT6 #(
    .INIT(64'hFFE2FFFFFFE20000)) 
    \select_ln606_reg_593[0]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(icmp_ln620_reg_578),
        .I2(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I3(\select_ln606_reg_593[0]_i_3__0_n_0 ),
        .I4(and_ln616_reg_568_pp0_iter3_reg),
        .I5(\select_ln617_reg_583_reg_n_0_[0] ),
        .O(select_ln616_fu_455_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln606_reg_593[0]_i_2__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[53]),
        .I1(\select_ln606_reg_593[0]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h88888000)) 
    \select_ln606_reg_593[0]_i_3__0 
       (.I0(icmp_ln620_reg_578),
        .I1(\select_ln606_reg_593[0]_i_4__0_n_0 ),
        .I2(\select_ln606_reg_593[1]_i_3__0_n_0 ),
        .I3(sext_ln616_reg_573[0]),
        .I4(\select_ln606_reg_593[0]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln606_reg_593[0]_i_4__0 
       (.I0(sext_ln616_reg_573[8]),
        .I1(sext_ln616_reg_573[9]),
        .I2(sext_ln616_reg_573[6]),
        .I3(sext_ln616_reg_573[7]),
        .I4(sext_ln616_reg_573[11]),
        .I5(sext_ln616_reg_573[10]),
        .O(\select_ln606_reg_593[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \select_ln606_reg_593[0]_i_5__0 
       (.I0(\select_ln606_reg_593[2]_i_4__0_n_0 ),
        .I1(\select_ln606_reg_593[0]_i_6__0_n_0 ),
        .I2(sext_ln616_reg_573[0]),
        .I3(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[0]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[0]_i_6__0 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[0]_i_7__0_n_0 ),
        .I2(\select_ln606_reg_593[8]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[4]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[0]_i_7__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[0]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[32]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[48]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[16]),
        .O(\select_ln606_reg_593[0]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[10]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[10] ),
        .I2(\select_ln606_reg_593[10]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[10]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[10]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[11]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[10]_i_3__0 
       (.I0(\select_ln606_reg_593[12]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[10]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[10]_i_4__0 
       (.I0(\select_ln606_reg_593[22]_i_6__0_n_0 ),
        .I1(\select_ln606_reg_593[14]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[18]_i_5__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[10]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[10]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[10]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[42]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[26]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[10]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[11]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[11] ),
        .I2(\select_ln606_reg_593[11]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[11]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[11]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[12]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[11]_i_3__0 
       (.I0(\select_ln606_reg_593[13]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[11]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[11]_i_4__0 
       (.I0(\select_ln606_reg_593[19]_i_7__0_n_0 ),
        .I1(\select_ln606_reg_593[15]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[19]_i_8__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[11]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[11]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[11]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[43]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[27]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[12]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[12] ),
        .I2(\select_ln606_reg_593[12]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[12]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[12]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[13]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[12]_i_3__0 
       (.I0(\select_ln606_reg_593[14]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[12]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[12]_i_4__0 
       (.I0(\select_ln606_reg_593[20]_i_7__0_n_0 ),
        .I1(\select_ln606_reg_593[16]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[20]_i_8__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[12]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[12]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[12]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[44]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[28]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[13]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[13] ),
        .I2(\select_ln606_reg_593[13]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[13]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[13]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[14]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[13]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[13]_i_3__0 
       (.I0(\select_ln606_reg_593[15]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[13]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[13]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_21__0_n_0 ),
        .I1(\select_ln606_reg_593[17]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[21]_i_5__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[13]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[13]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[13]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[45]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[29]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[13]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[14]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[14] ),
        .I2(\select_ln606_reg_593[14]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[14]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[14]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[15]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[14]_i_3__0 
       (.I0(\select_ln606_reg_593[16]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[14]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[14]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_15__0_n_0 ),
        .I1(\select_ln606_reg_593[18]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[22]_i_6__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[14]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[14]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[14]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[46]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[30]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[14]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[15]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[15] ),
        .I2(\select_ln606_reg_593[15]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[15]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[15]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[16]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[15]_i_3__0 
       (.I0(\select_ln606_reg_593[17]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[15]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[15]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_18__0_n_0 ),
        .I1(\select_ln606_reg_593[19]_i_8__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[19]_i_7__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[15]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[15]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[15]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[47]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[31]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[16]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[16] ),
        .I2(\select_ln606_reg_593[16]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[16]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[16]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[17]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[16]_i_3__0 
       (.I0(\select_ln606_reg_593[18]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[16]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[16]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_16__0_n_0 ),
        .I1(\select_ln606_reg_593[20]_i_8__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[20]_i_7__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[16]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[16]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[32]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[48]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[16]),
        .O(\select_ln606_reg_593[16]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[17]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[17] ),
        .I2(\select_ln606_reg_593[17]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[17]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[17]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[18]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[17]_i_3__0 
       (.I0(\select_ln606_reg_593[19]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[19]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[17]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[17]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_22__0_n_0 ),
        .I1(\select_ln606_reg_593[21]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[23]_i_21__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[17]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[17]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[33]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[49]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[17]),
        .O(\select_ln606_reg_593[17]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[18]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[18] ),
        .I2(\select_ln606_reg_593[18]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[18]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[18]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[19]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[18]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[18]_i_3__0 
       (.I0(\select_ln606_reg_593[20]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[20]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[18]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[18]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_13__0_n_0 ),
        .I1(\select_ln606_reg_593[22]_i_6__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[23]_i_15__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[18]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[18]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[34]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[50]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[18]),
        .O(\select_ln606_reg_593[18]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[19]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[19] ),
        .I2(\select_ln606_reg_593[19]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[19]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[19]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[20]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \select_ln606_reg_593[19]_i_3__0 
       (.I0(\select_ln606_reg_593[19]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[19]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_11__0_n_0 ),
        .I4(\select_ln606_reg_593[21]_i_4__0_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[19]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[19]_i_4__0 
       (.I0(\select_ln606_reg_593[19]_i_6__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[19]_i_7__0_n_0 ),
        .O(\select_ln606_reg_593[19]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[19]_i_5__0 
       (.I0(\select_ln606_reg_593[23]_i_18__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[19]_i_8__0_n_0 ),
        .O(\select_ln606_reg_593[19]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[19]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[47]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[31]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[19]_i_7__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[39]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[23]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[19]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[19]_i_8__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[35]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[51]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[19]),
        .O(\select_ln606_reg_593[19]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[1]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[1] ),
        .I2(\select_ln606_reg_593[1]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[1]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[1]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[2]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[1]_i_3__0 
       (.I0(\select_ln606_reg_593[3]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[1]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[1]_i_4__0 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[1]_i_5__0_n_0 ),
        .I2(\select_ln606_reg_593[9]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[5]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[1]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[1]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[33]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[49]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[17]),
        .O(\select_ln606_reg_593[1]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[20]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[20] ),
        .I2(\select_ln606_reg_593[20]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[20]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[20]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[21]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \select_ln606_reg_593[20]_i_3__0 
       (.I0(\select_ln606_reg_593[20]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[20]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_8__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_5__0_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[20]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[20]_i_4__0 
       (.I0(\select_ln606_reg_593[20]_i_6__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[20]_i_7__0_n_0 ),
        .O(\select_ln606_reg_593[20]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[20]_i_5__0 
       (.I0(\select_ln606_reg_593[23]_i_16__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[20]_i_8__0_n_0 ),
        .O(\select_ln606_reg_593[20]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[20]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[48]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[32]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[20]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[20]_i_7__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[40]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[24]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[20]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \select_ln606_reg_593[20]_i_8__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[36]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[53]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[52]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[20]),
        .O(\select_ln606_reg_593[20]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[21]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[21] ),
        .I2(\select_ln606_reg_593[21]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[21]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[21]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[22]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[21]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[21]_i_3__0 
       (.I0(\select_ln606_reg_593[23]_i_11__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[21]_i_4__0_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_10__0_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[21]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[21]_i_4__0 
       (.I0(\select_ln606_reg_593[23]_i_22__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[21]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[21]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[21]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[37]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[21]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[21]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[22]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[22] ),
        .I2(\select_ln606_reg_593[22]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[22]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[22]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_5__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[22]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[22]_i_3__0 
       (.I0(\select_ln606_reg_593[23]_i_8__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[22]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_9__0_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[22]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln606_reg_593[22]_i_4__0 
       (.I0(\select_ln606_reg_593[0]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[0]),
        .O(\select_ln606_reg_593[22]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[22]_i_5__0 
       (.I0(\select_ln606_reg_593[23]_i_13__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[22]_i_6__0_n_0 ),
        .O(\select_ln606_reg_593[22]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[22]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[38]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[22]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[22]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \select_ln606_reg_593[23]_i_10__0 
       (.I0(\select_ln606_reg_593[19]_i_4__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_18__0_n_0 ),
        .I2(\select_ln606_reg_593[23]_i_19__0_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(sext_ln616_reg_573[3]),
        .O(\select_ln606_reg_593[23]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[23]_i_11__0 
       (.I0(\select_ln606_reg_593[23]_i_20__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[23]_i_21__0_n_0 ),
        .O(\select_ln606_reg_593[23]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFCAA00AA30AA)) 
    \select_ln606_reg_593[23]_i_12__0 
       (.I0(\select_ln606_reg_593[23]_i_22__0_n_0 ),
        .I1(sext_ln616_reg_573[5]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[37]),
        .I3(sext_ln616_reg_573[3]),
        .I4(sext_ln616_reg_573[4]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_13__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[46]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[30]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_14__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[50]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[34]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_15__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[42]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[26]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_16__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[44]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[28]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_17__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[52]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[36]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_18__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[43]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[27]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_18__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_19__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[51]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[35]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln606_reg_593[23]_i_1__0 
       (.I0(icmp_ln606_reg_538_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(select_ln606_reg_593));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_20__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[49]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[33]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_21__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[41]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[25]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \select_ln606_reg_593[23]_i_22__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[45]),
        .I1(sext_ln616_reg_573[4]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[29]),
        .I3(sext_ln616_reg_573[5]),
        .I4(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4F40)) 
    \select_ln606_reg_593[23]_i_2__0 
       (.I0(icmp_ln620_reg_578),
        .I1(select_ln623_fu_440_p30),
        .I2(and_ln616_reg_568_pp0_iter3_reg),
        .I3(\select_ln617_reg_583_reg_n_0_[23] ),
        .I4(\select_ln606_reg_593[23]_i_3__0_n_0 ),
        .O(select_ln616_fu_455_p3[23]));
  LUT6 #(
    .INIT(64'h8888888888808080)) 
    \select_ln606_reg_593[23]_i_3__0 
       (.I0(icmp_ln620_reg_578),
        .I1(and_ln616_reg_568_pp0_iter3_reg),
        .I2(\select_ln606_reg_593[23]_i_4__0_n_0 ),
        .I3(\select_ln606_reg_593[23]_i_5__0_n_0 ),
        .I4(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I5(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .O(\select_ln606_reg_593[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \select_ln606_reg_593[23]_i_4__0 
       (.I0(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(sext_ln616_reg_573[1]),
        .I3(\select_ln606_reg_593[23]_i_7__0_n_0 ),
        .I4(\select_ln606_reg_593[23]_i_8__0_n_0 ),
        .I5(\select_ln606_reg_593[23]_i_9__0_n_0 ),
        .O(\select_ln606_reg_593[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \select_ln606_reg_593[23]_i_5__0 
       (.I0(\select_ln606_reg_593[23]_i_10__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_11__0_n_0 ),
        .I2(\select_ln606_reg_593[23]_i_12__0_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(sext_ln616_reg_573[2]),
        .O(\select_ln606_reg_593[23]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln606_reg_593[23]_i_6__0 
       (.I0(\select_ln606_reg_593[0]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[0]),
        .O(\select_ln606_reg_593[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFCAA00AA30AA)) 
    \select_ln606_reg_593[23]_i_7__0 
       (.I0(\select_ln606_reg_593[23]_i_13__0_n_0 ),
        .I1(sext_ln616_reg_573[5]),
        .I2(man_V_2_reg_545_pp0_iter3_reg[38]),
        .I3(sext_ln616_reg_573[3]),
        .I4(sext_ln616_reg_573[4]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[23]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[23]_i_8__0 
       (.I0(\select_ln606_reg_593[23]_i_14__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[23]_i_15__0_n_0 ),
        .O(\select_ln606_reg_593[23]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \select_ln606_reg_593[23]_i_9__0 
       (.I0(\select_ln606_reg_593[20]_i_4__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_16__0_n_0 ),
        .I2(\select_ln606_reg_593[23]_i_17__0_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(sext_ln616_reg_573[3]),
        .O(\select_ln606_reg_593[23]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[2]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[2] ),
        .I2(\select_ln606_reg_593[2]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[2]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[2]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[3]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[2]_i_3__0 
       (.I0(\select_ln606_reg_593[4]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[4]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[2]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[2]_i_4__0 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[2]_i_5__0_n_0 ),
        .I2(\select_ln606_reg_593[10]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[6]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[2]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[2]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[34]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[50]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[18]),
        .O(\select_ln606_reg_593[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[3]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[3] ),
        .I2(\select_ln606_reg_593[3]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[3]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[3]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[4]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln606_reg_593[3]_i_3__0 
       (.I0(\select_ln606_reg_593[5]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[5]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[1]),
        .I4(\select_ln606_reg_593[3]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \select_ln606_reg_593[3]_i_4__0 
       (.I0(sext_ln616_reg_573[3]),
        .I1(\select_ln606_reg_593[3]_i_5__0_n_0 ),
        .I2(\select_ln606_reg_593[11]_i_5__0_n_0 ),
        .I3(sext_ln616_reg_573[2]),
        .I4(\select_ln606_reg_593[7]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[3]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[3]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[35]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[51]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[19]),
        .O(\select_ln606_reg_593[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[4]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[4] ),
        .I2(\select_ln606_reg_593[4]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[4]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[4]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[5]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \select_ln606_reg_593[4]_i_3__0 
       (.I0(\select_ln606_reg_593[4]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[4]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[6]_i_4__0_n_0 ),
        .I4(\select_ln606_reg_593[6]_i_5__0_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[4]_i_4__0 
       (.I0(\select_ln606_reg_593[16]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[8]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[4]_i_5__0 
       (.I0(\select_ln606_reg_593[12]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[4]_i_6__0_n_0 ),
        .O(\select_ln606_reg_593[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \select_ln606_reg_593[4]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[4]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[36]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[52]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[20]),
        .O(\select_ln606_reg_593[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[5]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[5] ),
        .I2(\select_ln606_reg_593[5]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[5]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[5]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[6]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \select_ln606_reg_593[5]_i_3__0 
       (.I0(\select_ln606_reg_593[7]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[7]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[5]_i_4__0_n_0 ),
        .I4(\select_ln606_reg_593[5]_i_5__0_n_0 ),
        .I5(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[5]_i_4__0 
       (.I0(\select_ln606_reg_593[17]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[9]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[5]_i_5__0 
       (.I0(\select_ln606_reg_593[13]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[5]_i_6__0_n_0 ),
        .O(\select_ln606_reg_593[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[5]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[5]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[37]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[21]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[5]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[6]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[6] ),
        .I2(\select_ln606_reg_593[6]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[6]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[6]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[7]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[6]_i_3__0 
       (.I0(\select_ln606_reg_593[6]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[6]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[8]_i_4__0_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[6]_i_4__0 
       (.I0(\select_ln606_reg_593[18]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[10]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[6]_i_5__0 
       (.I0(\select_ln606_reg_593[14]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[6]_i_6__0_n_0 ),
        .O(\select_ln606_reg_593[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[6]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[6]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[38]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[22]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[6]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[7]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[7] ),
        .I2(\select_ln606_reg_593[7]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[7]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[7]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[8]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln606_reg_593[7]_i_3__0 
       (.I0(\select_ln606_reg_593[7]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[2]),
        .I2(\select_ln606_reg_593[7]_i_5__0_n_0 ),
        .I3(\select_ln606_reg_593[9]_i_4__0_n_0 ),
        .I4(sext_ln616_reg_573[1]),
        .O(\select_ln606_reg_593[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[7]_i_4__0 
       (.I0(\select_ln606_reg_593[19]_i_8__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[11]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[7]_i_5__0 
       (.I0(\select_ln606_reg_593[15]_i_5__0_n_0 ),
        .I1(sext_ln616_reg_573[3]),
        .I2(\select_ln606_reg_593[7]_i_6__0_n_0 ),
        .O(\select_ln606_reg_593[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[7]_i_6__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[7]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[39]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[23]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[8]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[8] ),
        .I2(\select_ln606_reg_593[8]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[8]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[8]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[9]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[8]_i_3__0 
       (.I0(\select_ln606_reg_593[10]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[8]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[8]_i_4__0 
       (.I0(\select_ln606_reg_593[20]_i_8__0_n_0 ),
        .I1(\select_ln606_reg_593[12]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[16]_i_5__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[8]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[8]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[8]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[40]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[24]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAACC)) 
    \select_ln606_reg_593[9]_i_1__0 
       (.I0(select_ln623_fu_440_p30),
        .I1(\select_ln617_reg_583_reg_n_0_[9] ),
        .I2(\select_ln606_reg_593[9]_i_2__0_n_0 ),
        .I3(and_ln616_reg_568_pp0_iter3_reg),
        .I4(icmp_ln620_reg_578),
        .O(select_ln616_fu_455_p3[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \select_ln606_reg_593[9]_i_2__0 
       (.I0(\select_ln606_reg_593[0]_i_2__0_n_0 ),
        .I1(\select_ln606_reg_593[23]_i_6__0_n_0 ),
        .I2(\select_ln606_reg_593[9]_i_3__0_n_0 ),
        .I3(\select_ln606_reg_593[10]_i_3__0_n_0 ),
        .I4(\select_ln606_reg_593[22]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln606_reg_593[9]_i_3__0 
       (.I0(\select_ln606_reg_593[11]_i_4__0_n_0 ),
        .I1(sext_ln616_reg_573[1]),
        .I2(\select_ln606_reg_593[9]_i_4__0_n_0 ),
        .O(\select_ln606_reg_593[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln606_reg_593[9]_i_4__0 
       (.I0(\select_ln606_reg_593[21]_i_5__0_n_0 ),
        .I1(\select_ln606_reg_593[13]_i_5__0_n_0 ),
        .I2(sext_ln616_reg_573[2]),
        .I3(\select_ln606_reg_593[17]_i_5__0_n_0 ),
        .I4(sext_ln616_reg_573[3]),
        .I5(\select_ln606_reg_593[9]_i_5__0_n_0 ),
        .O(\select_ln606_reg_593[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \select_ln606_reg_593[9]_i_5__0 
       (.I0(man_V_2_reg_545_pp0_iter3_reg[9]),
        .I1(man_V_2_reg_545_pp0_iter3_reg[41]),
        .I2(sext_ln616_reg_573[4]),
        .I3(man_V_2_reg_545_pp0_iter3_reg[25]),
        .I4(sext_ln616_reg_573[5]),
        .I5(man_V_2_reg_545_pp0_iter3_reg[53]),
        .O(\select_ln606_reg_593[9]_i_5__0_n_0 ));
  FDRE \select_ln606_reg_593_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[0]),
        .Q(\select_ln606_reg_593_reg[23]_0 [0]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[10]),
        .Q(\select_ln606_reg_593_reg[23]_0 [10]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[11]),
        .Q(\select_ln606_reg_593_reg[23]_0 [11]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[12]),
        .Q(\select_ln606_reg_593_reg[23]_0 [12]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[13]),
        .Q(\select_ln606_reg_593_reg[23]_0 [13]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[14]),
        .Q(\select_ln606_reg_593_reg[23]_0 [14]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[15]),
        .Q(\select_ln606_reg_593_reg[23]_0 [15]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[16]),
        .Q(\select_ln606_reg_593_reg[23]_0 [16]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[17]),
        .Q(\select_ln606_reg_593_reg[23]_0 [17]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[18]),
        .Q(\select_ln606_reg_593_reg[23]_0 [18]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[19]),
        .Q(\select_ln606_reg_593_reg[23]_0 [19]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[1]),
        .Q(\select_ln606_reg_593_reg[23]_0 [1]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[20]),
        .Q(\select_ln606_reg_593_reg[23]_0 [20]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[21]),
        .Q(\select_ln606_reg_593_reg[23]_0 [21]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[22]),
        .Q(\select_ln606_reg_593_reg[23]_0 [22]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[23]),
        .Q(\select_ln606_reg_593_reg[23]_0 [23]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[2]),
        .Q(\select_ln606_reg_593_reg[23]_0 [2]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[3]),
        .Q(\select_ln606_reg_593_reg[23]_0 [3]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[4]),
        .Q(\select_ln606_reg_593_reg[23]_0 [4]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[5]),
        .Q(\select_ln606_reg_593_reg[23]_0 [5]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[6]),
        .Q(\select_ln606_reg_593_reg[23]_0 [6]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[7]),
        .Q(\select_ln606_reg_593_reg[23]_0 [7]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[8]),
        .Q(\select_ln606_reg_593_reg[23]_0 [8]),
        .R(select_ln606_reg_593));
  FDRE \select_ln606_reg_593_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(select_ln616_fu_455_p3[9]),
        .Q(\select_ln606_reg_593_reg[23]_0 [9]),
        .R(select_ln606_reg_593));
  LUT6 #(
    .INIT(64'h202020202020EF20)) 
    \select_ln617_reg_583[0]_i_1__0 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(icmp_ln606_reg_538_pp0_iter2_reg),
        .I2(icmp_ln617_reg_557),
        .I3(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[1]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[0]));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[10]_i_1__0 
       (.I0(trunc_ln618_reg_562[10]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[11]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[10]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[10]_i_2__0 
       (.I0(\select_ln617_reg_583[10]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[12]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \select_ln617_reg_583[10]_i_3__0 
       (.I0(trunc_ln618_reg_562[3]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[3]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[7]),
        .O(\select_ln617_reg_583[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[11]_i_1__0 
       (.I0(trunc_ln618_reg_562[11]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[12]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[11]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[11]_i_2__0 
       (.I0(\select_ln617_reg_583[11]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[13]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0FFF5F5F3F3)) 
    \select_ln617_reg_583[11]_i_3__0 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(trunc_ln618_reg_562[8]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[4]),
        .I4(sh_amt_reg_550[3]),
        .I5(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[12]_i_1__0 
       (.I0(trunc_ln618_reg_562[12]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[13]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[12]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[12]_i_2__0 
       (.I0(\select_ln617_reg_583[12]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[14]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \select_ln617_reg_583[12]_i_3__0 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(sh_amt_reg_550[2]),
        .I2(trunc_ln618_reg_562[1]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(trunc_ln618_reg_562[9]),
        .O(\select_ln617_reg_583[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[13]_i_1__0 
       (.I0(trunc_ln618_reg_562[13]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[14]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[13]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[13]_i_2__0 
       (.I0(\select_ln617_reg_583[13]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[15]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \select_ln617_reg_583[13]_i_3__0 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(sh_amt_reg_550[2]),
        .I2(trunc_ln618_reg_562[2]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(trunc_ln618_reg_562[10]),
        .O(\select_ln617_reg_583[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[14]_i_1__0 
       (.I0(trunc_ln618_reg_562[14]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[15]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[14]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[14]_i_2__0 
       (.I0(\select_ln617_reg_583[14]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[16]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \select_ln617_reg_583[14]_i_3__0 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(sh_amt_reg_550[2]),
        .I2(trunc_ln618_reg_562[3]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(trunc_ln618_reg_562[11]),
        .O(\select_ln617_reg_583[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[15]_i_1__0 
       (.I0(trunc_ln618_reg_562[15]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[16]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[15]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[15]_i_2__0 
       (.I0(\select_ln617_reg_583[15]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[17]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFF47FF47)) 
    \select_ln617_reg_583[15]_i_3__0 
       (.I0(trunc_ln618_reg_562[4]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[12]),
        .I3(sh_amt_reg_550[4]),
        .I4(\select_ln617_reg_583[15]_i_4__0_n_0 ),
        .I5(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[15]_i_4__0 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[8]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[16]_i_1__0 
       (.I0(man_V_2_reg_545[16]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[16]_i_2__0_n_0 ),
        .I5(\select_ln617_reg_583[17]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[16]_i_2__0 
       (.I0(\select_ln617_reg_583[16]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[18]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F70000F4F7FFFF)) 
    \select_ln617_reg_583[16]_i_3__0 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[9]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[16]_i_4__0_n_0 ),
        .O(\select_ln617_reg_583[16]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[16]_i_4__0 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[13]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[17]_i_1__0 
       (.I0(man_V_2_reg_545[17]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[18]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[17]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln617_reg_583[17]_i_2__0 
       (.I0(\select_ln617_reg_583[17]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[19]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F70000F4F7FFFF)) 
    \select_ln617_reg_583[17]_i_3__0 
       (.I0(trunc_ln618_reg_562[2]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[10]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[17]_i_4__0_n_0 ),
        .O(\select_ln617_reg_583[17]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[17]_i_4__0 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[14]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[18]_i_1__0 
       (.I0(man_V_2_reg_545[18]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[19]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[18]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln617_reg_583[18]_i_2__0 
       (.I0(\select_ln617_reg_583[18]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[20]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F70000F4F7FFFF)) 
    \select_ln617_reg_583[18]_i_3__0 
       (.I0(trunc_ln618_reg_562[3]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[11]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[18]_i_4__0_n_0 ),
        .O(\select_ln617_reg_583[18]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln617_reg_583[18]_i_4__0 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[15]),
        .I3(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[19]_i_1__0 
       (.I0(man_V_2_reg_545[19]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[20]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[19]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[19]_i_2__0 
       (.I0(\select_ln617_reg_583[19]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[21]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[19]_i_3__0 
       (.I0(trunc_ln618_reg_562[4]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[12]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_9__0_n_0 ),
        .O(\select_ln617_reg_583[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[1]_i_1__0 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[2]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[1]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[1]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \select_ln617_reg_583[1]_i_2__0 
       (.I0(sh_amt_reg_550[1]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[0]),
        .I4(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[20]_i_1__0 
       (.I0(man_V_2_reg_545[20]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[21]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[20]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[20]_i_2__0 
       (.I0(\select_ln617_reg_583[20]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[22]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[20]_i_3__0 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[13]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_16__0_n_0 ),
        .O(\select_ln617_reg_583[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[21]_i_1__0 
       (.I0(man_V_2_reg_545[21]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[22]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[21]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[21]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln617_reg_583[21]_i_2__0 
       (.I0(\select_ln617_reg_583[23]_i_9__0_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_10__0_n_0 ),
        .I3(\select_ln617_reg_583[21]_i_3__0_n_0 ),
        .I4(sh_amt_reg_550[1]),
        .O(\select_ln617_reg_583[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[21]_i_3__0 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[14]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_11__0_n_0 ),
        .O(\select_ln617_reg_583[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \select_ln617_reg_583[22]_i_1__0 
       (.I0(man_V_2_reg_545[22]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[23]_i_6__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[22]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[22]_i_2__0 
       (.I0(\select_ln617_reg_583[22]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[23]_i_15__0_n_0 ),
        .O(\select_ln617_reg_583[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln617_reg_583[22]_i_3__0 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[15]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .I5(\select_ln617_reg_583[23]_i_13__0_n_0 ),
        .O(\select_ln617_reg_583[22]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_10__0 
       (.I0(trunc_ln618_reg_562[12]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[4]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[20]),
        .O(\select_ln617_reg_583[23]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_11__0 
       (.I0(trunc_ln618_reg_562[10]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[2]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[18]),
        .O(\select_ln617_reg_583[23]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_12__0 
       (.I0(trunc_ln618_reg_562[14]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[6]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[22]),
        .O(\select_ln617_reg_583[23]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_13__0 
       (.I0(trunc_ln618_reg_562[11]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[3]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[19]),
        .O(\select_ln617_reg_583[23]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_14__0 
       (.I0(trunc_ln618_reg_562[15]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[7]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[23]),
        .O(\select_ln617_reg_583[23]_i_14__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[23]_i_15__0 
       (.I0(\select_ln617_reg_583[23]_i_16__0_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_17__0_n_0 ),
        .O(\select_ln617_reg_583[23]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_16__0 
       (.I0(trunc_ln618_reg_562[9]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[1]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[17]),
        .O(\select_ln617_reg_583[23]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_17__0 
       (.I0(trunc_ln618_reg_562[13]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[5]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[21]),
        .O(\select_ln617_reg_583[23]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000004040404)) 
    \select_ln617_reg_583[23]_i_1__0 
       (.I0(and_ln616_reg_568),
        .I1(\sext_ln616_reg_573_reg[0]_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[4]),
        .I5(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .O(select_ln617_reg_583));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    \select_ln617_reg_583[23]_i_3__0 
       (.I0(man_V_2_reg_545[23]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(\select_ln617_reg_583[23]_i_6__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[23]_i_7__0_n_0 ),
        .O(select_ln617_fu_344_p3[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln617_reg_583[23]_i_4__0 
       (.I0(icmp_ln617_reg_557),
        .I1(icmp_ln606_reg_538_pp0_iter2_reg),
        .O(\select_ln617_reg_583[23]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln617_reg_583[23]_i_5__0 
       (.I0(sh_amt_reg_550[5]),
        .I1(\select_ln617_reg_583[23]_i_8__0_n_0 ),
        .O(\select_ln617_reg_583[23]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \select_ln617_reg_583[23]_i_6__0 
       (.I0(\select_ln617_reg_583[23]_i_9__0_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_10__0_n_0 ),
        .I3(sh_amt_reg_550[1]),
        .I4(\select_ln617_reg_583[23]_i_11__0_n_0 ),
        .I5(\select_ln617_reg_583[23]_i_12__0_n_0 ),
        .O(\select_ln617_reg_583[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \select_ln617_reg_583[23]_i_7__0 
       (.I0(\select_ln617_reg_583[23]_i_13__0_n_0 ),
        .I1(sh_amt_reg_550[2]),
        .I2(\select_ln617_reg_583[23]_i_14__0_n_0 ),
        .I3(\select_ln617_reg_583[23]_i_15__0_n_0 ),
        .I4(sh_amt_reg_550[1]),
        .I5(sh_amt_reg_550[0]),
        .O(\select_ln617_reg_583[23]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln617_reg_583[23]_i_8__0 
       (.I0(sh_amt_reg_550[6]),
        .I1(sh_amt_reg_550[8]),
        .I2(sh_amt_reg_550[11]),
        .I3(sh_amt_reg_550[7]),
        .I4(sh_amt_reg_550[10]),
        .I5(sh_amt_reg_550[9]),
        .O(\select_ln617_reg_583[23]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln617_reg_583[23]_i_9__0 
       (.I0(trunc_ln618_reg_562[8]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[0]),
        .I3(sh_amt_reg_550[4]),
        .I4(man_V_2_reg_545[16]),
        .O(\select_ln617_reg_583[23]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[2]_i_1__0 
       (.I0(trunc_ln618_reg_562[2]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[2]_i_2__0_n_0 ),
        .I5(\select_ln617_reg_583[3]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[2]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \select_ln617_reg_583[2]_i_2__0 
       (.I0(sh_amt_reg_550[1]),
        .I1(sh_amt_reg_550[3]),
        .I2(trunc_ln618_reg_562[1]),
        .I3(sh_amt_reg_550[4]),
        .I4(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hACA0A0A0ACA0ACAC)) 
    \select_ln617_reg_583[3]_i_1__0 
       (.I0(trunc_ln618_reg_562[3]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(\select_ln617_reg_583[3]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[4]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[3]));
  LUT6 #(
    .INIT(64'h0000020200000300)) 
    \select_ln617_reg_583[3]_i_2__0 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[2]),
        .I4(sh_amt_reg_550[3]),
        .I5(sh_amt_reg_550[1]),
        .O(\select_ln617_reg_583[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[4]_i_1__0 
       (.I0(trunc_ln618_reg_562[4]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[4]_i_2__0_n_0 ),
        .I5(\select_ln617_reg_583[5]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \select_ln617_reg_583[4]_i_2__0 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(sh_amt_reg_550[1]),
        .I2(sh_amt_reg_550[2]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[3]),
        .I5(sh_amt_reg_550[3]),
        .O(\select_ln617_reg_583[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0AC)) 
    \select_ln617_reg_583[5]_i_1__0 
       (.I0(trunc_ln618_reg_562[5]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[6]_i_2__0_n_0 ),
        .I5(\select_ln617_reg_583[5]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[5]));
  LUT6 #(
    .INIT(64'h001000100000FFFF)) 
    \select_ln617_reg_583[5]_i_2__0 
       (.I0(sh_amt_reg_550[2]),
        .I1(sh_amt_reg_550[4]),
        .I2(trunc_ln618_reg_562[2]),
        .I3(sh_amt_reg_550[3]),
        .I4(\select_ln617_reg_583[7]_i_3__0_n_0 ),
        .I5(sh_amt_reg_550[1]),
        .O(\select_ln617_reg_583[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[6]_i_1__0 
       (.I0(trunc_ln618_reg_562[6]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[7]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[6]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[6]));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    \select_ln617_reg_583[6]_i_2__0 
       (.I0(sh_amt_reg_550[2]),
        .I1(sh_amt_reg_550[4]),
        .I2(trunc_ln618_reg_562[3]),
        .I3(sh_amt_reg_550[3]),
        .I4(sh_amt_reg_550[1]),
        .I5(\select_ln617_reg_583[8]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888B8B8B888B8)) 
    \select_ln617_reg_583[7]_i_1__0 
       (.I0(trunc_ln618_reg_562[7]),
        .I1(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I3(\select_ln617_reg_583[8]_i_2__0_n_0 ),
        .I4(sh_amt_reg_550[0]),
        .I5(\select_ln617_reg_583[7]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[7]_i_2__0 
       (.I0(\select_ln617_reg_583[7]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[9]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \select_ln617_reg_583[7]_i_3__0 
       (.I0(trunc_ln618_reg_562[0]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[3]),
        .I3(trunc_ln618_reg_562[4]),
        .I4(sh_amt_reg_550[4]),
        .O(\select_ln617_reg_583[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACACACA0A0ACA0)) 
    \select_ln617_reg_583[8]_i_1__0 
       (.I0(trunc_ln618_reg_562[8]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[8]_i_2__0_n_0 ),
        .I5(\select_ln617_reg_583[9]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln617_reg_583[8]_i_2__0 
       (.I0(\select_ln617_reg_583[8]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[10]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \select_ln617_reg_583[8]_i_3__0 
       (.I0(trunc_ln618_reg_562[1]),
        .I1(sh_amt_reg_550[2]),
        .I2(sh_amt_reg_550[3]),
        .I3(sh_amt_reg_550[4]),
        .I4(trunc_ln618_reg_562[5]),
        .O(\select_ln617_reg_583[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0AC)) 
    \select_ln617_reg_583[9]_i_1__0 
       (.I0(trunc_ln618_reg_562[9]),
        .I1(\select_ln617_reg_583[23]_i_5__0_n_0 ),
        .I2(\select_ln617_reg_583[23]_i_4__0_n_0 ),
        .I3(sh_amt_reg_550[0]),
        .I4(\select_ln617_reg_583[10]_i_2__0_n_0 ),
        .I5(\select_ln617_reg_583[9]_i_2__0_n_0 ),
        .O(select_ln617_fu_344_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln617_reg_583[9]_i_2__0 
       (.I0(\select_ln617_reg_583[9]_i_3__0_n_0 ),
        .I1(sh_amt_reg_550[1]),
        .I2(\select_ln617_reg_583[11]_i_3__0_n_0 ),
        .O(\select_ln617_reg_583[9]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFDFDFCFF)) 
    \select_ln617_reg_583[9]_i_3__0 
       (.I0(trunc_ln618_reg_562[2]),
        .I1(sh_amt_reg_550[3]),
        .I2(sh_amt_reg_550[4]),
        .I3(trunc_ln618_reg_562[6]),
        .I4(sh_amt_reg_550[2]),
        .O(\select_ln617_reg_583[9]_i_3__0_n_0 ));
  FDRE \select_ln617_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[0]),
        .Q(\select_ln617_reg_583_reg_n_0_[0] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[10] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[10]),
        .Q(\select_ln617_reg_583_reg_n_0_[10] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[11] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[11]),
        .Q(\select_ln617_reg_583_reg_n_0_[11] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[12] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[12]),
        .Q(\select_ln617_reg_583_reg_n_0_[12] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[13] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[13]),
        .Q(\select_ln617_reg_583_reg_n_0_[13] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[14] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[14]),
        .Q(\select_ln617_reg_583_reg_n_0_[14] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[15] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[15]),
        .Q(\select_ln617_reg_583_reg_n_0_[15] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[16] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[16]),
        .Q(\select_ln617_reg_583_reg_n_0_[16] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[17] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[17]),
        .Q(\select_ln617_reg_583_reg_n_0_[17] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[18] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[18]),
        .Q(\select_ln617_reg_583_reg_n_0_[18] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[19] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[19]),
        .Q(\select_ln617_reg_583_reg_n_0_[19] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[1]),
        .Q(\select_ln617_reg_583_reg_n_0_[1] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[20] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[20]),
        .Q(\select_ln617_reg_583_reg_n_0_[20] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[21] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[21]),
        .Q(\select_ln617_reg_583_reg_n_0_[21] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[22] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[22]),
        .Q(\select_ln617_reg_583_reg_n_0_[22] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[23] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[23]),
        .Q(\select_ln617_reg_583_reg_n_0_[23] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[2]),
        .Q(\select_ln617_reg_583_reg_n_0_[2] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[3]),
        .Q(\select_ln617_reg_583_reg_n_0_[3] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[4]),
        .Q(\select_ln617_reg_583_reg_n_0_[4] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[5]),
        .Q(\select_ln617_reg_583_reg_n_0_[5] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[6] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[6]),
        .Q(\select_ln617_reg_583_reg_n_0_[6] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[7] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[7]),
        .Q(\select_ln617_reg_583_reg_n_0_[7] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[8] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[8]),
        .Q(\select_ln617_reg_583_reg_n_0_[8] ),
        .R(select_ln617_reg_583));
  FDRE \select_ln617_reg_583_reg[9] 
       (.C(ap_clk),
        .CE(\select_ln617_reg_583_reg[23]_0 ),
        .D(select_ln617_fu_344_p3[9]),
        .Q(\select_ln617_reg_583_reg_n_0_[9] ),
        .R(select_ln617_reg_583));
  FDRE \sext_ln616_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[0]),
        .Q(sext_ln616_reg_573[0]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[10] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[10]),
        .Q(sext_ln616_reg_573[10]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[11] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[11]),
        .Q(sext_ln616_reg_573[11]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[1] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[1]),
        .Q(sext_ln616_reg_573[1]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[2] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[2]),
        .Q(sext_ln616_reg_573[2]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[3] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[3]),
        .Q(sext_ln616_reg_573[3]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[4] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[4]),
        .Q(sext_ln616_reg_573[4]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[5] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[5]),
        .Q(sext_ln616_reg_573[5]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[6] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[6]),
        .Q(sext_ln616_reg_573[6]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[7] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[7]),
        .Q(sext_ln616_reg_573[7]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[8] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[8]),
        .Q(sext_ln616_reg_573[8]),
        .R(1'b0));
  FDRE \sext_ln616_reg_573_reg[9] 
       (.C(ap_clk),
        .CE(\sext_ln616_reg_573_reg[0]_0 ),
        .D(sh_amt_reg_550[9]),
        .Q(sext_ln616_reg_573[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sh_amt_reg_550[0]_i_1__0 
       (.I0(exp_tmp_reg_528[0]),
        .I1(p_0_in3_in),
        .I2(sub_ln616_fu_263_p2[0]),
        .O(sh_amt_fu_269_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \sh_amt_reg_550[10]_i_1__0 
       (.I0(exp_tmp_reg_528[10]),
        .I1(\sh_amt_reg_550[11]_i_2__0_n_0 ),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[10]),
        .O(sh_amt_fu_269_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \sh_amt_reg_550[11]_i_1__0 
       (.I0(exp_tmp_reg_528[10]),
        .I1(\sh_amt_reg_550[11]_i_2__0_n_0 ),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[11]),
        .O(sh_amt_fu_269_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sh_amt_reg_550[11]_i_2__0 
       (.I0(exp_tmp_reg_528[6]),
        .I1(exp_tmp_reg_528[7]),
        .I2(\sh_amt_reg_550[8]_i_2__0_n_0 ),
        .I3(exp_tmp_reg_528[8]),
        .I4(exp_tmp_reg_528[9]),
        .O(\sh_amt_reg_550[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \sh_amt_reg_550[11]_i_4__0 
       (.I0(exp_tmp_reg_528[9]),
        .I1(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(exp_tmp_reg_528[8]),
        .I5(exp_tmp_reg_528[10]),
        .O(\sh_amt_reg_550[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sh_amt_reg_550[11]_i_5__0 
       (.I0(exp_tmp_reg_528[9]),
        .I1(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(exp_tmp_reg_528[8]),
        .I5(exp_tmp_reg_528[10]),
        .O(\sh_amt_reg_550[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sh_amt_reg_550[11]_i_6__0 
       (.I0(exp_tmp_reg_528[9]),
        .I1(exp_tmp_reg_528[8]),
        .I2(exp_tmp_reg_528[6]),
        .I3(exp_tmp_reg_528[7]),
        .I4(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .O(\sh_amt_reg_550[11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \sh_amt_reg_550[11]_i_7__0 
       (.I0(exp_tmp_reg_528[6]),
        .I1(exp_tmp_reg_528[7]),
        .I2(\and_ln616_reg_568[0]_i_16__0_n_0 ),
        .I3(exp_tmp_reg_528[8]),
        .O(\sh_amt_reg_550[11]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_550[1]_i_1__0 
       (.I0(exp_tmp_reg_528[1]),
        .I1(exp_tmp_reg_528[0]),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[1]),
        .O(sh_amt_fu_269_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h95FF9500)) 
    \sh_amt_reg_550[2]_i_1__0 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[0]),
        .I2(exp_tmp_reg_528[1]),
        .I3(p_0_in3_in),
        .I4(sub_ln616_fu_263_p2[2]),
        .O(sh_amt_fu_269_p3[2]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \sh_amt_reg_550[3]_i_1__0 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[1]),
        .I2(exp_tmp_reg_528[0]),
        .I3(exp_tmp_reg_528[2]),
        .I4(p_0_in3_in),
        .I5(sub_ln616_fu_263_p2[3]),
        .O(sh_amt_fu_269_p3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \sh_amt_reg_550[3]_i_3__0 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[2]),
        .O(\sh_amt_reg_550[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_550[3]_i_4__0 
       (.I0(exp_tmp_reg_528[2]),
        .O(p_1_out[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \sh_amt_reg_550[3]_i_5__0 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[3]),
        .O(\sh_amt_reg_550[3]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_550[3]_i_6__0 
       (.I0(exp_tmp_reg_528[1]),
        .O(p_1_out[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sh_amt_reg_550[4]_i_1__0 
       (.I0(exp_tmp_reg_528[4]),
        .I1(\sh_amt_reg_550[5]_i_2__0_n_0 ),
        .I2(exp_tmp_reg_528[3]),
        .I3(p_0_in3_in),
        .I4(sub_ln616_fu_263_p2[4]),
        .O(sh_amt_fu_269_p3[4]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \sh_amt_reg_550[5]_i_1__0 
       (.I0(exp_tmp_reg_528[5]),
        .I1(\sh_amt_reg_550[5]_i_2__0_n_0 ),
        .I2(exp_tmp_reg_528[4]),
        .I3(exp_tmp_reg_528[3]),
        .I4(p_0_in3_in),
        .I5(sub_ln616_fu_263_p2[5]),
        .O(sh_amt_fu_269_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sh_amt_reg_550[5]_i_2__0 
       (.I0(exp_tmp_reg_528[2]),
        .I1(exp_tmp_reg_528[0]),
        .I2(exp_tmp_reg_528[1]),
        .O(\sh_amt_reg_550[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sh_amt_reg_550[6]_i_1__0 
       (.I0(exp_tmp_reg_528[6]),
        .I1(\sh_amt_reg_550[8]_i_2__0_n_0 ),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[6]),
        .O(sh_amt_fu_269_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sh_amt_reg_550[7]_i_1__0 
       (.I0(exp_tmp_reg_528[7]),
        .I1(\sh_amt_reg_550[8]_i_2__0_n_0 ),
        .I2(exp_tmp_reg_528[6]),
        .I3(p_0_in3_in),
        .I4(sub_ln616_fu_263_p2[7]),
        .O(sh_amt_fu_269_p3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA95959555)) 
    \sh_amt_reg_550[7]_i_3__0 
       (.I0(exp_tmp_reg_528[7]),
        .I1(exp_tmp_reg_528[5]),
        .I2(exp_tmp_reg_528[4]),
        .I3(exp_tmp_reg_528[2]),
        .I4(exp_tmp_reg_528[3]),
        .I5(exp_tmp_reg_528[6]),
        .O(\sh_amt_reg_550[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h8880777F)) 
    \sh_amt_reg_550[7]_i_4__0 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[4]),
        .I2(exp_tmp_reg_528[2]),
        .I3(exp_tmp_reg_528[3]),
        .I4(exp_tmp_reg_528[6]),
        .O(\sh_amt_reg_550[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h57A8)) 
    \sh_amt_reg_550[7]_i_5__0 
       (.I0(exp_tmp_reg_528[4]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[3]),
        .I3(exp_tmp_reg_528[5]),
        .O(\sh_amt_reg_550[7]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \sh_amt_reg_550[7]_i_6__0 
       (.I0(exp_tmp_reg_528[3]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[4]),
        .O(\sh_amt_reg_550[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \sh_amt_reg_550[8]_i_1__0 
       (.I0(exp_tmp_reg_528[8]),
        .I1(\sh_amt_reg_550[8]_i_2__0_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .I4(p_0_in3_in),
        .I5(sub_ln616_fu_263_p2[8]),
        .O(sh_amt_fu_269_p3[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8000)) 
    \sh_amt_reg_550[8]_i_2__0 
       (.I0(exp_tmp_reg_528[5]),
        .I1(exp_tmp_reg_528[2]),
        .I2(exp_tmp_reg_528[0]),
        .I3(exp_tmp_reg_528[1]),
        .I4(exp_tmp_reg_528[4]),
        .I5(exp_tmp_reg_528[3]),
        .O(\sh_amt_reg_550[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_550[9]_i_1__0 
       (.I0(\sh_amt_reg_550[9]_i_2__0_n_0 ),
        .I1(exp_tmp_reg_528[9]),
        .I2(p_0_in3_in),
        .I3(sub_ln616_fu_263_p2[9]),
        .O(sh_amt_fu_269_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sh_amt_reg_550[9]_i_2__0 
       (.I0(exp_tmp_reg_528[8]),
        .I1(\sh_amt_reg_550[8]_i_2__0_n_0 ),
        .I2(exp_tmp_reg_528[7]),
        .I3(exp_tmp_reg_528[6]),
        .O(\sh_amt_reg_550[9]_i_2__0_n_0 ));
  FDRE \sh_amt_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[0]),
        .Q(sh_amt_reg_550[0]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[10]),
        .Q(sh_amt_reg_550[10]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[11]),
        .Q(sh_amt_reg_550[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_550_reg[11]_i_3__0 
       (.CI(\sh_amt_reg_550_reg[7]_i_2__0_n_0 ),
        .CO({\NLW_sh_amt_reg_550_reg[11]_i_3__0_CO_UNCONNECTED [3],\sh_amt_reg_550_reg[11]_i_3__0_n_1 ,\sh_amt_reg_550_reg[11]_i_3__0_n_2 ,\sh_amt_reg_550_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln616_fu_263_p2[11:8]),
        .S({\sh_amt_reg_550[11]_i_4__0_n_0 ,\sh_amt_reg_550[11]_i_5__0_n_0 ,\sh_amt_reg_550[11]_i_6__0_n_0 ,\sh_amt_reg_550[11]_i_7__0_n_0 }));
  FDRE \sh_amt_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[1]),
        .Q(sh_amt_reg_550[1]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[2]),
        .Q(sh_amt_reg_550[2]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[3]),
        .Q(sh_amt_reg_550[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_550_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\sh_amt_reg_550_reg[3]_i_2__0_n_0 ,\sh_amt_reg_550_reg[3]_i_2__0_n_1 ,\sh_amt_reg_550_reg[3]_i_2__0_n_2 ,\sh_amt_reg_550_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sh_amt_reg_550[3]_i_3__0_n_0 ,p_1_out[2],exp_tmp_reg_528[1],1'b0}),
        .O(sub_ln616_fu_263_p2[3:0]),
        .S({\sh_amt_reg_550[3]_i_5__0_n_0 ,exp_tmp_reg_528[2],p_1_out[1],exp_tmp_reg_528[0]}));
  FDRE \sh_amt_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[4]),
        .Q(sh_amt_reg_550[4]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[5]),
        .Q(sh_amt_reg_550[5]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[6]),
        .Q(sh_amt_reg_550[6]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[7]),
        .Q(sh_amt_reg_550[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_550_reg[7]_i_2__0 
       (.CI(\sh_amt_reg_550_reg[3]_i_2__0_n_0 ),
        .CO({\sh_amt_reg_550_reg[7]_i_2__0_n_0 ,\sh_amt_reg_550_reg[7]_i_2__0_n_1 ,\sh_amt_reg_550_reg[7]_i_2__0_n_2 ,\sh_amt_reg_550_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln616_fu_263_p2[7:4]),
        .S({\sh_amt_reg_550[7]_i_3__0_n_0 ,\sh_amt_reg_550[7]_i_4__0_n_0 ,\sh_amt_reg_550[7]_i_5__0_n_0 ,\sh_amt_reg_550[7]_i_6__0_n_0 }));
  FDRE \sh_amt_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[8]),
        .Q(sh_amt_reg_550[8]),
        .R(1'b0));
  FDRE \sh_amt_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(sh_amt_fu_269_p3[9]),
        .Q(sh_amt_reg_550[9]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[0]),
        .Q(zext_ln604_fu_228_p1[0]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[10]),
        .Q(zext_ln604_fu_228_p1[10]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[11]),
        .Q(zext_ln604_fu_228_p1[11]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[12]),
        .Q(zext_ln604_fu_228_p1[12]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[13]),
        .Q(zext_ln604_fu_228_p1[13]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[14]),
        .Q(zext_ln604_fu_228_p1[14]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[15]),
        .Q(zext_ln604_fu_228_p1[15]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[16]),
        .Q(zext_ln604_fu_228_p1[16]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[17]),
        .Q(zext_ln604_fu_228_p1[17]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[18]),
        .Q(zext_ln604_fu_228_p1[18]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[19]),
        .Q(zext_ln604_fu_228_p1[19]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[1]),
        .Q(zext_ln604_fu_228_p1[1]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[20]),
        .Q(zext_ln604_fu_228_p1[20]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[21]),
        .Q(zext_ln604_fu_228_p1[21]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[22]),
        .Q(zext_ln604_fu_228_p1[22]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[23]),
        .Q(zext_ln604_fu_228_p1[23]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[24] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[24]),
        .Q(zext_ln604_fu_228_p1[24]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[25] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[25]),
        .Q(zext_ln604_fu_228_p1[25]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[26] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[26]),
        .Q(zext_ln604_fu_228_p1[26]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[27] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[27]),
        .Q(zext_ln604_fu_228_p1[27]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[28] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[28]),
        .Q(zext_ln604_fu_228_p1[28]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[29] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[29]),
        .Q(zext_ln604_fu_228_p1[29]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[2]),
        .Q(zext_ln604_fu_228_p1[2]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[30] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[30]),
        .Q(zext_ln604_fu_228_p1[30]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[31] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[31]),
        .Q(zext_ln604_fu_228_p1[31]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[32] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[32]),
        .Q(zext_ln604_fu_228_p1[32]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[33] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[33]),
        .Q(zext_ln604_fu_228_p1[33]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[34] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[34]),
        .Q(zext_ln604_fu_228_p1[34]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[35] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[35]),
        .Q(zext_ln604_fu_228_p1[35]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[36] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[36]),
        .Q(zext_ln604_fu_228_p1[36]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[37] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[37]),
        .Q(zext_ln604_fu_228_p1[37]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[38] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[38]),
        .Q(zext_ln604_fu_228_p1[38]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[39] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[39]),
        .Q(zext_ln604_fu_228_p1[39]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[3]),
        .Q(zext_ln604_fu_228_p1[3]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[40] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[40]),
        .Q(zext_ln604_fu_228_p1[40]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[41] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[41]),
        .Q(zext_ln604_fu_228_p1[41]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[42] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[42]),
        .Q(zext_ln604_fu_228_p1[42]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[43] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[43]),
        .Q(zext_ln604_fu_228_p1[43]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[44] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[44]),
        .Q(zext_ln604_fu_228_p1[44]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[45] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[45]),
        .Q(zext_ln604_fu_228_p1[45]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[46] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[46]),
        .Q(zext_ln604_fu_228_p1[46]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[47] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[47]),
        .Q(zext_ln604_fu_228_p1[47]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[48] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[48]),
        .Q(zext_ln604_fu_228_p1[48]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[49] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[49]),
        .Q(zext_ln604_fu_228_p1[49]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[4]),
        .Q(zext_ln604_fu_228_p1[4]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[50] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[50]),
        .Q(zext_ln604_fu_228_p1[50]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[51] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[51]),
        .Q(zext_ln604_fu_228_p1[51]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[5]),
        .Q(zext_ln604_fu_228_p1[5]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[6]),
        .Q(zext_ln604_fu_228_p1[6]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[7]),
        .Q(zext_ln604_fu_228_p1[7]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[8]),
        .Q(zext_ln604_fu_228_p1[8]),
        .R(1'b0));
  FDRE \trunc_ln600_reg_533_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce),
        .D(grp_fu_108_p1[9]),
        .Q(zext_ln604_fu_228_p1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[10]_i_1__0 
       (.I0(man_V_1_fu_232_p2[10]),
        .I1(zext_ln604_fu_228_p1[10]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[11]_i_1__0 
       (.I0(man_V_1_fu_232_p2[11]),
        .I1(zext_ln604_fu_228_p1[11]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[12]_i_1__0 
       (.I0(man_V_1_fu_232_p2[12]),
        .I1(zext_ln604_fu_228_p1[12]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[13]_i_1__0 
       (.I0(man_V_1_fu_232_p2[13]),
        .I1(zext_ln604_fu_228_p1[13]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[14]_i_1__0 
       (.I0(man_V_1_fu_232_p2[14]),
        .I1(zext_ln604_fu_228_p1[14]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[15]_i_1__0 
       (.I0(man_V_1_fu_232_p2[15]),
        .I1(zext_ln604_fu_228_p1[15]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[1]_i_1__0 
       (.I0(man_V_1_fu_232_p2[1]),
        .I1(zext_ln604_fu_228_p1[1]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[1]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_3__0 
       (.I0(zext_ln604_fu_228_p1[0]),
        .O(\trunc_ln618_reg_562[1]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_4__0 
       (.I0(zext_ln604_fu_228_p1[4]),
        .O(\trunc_ln618_reg_562[1]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_5__0 
       (.I0(zext_ln604_fu_228_p1[3]),
        .O(\trunc_ln618_reg_562[1]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_6__0 
       (.I0(zext_ln604_fu_228_p1[2]),
        .O(\trunc_ln618_reg_562[1]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[1]_i_7__0 
       (.I0(zext_ln604_fu_228_p1[1]),
        .O(\trunc_ln618_reg_562[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[2]_i_1__0 
       (.I0(man_V_1_fu_232_p2[2]),
        .I1(zext_ln604_fu_228_p1[2]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[3]_i_1__0 
       (.I0(man_V_1_fu_232_p2[3]),
        .I1(zext_ln604_fu_228_p1[3]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[4]_i_1__0 
       (.I0(man_V_1_fu_232_p2[4]),
        .I1(zext_ln604_fu_228_p1[4]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[5]_i_1__0 
       (.I0(man_V_1_fu_232_p2[5]),
        .I1(zext_ln604_fu_228_p1[5]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[5]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_3__0 
       (.I0(zext_ln604_fu_228_p1[8]),
        .O(\trunc_ln618_reg_562[5]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_4__0 
       (.I0(zext_ln604_fu_228_p1[7]),
        .O(\trunc_ln618_reg_562[5]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_5__0 
       (.I0(zext_ln604_fu_228_p1[6]),
        .O(\trunc_ln618_reg_562[5]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[5]_i_6__0 
       (.I0(zext_ln604_fu_228_p1[5]),
        .O(\trunc_ln618_reg_562[5]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[6]_i_1__0 
       (.I0(man_V_1_fu_232_p2[6]),
        .I1(zext_ln604_fu_228_p1[6]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[7]_i_1__0 
       (.I0(man_V_1_fu_232_p2[7]),
        .I1(zext_ln604_fu_228_p1[7]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[8]_i_1__0 
       (.I0(man_V_1_fu_232_p2[8]),
        .I1(zext_ln604_fu_228_p1[8]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln618_reg_562[9]_i_1__0 
       (.I0(man_V_1_fu_232_p2[9]),
        .I1(zext_ln604_fu_228_p1[9]),
        .I2(p_Result_s_reg_523),
        .O(\trunc_ln618_reg_562[9]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_3__0 
       (.I0(zext_ln604_fu_228_p1[12]),
        .O(\trunc_ln618_reg_562[9]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_4__0 
       (.I0(zext_ln604_fu_228_p1[11]),
        .O(\trunc_ln618_reg_562[9]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_5__0 
       (.I0(zext_ln604_fu_228_p1[10]),
        .O(\trunc_ln618_reg_562[9]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln618_reg_562[9]_i_6__0 
       (.I0(zext_ln604_fu_228_p1[9]),
        .O(\trunc_ln618_reg_562[9]_i_6__0_n_0 ));
  FDRE \trunc_ln618_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln604_fu_228_p1[0]),
        .Q(trunc_ln618_reg_562[0]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[10]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[10]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[11]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[11]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[12]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[12]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[13]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[13]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[14]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[14]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[15]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[15]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[1]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[1]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[1]_i_2__0 
       (.CI(1'b0),
        .CO({\trunc_ln618_reg_562_reg[1]_i_2__0_n_0 ,\trunc_ln618_reg_562_reg[1]_i_2__0_n_1 ,\trunc_ln618_reg_562_reg[1]_i_2__0_n_2 ,\trunc_ln618_reg_562_reg[1]_i_2__0_n_3 }),
        .CYINIT(\trunc_ln618_reg_562[1]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[4:1]),
        .S({\trunc_ln618_reg_562[1]_i_4__0_n_0 ,\trunc_ln618_reg_562[1]_i_5__0_n_0 ,\trunc_ln618_reg_562[1]_i_6__0_n_0 ,\trunc_ln618_reg_562[1]_i_7__0_n_0 }));
  FDRE \trunc_ln618_reg_562_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[2]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[2]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[3]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[3]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[4]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[4]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[5]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[5]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[5]_i_2__0 
       (.CI(\trunc_ln618_reg_562_reg[1]_i_2__0_n_0 ),
        .CO({\trunc_ln618_reg_562_reg[5]_i_2__0_n_0 ,\trunc_ln618_reg_562_reg[5]_i_2__0_n_1 ,\trunc_ln618_reg_562_reg[5]_i_2__0_n_2 ,\trunc_ln618_reg_562_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[8:5]),
        .S({\trunc_ln618_reg_562[5]_i_3__0_n_0 ,\trunc_ln618_reg_562[5]_i_4__0_n_0 ,\trunc_ln618_reg_562[5]_i_5__0_n_0 ,\trunc_ln618_reg_562[5]_i_6__0_n_0 }));
  FDRE \trunc_ln618_reg_562_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[6]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[6]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[7]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[7]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[8]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[8]),
        .R(1'b0));
  FDRE \trunc_ln618_reg_562_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln618_reg_562[9]_i_1__0_n_0 ),
        .Q(trunc_ln618_reg_562[9]),
        .R(1'b0));
  CARRY4 \trunc_ln618_reg_562_reg[9]_i_2__0 
       (.CI(\trunc_ln618_reg_562_reg[5]_i_2__0_n_0 ),
        .CO({\trunc_ln618_reg_562_reg[9]_i_2__0_n_0 ,\trunc_ln618_reg_562_reg[9]_i_2__0_n_1 ,\trunc_ln618_reg_562_reg[9]_i_2__0_n_2 ,\trunc_ln618_reg_562_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_232_p2[12:9]),
        .S({\trunc_ln618_reg_562[9]_i_3__0_n_0 ,\trunc_ln618_reg_562[9]_i_4__0_n_0 ,\trunc_ln618_reg_562[9]_i_5__0_n_0 ,\trunc_ln618_reg_562[9]_i_6__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_matrixmul_FXP_Pipeline_WC_L1_WC_L2
   (ap_enable_reg_pp0_iter6,
    \icmp_ln1136_reg_675_reg[0]_0 ,
    icmp_ln1136_reg_675_pp0_iter5_reg,
    p_Result_7_reg_669_pp0_iter5_reg,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done,
    ap_block_pp0_stage0_11001,
    \tmp_V_2_reg_680_reg[12]_i_2 ,
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_5_0 ,
    \tmp_V_2_reg_680_reg[16]_i_2 ,
    \tmp_V_2_reg_680_reg[8]_i_2 ,
    \tmp_V_2_reg_680_reg[8]_i_2_0 ,
    \sub_ln1145_reg_687[2]_i_3_0 ,
    \tmp_V_2_reg_680_reg[23]_i_2 ,
    \tmp_V_2_reg_680_reg[16]_i_2_0 ,
    \tmp_V_2_reg_680_reg[20]_i_2 ,
    \tmp_V_2_reg_680_reg[20]_i_2_0 ,
    \tmp_V_2_reg_680_reg[8]_i_2_1 ,
    \tmp_V_2_reg_680_reg[4]_i_2 ,
    \tmp_V_2_reg_680_reg[4]_i_2_0 ,
    \tmp_V_2_reg_680_reg[16]_i_2_1 ,
    \tmp_V_2_reg_680_reg[20]_i_2_1 ,
    \tmp_V_2_reg_680_reg[16]_i_2_2 ,
    ap_rst_n_0,
    output_C_V_ce0,
    D,
    ADDRARDADDR,
    \ap_CS_fsm_reg[8] ,
    \m_4_reg_719_reg[22]_0 ,
    \icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 ,
    \p_Result_5_reg_724_reg[0]_0 ,
    \trunc_ln1144_reg_704_pp0_iter5_reg_reg[4]__0_0 ,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    sub_ln1145_fu_380_p2,
    l_fu_372_p3,
    \icmp_ln1136_reg_675_reg[0]_1 ,
    p_Val2_s_reg_662,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg,
    Q,
    ack_in,
    ap_rst_n,
    tmp_V_fu_339_p2,
    out_C_TREADY,
    \B_V_data_1_state_reg[0] ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter6_0,
    ram_reg,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0,
    \tmp_V_2_reg_680_reg[23]_0 );
  output ap_enable_reg_pp0_iter6;
  output \icmp_ln1136_reg_675_reg[0]_0 ;
  output icmp_ln1136_reg_675_pp0_iter5_reg;
  output p_Result_7_reg_669_pp0_iter5_reg;
  output grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST;
  output grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  output ap_block_pp0_stage0_11001;
  output \tmp_V_2_reg_680_reg[12]_i_2 ;
  output \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_5_0 ;
  output \tmp_V_2_reg_680_reg[16]_i_2 ;
  output \tmp_V_2_reg_680_reg[8]_i_2 ;
  output \tmp_V_2_reg_680_reg[8]_i_2_0 ;
  output \sub_ln1145_reg_687[2]_i_3_0 ;
  output \tmp_V_2_reg_680_reg[23]_i_2 ;
  output \tmp_V_2_reg_680_reg[16]_i_2_0 ;
  output \tmp_V_2_reg_680_reg[20]_i_2 ;
  output \tmp_V_2_reg_680_reg[20]_i_2_0 ;
  output \tmp_V_2_reg_680_reg[8]_i_2_1 ;
  output \tmp_V_2_reg_680_reg[4]_i_2 ;
  output \tmp_V_2_reg_680_reg[4]_i_2_0 ;
  output \tmp_V_2_reg_680_reg[16]_i_2_1 ;
  output \tmp_V_2_reg_680_reg[20]_i_2_1 ;
  output \tmp_V_2_reg_680_reg[16]_i_2_2 ;
  output ap_rst_n_0;
  output output_C_V_ce0;
  output [0:0]D;
  output [8:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[8] ;
  output [22:0]\m_4_reg_719_reg[22]_0 ;
  output [4:0]\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 ;
  output \p_Result_5_reg_724_reg[0]_0 ;
  output \trunc_ln1144_reg_704_pp0_iter5_reg_reg[4]__0_0 ;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [3:0]sub_ln1145_fu_380_p2;
  input [4:0]l_fu_372_p3;
  input \icmp_ln1136_reg_675_reg[0]_1 ;
  input [1:0]p_Val2_s_reg_662;
  input grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;
  input [2:0]Q;
  input ack_in;
  input ap_rst_n;
  input [19:0]tmp_V_fu_339_p2;
  input out_C_TREADY;
  input \B_V_data_1_state_reg[0] ;
  input \B_V_data_1_state_reg[0]_0 ;
  input ap_enable_reg_pp0_iter6_0;
  input [0:0]ram_reg;
  input [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0;
  input [22:0]\tmp_V_2_reg_680_reg[23]_0 ;

  wire [8:0]ADDRARDADDR;
  wire \B_V_data_1_payload_A[27]_i_3_n_0 ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [2:0]Q;
  wire ack_in;
  wire [8:0]add_ln109_1_fu_193_p2;
  wire [4:0]add_ln111_fu_301_p2;
  wire [8:1]add_ln1136_1_fu_283_p2;
  wire add_ln1136_1_reg_6470;
  wire \add_ln1136_1_reg_647[8]_i_10_n_0 ;
  wire \add_ln1136_1_reg_647[8]_i_11_n_0 ;
  wire [4:1]add_ln1159_fu_506_p2;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_0;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \col_fu_126_reg_n_0_[0] ;
  wire \col_fu_126_reg_n_0_[1] ;
  wire \col_fu_126_reg_n_0_[2] ;
  wire \col_fu_126_reg_n_0_[3] ;
  wire \col_fu_126_reg_n_0_[4] ;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire [8:0]grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST;
  wire [8:0]grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0;
  wire icmp_ln1136_reg_675_pp0_iter4_reg;
  wire icmp_ln1136_reg_675_pp0_iter5_reg;
  wire [4:0]\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 ;
  wire \icmp_ln1136_reg_675_reg[0]_0 ;
  wire \icmp_ln1136_reg_675_reg[0]_1 ;
  wire icmp_ln1147_fu_413_p2;
  wire icmp_ln1148_fu_439_p2;
  wire icmp_ln1159_fu_497_p2;
  wire icmp_ln1159_reg_714;
  wire \icmp_ln1159_reg_714[0]_i_10_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_11_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_13_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_14_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_15_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_16_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_17_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_18_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_19_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_1_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_20_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_21_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_22_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_23_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_5_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_6_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_8_n_0 ;
  wire \icmp_ln1159_reg_714[0]_i_9_n_0 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_12_n_0 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_12_n_1 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_12_n_2 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_12_n_3 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_2_n_1 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_2_n_2 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_2_n_3 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_3_n_0 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_3_n_1 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_3_n_2 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_3_n_3 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_7_n_0 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_7_n_1 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_7_n_2 ;
  wire \icmp_ln1159_reg_714_reg[0]_i_7_n_3 ;
  wire [8:0]indvar_flatten41_fu_134;
  wire \indvar_flatten41_fu_134[7]_i_2_n_0 ;
  wire \indvar_flatten41_fu_134[8]_i_3_n_0 ;
  wire \indvar_flatten41_fu_134[8]_i_4_n_0 ;
  wire \indvar_flatten41_fu_134[8]_i_6_n_0 ;
  wire [4:0]l_fu_372_p3;
  wire local_write_last_V_fu_295_p2;
  wire local_write_last_V_reg_652;
  wire \local_write_last_V_reg_652[0]_i_2_n_0 ;
  wire \local_write_last_V_reg_652_pp0_iter4_reg_reg[0]_srl4_n_0 ;
  wire [18:2]lshr_ln1148_fu_428_p2;
  wire [25:1]m_2_fu_536_p3;
  wire [25:1]m_3_fu_546_p2;
  wire \m_4_reg_719[10]_i_10_n_0 ;
  wire \m_4_reg_719[10]_i_11_n_0 ;
  wire \m_4_reg_719[10]_i_12_n_0 ;
  wire \m_4_reg_719[10]_i_13_n_0 ;
  wire \m_4_reg_719[10]_i_14_n_0 ;
  wire \m_4_reg_719[10]_i_15_n_0 ;
  wire \m_4_reg_719[10]_i_16_n_0 ;
  wire \m_4_reg_719[10]_i_17_n_0 ;
  wire \m_4_reg_719[10]_i_18_n_0 ;
  wire \m_4_reg_719[10]_i_19_n_0 ;
  wire \m_4_reg_719[10]_i_20_n_0 ;
  wire \m_4_reg_719[10]_i_21_n_0 ;
  wire \m_4_reg_719[10]_i_6_n_0 ;
  wire \m_4_reg_719[10]_i_7_n_0 ;
  wire \m_4_reg_719[10]_i_8_n_0 ;
  wire \m_4_reg_719[10]_i_9_n_0 ;
  wire \m_4_reg_719[14]_i_10_n_0 ;
  wire \m_4_reg_719[14]_i_11_n_0 ;
  wire \m_4_reg_719[14]_i_12_n_0 ;
  wire \m_4_reg_719[14]_i_13_n_0 ;
  wire \m_4_reg_719[14]_i_14_n_0 ;
  wire \m_4_reg_719[14]_i_15_n_0 ;
  wire \m_4_reg_719[14]_i_16_n_0 ;
  wire \m_4_reg_719[14]_i_17_n_0 ;
  wire \m_4_reg_719[14]_i_18_n_0 ;
  wire \m_4_reg_719[14]_i_19_n_0 ;
  wire \m_4_reg_719[14]_i_20_n_0 ;
  wire \m_4_reg_719[14]_i_21_n_0 ;
  wire \m_4_reg_719[14]_i_22_n_0 ;
  wire \m_4_reg_719[14]_i_23_n_0 ;
  wire \m_4_reg_719[14]_i_6_n_0 ;
  wire \m_4_reg_719[14]_i_7_n_0 ;
  wire \m_4_reg_719[14]_i_8_n_0 ;
  wire \m_4_reg_719[18]_i_10_n_0 ;
  wire \m_4_reg_719[18]_i_11_n_0 ;
  wire \m_4_reg_719[18]_i_12_n_0 ;
  wire \m_4_reg_719[18]_i_13_n_0 ;
  wire \m_4_reg_719[18]_i_14_n_0 ;
  wire \m_4_reg_719[18]_i_15_n_0 ;
  wire \m_4_reg_719[18]_i_17_n_0 ;
  wire \m_4_reg_719[18]_i_18_n_0 ;
  wire \m_4_reg_719[18]_i_19_n_0 ;
  wire \m_4_reg_719[18]_i_20_n_0 ;
  wire \m_4_reg_719[18]_i_21_n_0 ;
  wire \m_4_reg_719[18]_i_23_n_0 ;
  wire \m_4_reg_719[18]_i_24_n_0 ;
  wire \m_4_reg_719[18]_i_25_n_0 ;
  wire \m_4_reg_719[18]_i_26_n_0 ;
  wire \m_4_reg_719[18]_i_27_n_0 ;
  wire \m_4_reg_719[18]_i_28_n_0 ;
  wire \m_4_reg_719[18]_i_29_n_0 ;
  wire \m_4_reg_719[18]_i_30_n_0 ;
  wire \m_4_reg_719[18]_i_31_n_0 ;
  wire \m_4_reg_719[18]_i_32_n_0 ;
  wire \m_4_reg_719[18]_i_33_n_0 ;
  wire \m_4_reg_719[18]_i_34_n_0 ;
  wire \m_4_reg_719[18]_i_35_n_0 ;
  wire \m_4_reg_719[18]_i_36_n_0 ;
  wire \m_4_reg_719[18]_i_6_n_0 ;
  wire \m_4_reg_719[18]_i_7_n_0 ;
  wire \m_4_reg_719[18]_i_8_n_0 ;
  wire \m_4_reg_719[18]_i_9_n_0 ;
  wire \m_4_reg_719[22]_i_10_n_0 ;
  wire \m_4_reg_719[22]_i_11_n_0 ;
  wire \m_4_reg_719[22]_i_12_n_0 ;
  wire \m_4_reg_719[22]_i_13_n_0 ;
  wire \m_4_reg_719[22]_i_14_n_0 ;
  wire \m_4_reg_719[22]_i_15_n_0 ;
  wire \m_4_reg_719[22]_i_16_n_0 ;
  wire \m_4_reg_719[22]_i_17_n_0 ;
  wire \m_4_reg_719[22]_i_18_n_0 ;
  wire \m_4_reg_719[22]_i_19_n_0 ;
  wire \m_4_reg_719[22]_i_1_n_0 ;
  wire \m_4_reg_719[22]_i_21_n_0 ;
  wire \m_4_reg_719[22]_i_22_n_0 ;
  wire \m_4_reg_719[22]_i_23_n_0 ;
  wire \m_4_reg_719[22]_i_24_n_0 ;
  wire \m_4_reg_719[22]_i_25_n_0 ;
  wire \m_4_reg_719[22]_i_26_n_0 ;
  wire \m_4_reg_719[22]_i_27_n_0 ;
  wire \m_4_reg_719[22]_i_28_n_0 ;
  wire \m_4_reg_719[22]_i_29_n_0 ;
  wire \m_4_reg_719[22]_i_30_n_0 ;
  wire \m_4_reg_719[22]_i_31_n_0 ;
  wire \m_4_reg_719[22]_i_32_n_0 ;
  wire \m_4_reg_719[22]_i_33_n_0 ;
  wire \m_4_reg_719[22]_i_34_n_0 ;
  wire \m_4_reg_719[22]_i_35_n_0 ;
  wire \m_4_reg_719[22]_i_36_n_0 ;
  wire \m_4_reg_719[22]_i_37_n_0 ;
  wire \m_4_reg_719[22]_i_38_n_0 ;
  wire \m_4_reg_719[22]_i_39_n_0 ;
  wire \m_4_reg_719[22]_i_40_n_0 ;
  wire \m_4_reg_719[22]_i_41_n_0 ;
  wire \m_4_reg_719[22]_i_42_n_0 ;
  wire \m_4_reg_719[22]_i_43_n_0 ;
  wire \m_4_reg_719[22]_i_44_n_0 ;
  wire \m_4_reg_719[22]_i_45_n_0 ;
  wire \m_4_reg_719[22]_i_46_n_0 ;
  wire \m_4_reg_719[22]_i_47_n_0 ;
  wire \m_4_reg_719[22]_i_48_n_0 ;
  wire \m_4_reg_719[22]_i_49_n_0 ;
  wire \m_4_reg_719[22]_i_50_n_0 ;
  wire \m_4_reg_719[22]_i_51_n_0 ;
  wire \m_4_reg_719[22]_i_52_n_0 ;
  wire \m_4_reg_719[22]_i_7_n_0 ;
  wire \m_4_reg_719[22]_i_8_n_0 ;
  wire \m_4_reg_719[22]_i_9_n_0 ;
  wire \m_4_reg_719[2]_i_10_n_0 ;
  wire \m_4_reg_719[2]_i_11_n_0 ;
  wire \m_4_reg_719[2]_i_12_n_0 ;
  wire \m_4_reg_719[2]_i_13_n_0 ;
  wire \m_4_reg_719[2]_i_14_n_0 ;
  wire \m_4_reg_719[2]_i_15_n_0 ;
  wire \m_4_reg_719[2]_i_16_n_0 ;
  wire \m_4_reg_719[2]_i_17_n_0 ;
  wire \m_4_reg_719[2]_i_18_n_0 ;
  wire \m_4_reg_719[2]_i_19_n_0 ;
  wire \m_4_reg_719[2]_i_20_n_0 ;
  wire \m_4_reg_719[2]_i_5_n_0 ;
  wire \m_4_reg_719[2]_i_6_n_0 ;
  wire \m_4_reg_719[2]_i_7_n_0 ;
  wire \m_4_reg_719[2]_i_8_n_0 ;
  wire \m_4_reg_719[2]_i_9_n_0 ;
  wire \m_4_reg_719[6]_i_10_n_0 ;
  wire \m_4_reg_719[6]_i_11_n_0 ;
  wire \m_4_reg_719[6]_i_12_n_0 ;
  wire \m_4_reg_719[6]_i_13_n_0 ;
  wire \m_4_reg_719[6]_i_14_n_0 ;
  wire \m_4_reg_719[6]_i_15_n_0 ;
  wire \m_4_reg_719[6]_i_16_n_0 ;
  wire \m_4_reg_719[6]_i_17_n_0 ;
  wire \m_4_reg_719[6]_i_18_n_0 ;
  wire \m_4_reg_719[6]_i_19_n_0 ;
  wire \m_4_reg_719[6]_i_6_n_0 ;
  wire \m_4_reg_719[6]_i_7_n_0 ;
  wire \m_4_reg_719[6]_i_8_n_0 ;
  wire \m_4_reg_719[6]_i_9_n_0 ;
  wire \m_4_reg_719_reg[10]_i_1_n_0 ;
  wire \m_4_reg_719_reg[10]_i_1_n_1 ;
  wire \m_4_reg_719_reg[10]_i_1_n_2 ;
  wire \m_4_reg_719_reg[10]_i_1_n_3 ;
  wire \m_4_reg_719_reg[14]_i_1_n_0 ;
  wire \m_4_reg_719_reg[14]_i_1_n_1 ;
  wire \m_4_reg_719_reg[14]_i_1_n_2 ;
  wire \m_4_reg_719_reg[14]_i_1_n_3 ;
  wire \m_4_reg_719_reg[14]_i_9_n_3 ;
  wire \m_4_reg_719_reg[18]_i_16_n_2 ;
  wire \m_4_reg_719_reg[18]_i_1_n_0 ;
  wire \m_4_reg_719_reg[18]_i_1_n_1 ;
  wire \m_4_reg_719_reg[18]_i_1_n_2 ;
  wire \m_4_reg_719_reg[18]_i_1_n_3 ;
  wire \m_4_reg_719_reg[18]_i_22_n_0 ;
  wire \m_4_reg_719_reg[18]_i_22_n_1 ;
  wire \m_4_reg_719_reg[18]_i_22_n_2 ;
  wire \m_4_reg_719_reg[18]_i_22_n_3 ;
  wire [22:0]\m_4_reg_719_reg[22]_0 ;
  wire \m_4_reg_719_reg[22]_i_20_n_0 ;
  wire \m_4_reg_719_reg[22]_i_20_n_1 ;
  wire \m_4_reg_719_reg[22]_i_20_n_2 ;
  wire \m_4_reg_719_reg[22]_i_20_n_3 ;
  wire \m_4_reg_719_reg[22]_i_2_n_0 ;
  wire \m_4_reg_719_reg[22]_i_2_n_1 ;
  wire \m_4_reg_719_reg[22]_i_2_n_2 ;
  wire \m_4_reg_719_reg[22]_i_2_n_3 ;
  wire \m_4_reg_719_reg[2]_i_1_n_0 ;
  wire \m_4_reg_719_reg[2]_i_1_n_1 ;
  wire \m_4_reg_719_reg[2]_i_1_n_2 ;
  wire \m_4_reg_719_reg[2]_i_1_n_3 ;
  wire \m_4_reg_719_reg[6]_i_1_n_0 ;
  wire \m_4_reg_719_reg[6]_i_1_n_1 ;
  wire \m_4_reg_719_reg[6]_i_1_n_2 ;
  wire \m_4_reg_719_reg[6]_i_1_n_3 ;
  wire \or_ln_reg_709[0]_i_10_n_0 ;
  wire \or_ln_reg_709[0]_i_11_n_0 ;
  wire \or_ln_reg_709[0]_i_12_n_0 ;
  wire \or_ln_reg_709[0]_i_13_n_0 ;
  wire \or_ln_reg_709[0]_i_14_n_0 ;
  wire \or_ln_reg_709[0]_i_16_n_0 ;
  wire \or_ln_reg_709[0]_i_17_n_0 ;
  wire \or_ln_reg_709[0]_i_18_n_0 ;
  wire \or_ln_reg_709[0]_i_19_n_0 ;
  wire \or_ln_reg_709[0]_i_1_n_0 ;
  wire \or_ln_reg_709[0]_i_20_n_0 ;
  wire \or_ln_reg_709[0]_i_21_n_0 ;
  wire \or_ln_reg_709[0]_i_22_n_0 ;
  wire \or_ln_reg_709[0]_i_23_n_0 ;
  wire \or_ln_reg_709[0]_i_24_n_0 ;
  wire \or_ln_reg_709[0]_i_25_n_0 ;
  wire \or_ln_reg_709[0]_i_26_n_0 ;
  wire \or_ln_reg_709[0]_i_27_n_0 ;
  wire \or_ln_reg_709[0]_i_29_n_0 ;
  wire \or_ln_reg_709[0]_i_2_n_0 ;
  wire \or_ln_reg_709[0]_i_30_n_0 ;
  wire \or_ln_reg_709[0]_i_32_n_0 ;
  wire \or_ln_reg_709[0]_i_33_n_0 ;
  wire \or_ln_reg_709[0]_i_36_n_0 ;
  wire \or_ln_reg_709[0]_i_38_n_0 ;
  wire \or_ln_reg_709[0]_i_39_n_0 ;
  wire \or_ln_reg_709[0]_i_42_n_0 ;
  wire \or_ln_reg_709[0]_i_43_n_0 ;
  wire \or_ln_reg_709[0]_i_44_n_0 ;
  wire \or_ln_reg_709[0]_i_45_n_0 ;
  wire \or_ln_reg_709[0]_i_46_n_0 ;
  wire \or_ln_reg_709[0]_i_49_n_0 ;
  wire \or_ln_reg_709[0]_i_50_n_0 ;
  wire \or_ln_reg_709[0]_i_51_n_0 ;
  wire \or_ln_reg_709[0]_i_52_n_0 ;
  wire \or_ln_reg_709[0]_i_53_n_0 ;
  wire \or_ln_reg_709[0]_i_54_n_0 ;
  wire \or_ln_reg_709[0]_i_55_n_0 ;
  wire \or_ln_reg_709[0]_i_56_n_0 ;
  wire \or_ln_reg_709[0]_i_57_n_0 ;
  wire \or_ln_reg_709[0]_i_58_n_0 ;
  wire \or_ln_reg_709[0]_i_9_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_15_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_15_n_1 ;
  wire \or_ln_reg_709_reg[0]_i_15_n_2 ;
  wire \or_ln_reg_709_reg[0]_i_15_n_3 ;
  wire \or_ln_reg_709_reg[0]_i_41_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_41_n_1 ;
  wire \or_ln_reg_709_reg[0]_i_41_n_2 ;
  wire \or_ln_reg_709_reg[0]_i_41_n_3 ;
  wire \or_ln_reg_709_reg[0]_i_48_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_48_n_1 ;
  wire \or_ln_reg_709_reg[0]_i_48_n_2 ;
  wire \or_ln_reg_709_reg[0]_i_48_n_3 ;
  wire \or_ln_reg_709_reg[0]_i_4_n_1 ;
  wire \or_ln_reg_709_reg[0]_i_4_n_2 ;
  wire \or_ln_reg_709_reg[0]_i_4_n_3 ;
  wire \or_ln_reg_709_reg[0]_i_5_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_6_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_7_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_8_n_0 ;
  wire \or_ln_reg_709_reg[0]_i_8_n_2 ;
  wire \or_ln_reg_709_reg[0]_i_8_n_3 ;
  wire out_C_TREADY;
  wire output_C_V_ce0;
  wire \p_Result_5_reg_724[0]_i_10_n_0 ;
  wire \p_Result_5_reg_724[0]_i_11_n_0 ;
  wire \p_Result_5_reg_724[0]_i_12_n_0 ;
  wire \p_Result_5_reg_724[0]_i_4_n_0 ;
  wire \p_Result_5_reg_724[0]_i_5_n_0 ;
  wire \p_Result_5_reg_724[0]_i_6_n_0 ;
  wire \p_Result_5_reg_724[0]_i_7_n_0 ;
  wire \p_Result_5_reg_724[0]_i_8_n_0 ;
  wire \p_Result_5_reg_724[0]_i_9_n_0 ;
  wire \p_Result_5_reg_724_reg[0]_0 ;
  wire \p_Result_5_reg_724_reg[0]_i_1_n_3 ;
  wire \p_Result_7_reg_669_pp0_iter4_reg_reg[0]_srl2_n_0 ;
  wire p_Result_7_reg_669_pp0_iter5_reg;
  wire [1:0]p_Val2_s_reg_662;
  wire [0:0]ram_reg;
  wire \row_fu_130[0]_i_1_n_0 ;
  wire \row_fu_130[1]_i_1_n_0 ;
  wire \row_fu_130[2]_i_1_n_0 ;
  wire \row_fu_130[3]_i_1_n_0 ;
  wire \row_fu_130[4]_i_2_n_0 ;
  wire \row_fu_130[4]_i_3_n_0 ;
  wire \row_fu_130_reg_n_0_[0] ;
  wire \row_fu_130_reg_n_0_[1] ;
  wire \row_fu_130_reg_n_0_[2] ;
  wire \row_fu_130_reg_n_0_[3] ;
  wire \row_fu_130_reg_n_0_[4] ;
  wire [0:0]select_ln109_fu_217_p3;
  wire [0:0]select_ln1144_fu_573_p3;
  wire [3:0]sub_ln1145_fu_380_p2;
  wire [4:1]sub_ln1145_reg_687;
  wire \sub_ln1145_reg_687[2]_i_3_0 ;
  wire [4:1]sub_ln1145_reg_687_pp0_iter4_reg;
  wire [4:0]sub_ln1160_fu_521_p2;
  wire [23:0]tmp_V_2_reg_680;
  wire [23:0]tmp_V_2_reg_680_pp0_iter4_reg;
  wire \tmp_V_2_reg_680_reg[12]_i_2 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_0 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_1 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_2 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2_0 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2_1 ;
  wire [22:0]\tmp_V_2_reg_680_reg[23]_0 ;
  wire \tmp_V_2_reg_680_reg[23]_i_2 ;
  wire \tmp_V_2_reg_680_reg[4]_i_2 ;
  wire \tmp_V_2_reg_680_reg[4]_i_2_0 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2_0 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2_1 ;
  wire [19:0]tmp_V_fu_339_p2;
  wire [30:30]tmp_fu_403_p4;
  wire [3:1]tmp_fu_403_p4__0;
  wire [0:0]trunc_ln1144_reg_704;
  wire [0:0]trunc_ln1144_reg_704_pp0_iter4_reg;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_5_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_n_0 ;
  wire [4:0]trunc_ln1144_reg_704_pp0_iter5_reg;
  wire \trunc_ln1144_reg_704_pp0_iter5_reg_reg[4]__0_0 ;
  wire [0:0]zext_ln1162_fu_543_p1;
  wire [3:0]\NLW_icmp_ln1159_reg_714_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1159_reg_714_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1159_reg_714_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1159_reg_714_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_m_4_reg_719_reg[14]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_4_reg_719_reg[14]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_m_4_reg_719_reg[18]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_4_reg_719_reg[18]_i_16_O_UNCONNECTED ;
  wire [0:0]\NLW_m_4_reg_719_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_709_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_709_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_709_reg[0]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_709_reg[0]_i_48_O_UNCONNECTED ;
  wire [2:2]\NLW_or_ln_reg_709_reg[0]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_ln_reg_709_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_5_reg_724_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_5_reg_724_reg[0]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I1(select_ln1144_fu_573_p3),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .O(\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .I1(select_ln1144_fu_573_p3),
        .I2(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I3(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .O(\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h002F00D0)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(select_ln1144_fu_573_p3),
        .I1(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .I3(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I4(trunc_ln1144_reg_704_pp0_iter5_reg[2]),
        .O(\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h0000EAEE00001511)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(trunc_ln1144_reg_704_pp0_iter5_reg[2]),
        .I1(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .I3(select_ln1144_fu_573_p3),
        .I4(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I5(trunc_ln1144_reg_704_pp0_iter5_reg[3]),
        .O(\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(\B_V_data_1_payload_A[27]_i_3_n_0 ),
        .I1(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[4]),
        .O(\icmp_ln1136_reg_675_pp0_iter5_reg_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'h002FFFFF)) 
    \B_V_data_1_payload_A[27]_i_3 
       (.I0(select_ln1144_fu_573_p3),
        .I1(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .I3(trunc_ln1144_reg_704_pp0_iter5_reg[2]),
        .I4(trunc_ln1144_reg_704_pp0_iter5_reg[3]),
        .O(\B_V_data_1_payload_A[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEAEAEEEAEEEA)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(trunc_ln1144_reg_704_pp0_iter5_reg[4]),
        .I1(trunc_ln1144_reg_704_pp0_iter5_reg[3]),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[2]),
        .I3(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .I4(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .I5(select_ln1144_fu_573_p3),
        .O(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[4]__0_0 ));
  LUT6 #(
    .INIT(64'h00000000002FFFFF)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(select_ln1144_fu_573_p3),
        .I1(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .I2(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .I3(trunc_ln1144_reg_704_pp0_iter5_reg[2]),
        .I4(trunc_ln1144_reg_704_pp0_iter5_reg[3]),
        .I5(trunc_ln1144_reg_704_pp0_iter5_reg[4]),
        .O(\p_Result_5_reg_724_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h22A2AAAA00A00000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(out_C_TREADY),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \add_ln1136_1_reg_647[8]_i_10 
       (.I0(\col_fu_126_reg_n_0_[1] ),
        .I1(\col_fu_126_reg_n_0_[0] ),
        .I2(\col_fu_126_reg_n_0_[3] ),
        .I3(\col_fu_126_reg_n_0_[2] ),
        .O(\add_ln1136_1_reg_647[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln1136_1_reg_647[8]_i_11 
       (.I0(\row_fu_130[4]_i_3_n_0 ),
        .I1(\row_fu_130_reg_n_0_[1] ),
        .O(\add_ln1136_1_reg_647[8]_i_11_n_0 ));
  FDRE \add_ln1136_1_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(select_ln109_fu_217_p3),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[0]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[1]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[1]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[2]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[2]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[3]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[3]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[4]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[4]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[5]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[5]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[6]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[6]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[7]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[7]),
        .R(1'b0));
  FDRE \add_ln1136_1_reg_647_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(add_ln1136_1_fu_283_p2[8]),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  FDRE \col_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln111_fu_301_p2[0]),
        .Q(\col_fu_126_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \col_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln111_fu_301_p2[1]),
        .Q(\col_fu_126_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \col_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln111_fu_301_p2[2]),
        .Q(\col_fu_126_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \col_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln111_fu_301_p2[3]),
        .Q(\col_fu_126_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \col_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln111_fu_301_p2[4]),
        .Q(\col_fu_126_reg_n_0_[4] ),
        .R(1'b0));
  design_1_matrixmul_FXP_0_0_matrixmul_FXP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D({add_ln1136_1_fu_283_p2,select_ln109_fu_217_p3}),
        .E(add_ln1136_1_reg_6470),
        .Q(Q[2:1]),
        .ack_in(ack_in),
        .add_ln109_1_fu_193_p2(add_ln109_1_fu_193_p2),
        .add_ln111_fu_301_p2(add_ln111_fu_301_p2),
        .\add_ln1136_1_reg_647_reg[4] (\row_fu_130[4]_i_3_n_0 ),
        .\add_ln1136_1_reg_647_reg[4]_0 (\add_ln1136_1_reg_647[8]_i_10_n_0 ),
        .\add_ln1136_1_reg_647_reg[8] (\row_fu_130_reg_n_0_[4] ),
        .\add_ln1136_1_reg_647_reg[8]_0 (\add_ln1136_1_reg_647[8]_i_11_n_0 ),
        .\add_ln1136_1_reg_647_reg[8]_1 (\row_fu_130_reg_n_0_[3] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten41_fu_134[8]_i_3_n_0 ),
        .ap_enable_reg_pp0_iter6_reg(ap_block_pp0_stage0_11001),
        .ap_enable_reg_pp0_iter6_reg_0(flow_control_loop_pipe_sequential_init_U_n_32),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_loop_exit_ready_pp0_iter5_reg_reg__0(D),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_29),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_31),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_fu_126_reg[2] (\col_fu_126_reg_n_0_[4] ),
        .\col_fu_126_reg[2]_0 (\col_fu_126_reg_n_0_[2] ),
        .\col_fu_126_reg[2]_1 (\col_fu_126_reg_n_0_[3] ),
        .\col_fu_126_reg[2]_2 (\col_fu_126_reg_n_0_[0] ),
        .\col_fu_126_reg[2]_3 (\col_fu_126_reg_n_0_[1] ),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done),
        .grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_start_reg),
        .indvar_flatten41_fu_134(indvar_flatten41_fu_134),
        .\indvar_flatten41_fu_134_reg[7] (\indvar_flatten41_fu_134[7]_i_2_n_0 ),
        .\indvar_flatten41_fu_134_reg[8] (\indvar_flatten41_fu_134[8]_i_4_n_0 ),
        .local_write_last_V_fu_295_p2(local_write_last_V_fu_295_p2),
        .\local_write_last_V_reg_652_reg[0] (\row_fu_130_reg_n_0_[2] ),
        .\local_write_last_V_reg_652_reg[0]_0 (\row_fu_130_reg_n_0_[1] ),
        .\local_write_last_V_reg_652_reg[0]_1 (\row_fu_130_reg_n_0_[0] ),
        .\local_write_last_V_reg_652_reg[0]_2 (\local_write_last_V_reg_652[0]_i_2_n_0 ),
        .\row_fu_130_reg[4] (ap_enable_reg_pp0_iter6));
  FDRE \icmp_ln1136_reg_675_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1136_reg_675_reg[0]_0 ),
        .Q(icmp_ln1136_reg_675_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1136_reg_675_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1136_reg_675_pp0_iter4_reg),
        .Q(icmp_ln1136_reg_675_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln1136_reg_675_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1136_reg_675_reg[0]_1 ),
        .Q(\icmp_ln1136_reg_675_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFAA000080AA)) 
    \icmp_ln1159_reg_714[0]_i_1 
       (.I0(icmp_ln1159_fu_497_p2),
        .I1(ack_in),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(\icmp_ln1136_reg_675_reg[0]_0 ),
        .I5(icmp_ln1159_reg_714),
        .O(\icmp_ln1159_reg_714[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_10 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_11 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_13 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_14 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_15 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_16 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_17 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1159_reg_714[0]_i_18 
       (.I0(tmp_fu_403_p4__0[3]),
        .I1(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1159_reg_714[0]_i_19 
       (.I0(tmp_fu_403_p4__0[1]),
        .I1(tmp_fu_403_p4__0[2]),
        .O(\icmp_ln1159_reg_714[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1159_reg_714[0]_i_20 
       (.I0(trunc_ln1144_reg_704),
        .I1(sub_ln1145_reg_687[1]),
        .O(\icmp_ln1159_reg_714[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1159_reg_714[0]_i_21 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .I1(tmp_fu_403_p4__0[3]),
        .O(\icmp_ln1159_reg_714[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1159_reg_714[0]_i_22 
       (.I0(tmp_fu_403_p4__0[1]),
        .I1(tmp_fu_403_p4__0[2]),
        .O(\icmp_ln1159_reg_714[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1159_reg_714[0]_i_23 
       (.I0(trunc_ln1144_reg_704),
        .I1(sub_ln1145_reg_687[1]),
        .O(\icmp_ln1159_reg_714[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_4 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(tmp_fu_403_p4));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_5 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_6 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_8 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1159_reg_714[0]_i_9 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\icmp_ln1159_reg_714[0]_i_9_n_0 ));
  FDRE \icmp_ln1159_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1159_reg_714[0]_i_1_n_0 ),
        .Q(icmp_ln1159_reg_714),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1159_reg_714_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\icmp_ln1159_reg_714_reg[0]_i_12_n_0 ,\icmp_ln1159_reg_714_reg[0]_i_12_n_1 ,\icmp_ln1159_reg_714_reg[0]_i_12_n_2 ,\icmp_ln1159_reg_714_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1159_reg_714[0]_i_17_n_0 ,\icmp_ln1159_reg_714[0]_i_18_n_0 ,\icmp_ln1159_reg_714[0]_i_19_n_0 ,\icmp_ln1159_reg_714[0]_i_20_n_0 }),
        .O(\NLW_icmp_ln1159_reg_714_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\icmp_ln1159_reg_714[0]_i_21_n_0 ,\icmp_ln1159_reg_714[0]_i_22_n_0 ,\icmp_ln1159_reg_714[0]_i_23_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1159_reg_714_reg[0]_i_2 
       (.CI(\icmp_ln1159_reg_714_reg[0]_i_3_n_0 ),
        .CO({icmp_ln1159_fu_497_p2,\icmp_ln1159_reg_714_reg[0]_i_2_n_1 ,\icmp_ln1159_reg_714_reg[0]_i_2_n_2 ,\icmp_ln1159_reg_714_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_fu_403_p4,\icmp_ln1159_reg_714[0]_i_5_n_0 ,\icmp_ln1159_reg_714[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln1159_reg_714_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1159_reg_714_reg[0]_i_3 
       (.CI(\icmp_ln1159_reg_714_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln1159_reg_714_reg[0]_i_3_n_0 ,\icmp_ln1159_reg_714_reg[0]_i_3_n_1 ,\icmp_ln1159_reg_714_reg[0]_i_3_n_2 ,\icmp_ln1159_reg_714_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1159_reg_714[0]_i_8_n_0 ,\icmp_ln1159_reg_714[0]_i_9_n_0 ,\icmp_ln1159_reg_714[0]_i_10_n_0 ,\icmp_ln1159_reg_714[0]_i_11_n_0 }),
        .O(\NLW_icmp_ln1159_reg_714_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1159_reg_714_reg[0]_i_7 
       (.CI(\icmp_ln1159_reg_714_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln1159_reg_714_reg[0]_i_7_n_0 ,\icmp_ln1159_reg_714_reg[0]_i_7_n_1 ,\icmp_ln1159_reg_714_reg[0]_i_7_n_2 ,\icmp_ln1159_reg_714_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1159_reg_714[0]_i_13_n_0 ,\icmp_ln1159_reg_714[0]_i_14_n_0 ,\icmp_ln1159_reg_714[0]_i_15_n_0 ,\icmp_ln1159_reg_714[0]_i_16_n_0 }),
        .O(\NLW_icmp_ln1159_reg_714_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indvar_flatten41_fu_134[7]_i_2 
       (.I0(indvar_flatten41_fu_134[2]),
        .I1(indvar_flatten41_fu_134[0]),
        .I2(indvar_flatten41_fu_134[1]),
        .I3(indvar_flatten41_fu_134[3]),
        .O(\indvar_flatten41_fu_134[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \indvar_flatten41_fu_134[8]_i_3 
       (.I0(\indvar_flatten41_fu_134[8]_i_6_n_0 ),
        .I1(indvar_flatten41_fu_134[6]),
        .I2(indvar_flatten41_fu_134[8]),
        .I3(indvar_flatten41_fu_134[3]),
        .I4(indvar_flatten41_fu_134[5]),
        .O(\indvar_flatten41_fu_134[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten41_fu_134[8]_i_4 
       (.I0(indvar_flatten41_fu_134[3]),
        .I1(indvar_flatten41_fu_134[1]),
        .I2(indvar_flatten41_fu_134[0]),
        .I3(indvar_flatten41_fu_134[2]),
        .I4(indvar_flatten41_fu_134[5]),
        .O(\indvar_flatten41_fu_134[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \indvar_flatten41_fu_134[8]_i_6 
       (.I0(indvar_flatten41_fu_134[0]),
        .I1(indvar_flatten41_fu_134[4]),
        .I2(indvar_flatten41_fu_134[7]),
        .I3(indvar_flatten41_fu_134[2]),
        .I4(indvar_flatten41_fu_134[1]),
        .O(\indvar_flatten41_fu_134[8]_i_6_n_0 ));
  FDRE \indvar_flatten41_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[0]),
        .Q(indvar_flatten41_fu_134[0]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[1]),
        .Q(indvar_flatten41_fu_134[1]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[2]),
        .Q(indvar_flatten41_fu_134[2]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[3]),
        .Q(indvar_flatten41_fu_134[3]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[4]),
        .Q(indvar_flatten41_fu_134[4]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[5]),
        .Q(indvar_flatten41_fu_134[5]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[6]),
        .Q(indvar_flatten41_fu_134[6]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[7]),
        .Q(indvar_flatten41_fu_134[7]),
        .R(1'b0));
  FDRE \indvar_flatten41_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(add_ln109_1_fu_193_p2[8]),
        .Q(indvar_flatten41_fu_134[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \local_write_last_V_reg_652[0]_i_2 
       (.I0(\col_fu_126_reg_n_0_[0] ),
        .I1(\col_fu_126_reg_n_0_[2] ),
        .I2(\row_fu_130_reg_n_0_[4] ),
        .I3(\row_fu_130_reg_n_0_[3] ),
        .I4(\col_fu_126_reg_n_0_[3] ),
        .I5(\col_fu_126_reg_n_0_[4] ),
        .O(\local_write_last_V_reg_652[0]_i_2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/local_write_last_V_reg_652_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/local_write_last_V_reg_652_pp0_iter4_reg_reg[0]_srl4 " *) 
  SRL16E \local_write_last_V_reg_652_pp0_iter4_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(local_write_last_V_reg_652),
        .Q(\local_write_last_V_reg_652_pp0_iter4_reg_reg[0]_srl4_n_0 ));
  FDRE \local_write_last_V_reg_652_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\local_write_last_V_reg_652_pp0_iter4_reg_reg[0]_srl4_n_0 ),
        .Q(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST),
        .R(1'b0));
  FDRE \local_write_last_V_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1136_1_reg_6470),
        .D(local_write_last_V_fu_295_p2),
        .Q(local_write_last_V_reg_652),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[10]_i_10 
       (.I0(\m_4_reg_719[14]_i_19_n_0 ),
        .I1(\m_4_reg_719[14]_i_20_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[10]_i_18_n_0 ),
        .I5(\m_4_reg_719[10]_i_15_n_0 ),
        .O(\m_4_reg_719[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \m_4_reg_719[10]_i_11 
       (.I0(\m_4_reg_719[18]_i_18_n_0 ),
        .I1(\m_4_reg_719[18]_i_26_n_0 ),
        .I2(sub_ln1160_fu_521_p2[4]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[10]_i_12 
       (.I0(\m_4_reg_719[14]_i_22_n_0 ),
        .I1(\m_4_reg_719[14]_i_17_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[10]_i_19_n_0 ),
        .I5(\m_4_reg_719[10]_i_17_n_0 ),
        .O(\m_4_reg_719[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \m_4_reg_719[10]_i_13 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I1(\m_4_reg_719[10]_i_20_n_0 ),
        .I2(\m_4_reg_719[10]_i_21_n_0 ),
        .I3(\m_4_reg_719[22]_i_7_n_0 ),
        .I4(\m_4_reg_719[18]_i_30_n_0 ),
        .I5(\m_4_reg_719[22]_i_19_n_0 ),
        .O(\m_4_reg_719[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \m_4_reg_719[10]_i_14 
       (.I0(add_ln1159_fu_506_p2[3]),
        .I1(add_ln1159_fu_506_p2[4]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(add_ln1159_fu_506_p2[2]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .O(\m_4_reg_719[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[10]_i_15 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[11]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[10]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \m_4_reg_719[10]_i_16 
       (.I0(add_ln1159_fu_506_p2[3]),
        .I1(add_ln1159_fu_506_p2[4]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(add_ln1159_fu_506_p2[2]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .O(\m_4_reg_719[10]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[10]_i_17 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[10]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[10]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[10]_i_18 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[9]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[10]_i_19 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[8]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[10]_i_2 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719[14]_i_13_n_0 ),
        .I4(\m_4_reg_719[10]_i_6_n_0 ),
        .I5(\m_4_reg_719[10]_i_7_n_0 ),
        .O(m_2_fu_536_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \m_4_reg_719[10]_i_20 
       (.I0(sub_ln1160_fu_521_p2[2]),
        .I1(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_4_reg_719[10]_i_21 
       (.I0(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I1(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[10]_i_3 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719[10]_i_6_n_0 ),
        .I4(\m_4_reg_719[10]_i_8_n_0 ),
        .I5(\m_4_reg_719[10]_i_9_n_0 ),
        .O(m_2_fu_536_p3[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[10]_i_4 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719[10]_i_8_n_0 ),
        .I4(\m_4_reg_719[10]_i_10_n_0 ),
        .I5(\m_4_reg_719[10]_i_11_n_0 ),
        .O(m_2_fu_536_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[10]_i_5 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719[10]_i_10_n_0 ),
        .I4(\m_4_reg_719[10]_i_12_n_0 ),
        .I5(\m_4_reg_719[10]_i_13_n_0 ),
        .O(m_2_fu_536_p3[8]));
  LUT6 #(
    .INIT(64'hCFEFCFECCCEFCCEC)) 
    \m_4_reg_719[10]_i_6 
       (.I0(\m_4_reg_719[14]_i_20_n_0 ),
        .I1(\m_4_reg_719[10]_i_14_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[10]_i_15_n_0 ),
        .I5(\m_4_reg_719[14]_i_19_n_0 ),
        .O(\m_4_reg_719[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000022000000F0)) 
    \m_4_reg_719[10]_i_7 
       (.I0(\m_4_reg_719[2]_i_10_n_0 ),
        .I1(sub_ln1160_fu_521_p2[2]),
        .I2(\m_4_reg_719[18]_i_8_n_0 ),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(icmp_ln1159_reg_714),
        .I5(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFEFCFECCCEFCCEC)) 
    \m_4_reg_719[10]_i_8 
       (.I0(\m_4_reg_719[14]_i_17_n_0 ),
        .I1(\m_4_reg_719[10]_i_16_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[10]_i_17_n_0 ),
        .I5(\m_4_reg_719[14]_i_22_n_0 ),
        .O(\m_4_reg_719[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000022000000F0)) 
    \m_4_reg_719[10]_i_9 
       (.I0(\m_4_reg_719[2]_i_12_n_0 ),
        .I1(sub_ln1160_fu_521_p2[2]),
        .I2(\m_4_reg_719[18]_i_13_n_0 ),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(icmp_ln1159_reg_714),
        .I5(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAABAAABAAABAA)) 
    \m_4_reg_719[14]_i_10 
       (.I0(\m_4_reg_719[14]_i_16_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(\m_4_reg_719[14]_i_17_n_0 ),
        .I4(\m_4_reg_719[18]_i_23_n_0 ),
        .I5(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .O(\m_4_reg_719[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \m_4_reg_719[14]_i_11 
       (.I0(\m_4_reg_719[14]_i_18_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(\m_4_reg_719[14]_i_19_n_0 ),
        .I4(\m_4_reg_719[14]_i_20_n_0 ),
        .O(\m_4_reg_719[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \m_4_reg_719[14]_i_12 
       (.I0(\m_4_reg_719[6]_i_9_n_0 ),
        .I1(\m_4_reg_719[22]_i_46_n_0 ),
        .I2(sub_ln1160_fu_521_p2[4]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[14]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBBAABAA)) 
    \m_4_reg_719[14]_i_13 
       (.I0(\m_4_reg_719[14]_i_21_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(\m_4_reg_719[14]_i_22_n_0 ),
        .I4(\m_4_reg_719[14]_i_17_n_0 ),
        .O(\m_4_reg_719[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \m_4_reg_719[14]_i_14 
       (.I0(\m_4_reg_719[6]_i_11_n_0 ),
        .I1(\m_4_reg_719[22]_i_49_n_0 ),
        .I2(sub_ln1160_fu_521_p2[4]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAABAAABAAABAA)) 
    \m_4_reg_719[14]_i_15 
       (.I0(\m_4_reg_719[14]_i_23_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(\m_4_reg_719[14]_i_20_n_0 ),
        .I4(\m_4_reg_719[18]_i_23_n_0 ),
        .I5(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .O(\m_4_reg_719[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \m_4_reg_719[14]_i_16 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(add_ln1159_fu_506_p2[2]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[14]_i_17 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \m_4_reg_719[14]_i_18 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(add_ln1159_fu_506_p2[2]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[14]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[14]_i_19 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[13]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    \m_4_reg_719[14]_i_2 
       (.I0(\m_4_reg_719[14]_i_6_n_0 ),
        .I1(sub_ln1160_fu_521_p2[3]),
        .I2(icmp_ln1159_reg_714),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(\m_4_reg_719[22]_i_8_n_0 ),
        .I5(\m_4_reg_719[22]_i_11_n_0 ),
        .O(m_2_fu_536_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[14]_i_20 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \m_4_reg_719[14]_i_21 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(add_ln1159_fu_506_p2[2]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[14]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \m_4_reg_719[14]_i_22 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[12]),
        .I2(add_ln1159_fu_506_p2[3]),
        .I3(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AC00)) 
    \m_4_reg_719[14]_i_23 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(add_ln1159_fu_506_p2[2]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    \m_4_reg_719[14]_i_3 
       (.I0(\m_4_reg_719[14]_i_7_n_0 ),
        .I1(sub_ln1160_fu_521_p2[3]),
        .I2(icmp_ln1159_reg_714),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(\m_4_reg_719[22]_i_15_n_0 ),
        .I5(\m_4_reg_719[14]_i_8_n_0 ),
        .O(m_2_fu_536_p3[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[14]_i_4 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719[14]_i_10_n_0 ),
        .I4(\m_4_reg_719[14]_i_11_n_0 ),
        .I5(\m_4_reg_719[14]_i_12_n_0 ),
        .O(m_2_fu_536_p3[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[14]_i_5 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719[14]_i_11_n_0 ),
        .I4(\m_4_reg_719[14]_i_13_n_0 ),
        .I5(\m_4_reg_719[14]_i_14_n_0 ),
        .O(m_2_fu_536_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hA000C000)) 
    \m_4_reg_719[14]_i_6 
       (.I0(\m_4_reg_719[14]_i_15_n_0 ),
        .I1(\m_4_reg_719[18]_i_31_n_0 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I4(trunc_ln1144_reg_704_pp0_iter4_reg),
        .O(\m_4_reg_719[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hA000C000)) 
    \m_4_reg_719[14]_i_7 
       (.I0(\m_4_reg_719[14]_i_10_n_0 ),
        .I1(\m_4_reg_719[14]_i_15_n_0 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I4(trunc_ln1144_reg_704_pp0_iter4_reg),
        .O(\m_4_reg_719[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \m_4_reg_719[14]_i_8 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(\m_4_reg_719[18]_i_25_n_0 ),
        .I2(\m_4_reg_719[18]_i_24_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[2]_i_12_n_0 ),
        .O(\m_4_reg_719[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA00000000)) 
    \m_4_reg_719[18]_i_10 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[2]),
        .I5(\m_4_reg_719[18]_i_23_n_0 ),
        .O(\m_4_reg_719[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \m_4_reg_719[18]_i_11 
       (.I0(\m_4_reg_719[2]_i_12_n_0 ),
        .I1(\m_4_reg_719[22]_i_36_n_0 ),
        .I2(sub_ln1160_fu_521_p2[3]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[4]),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[18]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \m_4_reg_719[18]_i_12 
       (.I0(\m_4_reg_719[18]_i_10_n_0 ),
        .I1(\m_4_reg_719[6]_i_6_n_0 ),
        .I2(\m_4_reg_719[22]_i_37_n_0 ),
        .I3(\m_4_reg_719[22]_i_19_n_0 ),
        .I4(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[18]_i_13 
       (.I0(\m_4_reg_719[22]_i_39_n_0 ),
        .I1(\m_4_reg_719[18]_i_24_n_0 ),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[22]_i_38_n_0 ),
        .I5(\m_4_reg_719[18]_i_25_n_0 ),
        .O(\m_4_reg_719[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA00000000)) 
    \m_4_reg_719[18]_i_14 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[2]),
        .I5(\m_4_reg_719[18]_i_23_n_0 ),
        .O(\m_4_reg_719[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[18]_i_15 
       (.I0(\m_4_reg_719[22]_i_7_n_0 ),
        .I1(\m_4_reg_719[18]_i_26_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[18]_i_14_n_0 ),
        .I4(\m_4_reg_719[18]_i_27_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(\m_4_reg_719[18]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \m_4_reg_719[18]_i_17 
       (.I0(\m_4_reg_719[22]_i_17_n_0 ),
        .I1(\m_4_reg_719[18]_i_29_n_0 ),
        .I2(\m_4_reg_719[22]_i_28_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1100100001000000)) 
    \m_4_reg_719[18]_i_18 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(sub_ln1160_fu_521_p2[2]),
        .I2(sub_ln1160_fu_521_p2[0]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .I5(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .O(\m_4_reg_719[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[18]_i_19 
       (.I0(\m_4_reg_719[22]_i_7_n_0 ),
        .I1(\m_4_reg_719[18]_i_30_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[18]_i_27_n_0 ),
        .I4(\m_4_reg_719[18]_i_31_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(\m_4_reg_719[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \m_4_reg_719[18]_i_2 
       (.I0(\m_4_reg_719[18]_i_6_n_0 ),
        .I1(\m_4_reg_719[18]_i_7_n_0 ),
        .I2(\m_4_reg_719[22]_i_7_n_0 ),
        .I3(\m_4_reg_719[18]_i_8_n_0 ),
        .I4(\m_4_reg_719[18]_i_9_n_0 ),
        .I5(\m_4_reg_719[18]_i_10_n_0 ),
        .O(m_2_fu_536_p3[19]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \m_4_reg_719[18]_i_20 
       (.I0(\m_4_reg_719[22]_i_23_n_0 ),
        .I1(\m_4_reg_719[18]_i_32_n_0 ),
        .I2(\m_4_reg_719[22]_i_38_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \m_4_reg_719[18]_i_21 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I1(sub_ln1160_fu_521_p2[2]),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[0]),
        .I4(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .O(\m_4_reg_719[18]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \m_4_reg_719[18]_i_23 
       (.I0(add_ln1159_fu_506_p2[3]),
        .I1(add_ln1159_fu_506_p2[4]),
        .O(\m_4_reg_719[18]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[18]_i_24 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[3]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[4]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[18]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[18]_i_25 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[5]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[6]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[18]_i_26 
       (.I0(\m_4_reg_719[22]_i_32_n_0 ),
        .I1(\m_4_reg_719[6]_i_16_n_0 ),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[22]_i_29_n_0 ),
        .I5(\m_4_reg_719[22]_i_33_n_0 ),
        .O(\m_4_reg_719[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \m_4_reg_719[18]_i_27 
       (.I0(\m_4_reg_719[18]_i_23_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I5(\m_4_reg_719[18]_i_35_n_0 ),
        .O(\m_4_reg_719[18]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[18]_i_28 
       (.I0(sub_ln1145_reg_687_pp0_iter4_reg[4]),
        .O(\m_4_reg_719[18]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[18]_i_29 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[12]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[13]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \m_4_reg_719[18]_i_3 
       (.I0(\m_4_reg_719[18]_i_11_n_0 ),
        .I1(\m_4_reg_719[18]_i_12_n_0 ),
        .I2(\m_4_reg_719[22]_i_7_n_0 ),
        .I3(\m_4_reg_719[18]_i_13_n_0 ),
        .I4(\m_4_reg_719[18]_i_9_n_0 ),
        .I5(\m_4_reg_719[18]_i_14_n_0 ),
        .O(m_2_fu_536_p3[18]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[18]_i_30 
       (.I0(\m_4_reg_719[18]_i_25_n_0 ),
        .I1(\m_4_reg_719[6]_i_18_n_0 ),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[22]_i_39_n_0 ),
        .I5(\m_4_reg_719[18]_i_24_n_0 ),
        .O(\m_4_reg_719[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800800)) 
    \m_4_reg_719[18]_i_31 
       (.I0(\m_4_reg_719[18]_i_23_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(add_ln1159_fu_506_p2[1]),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I5(\m_4_reg_719[18]_i_36_n_0 ),
        .O(\m_4_reg_719[18]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[18]_i_32 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[11]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[12]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[18]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[18]_i_33 
       (.I0(sub_ln1145_reg_687_pp0_iter4_reg[2]),
        .O(\m_4_reg_719[18]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[18]_i_34 
       (.I0(sub_ln1145_reg_687_pp0_iter4_reg[1]),
        .O(\m_4_reg_719[18]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \m_4_reg_719[18]_i_35 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \m_4_reg_719[18]_i_36 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    \m_4_reg_719[18]_i_4 
       (.I0(\m_4_reg_719[18]_i_15_n_0 ),
        .I1(sub_ln1160_fu_521_p2[3]),
        .I2(icmp_ln1159_reg_714),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(\m_4_reg_719[18]_i_17_n_0 ),
        .I5(\m_4_reg_719[18]_i_18_n_0 ),
        .O(m_2_fu_536_p3[17]));
  LUT6 #(
    .INIT(64'hABABABAAAAABAAAA)) 
    \m_4_reg_719[18]_i_5 
       (.I0(\m_4_reg_719[18]_i_19_n_0 ),
        .I1(sub_ln1160_fu_521_p2[3]),
        .I2(icmp_ln1159_reg_714),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(\m_4_reg_719[18]_i_20_n_0 ),
        .I5(\m_4_reg_719[18]_i_21_n_0 ),
        .O(m_2_fu_536_p3[16]));
  LUT6 #(
    .INIT(64'h00000000000A000C)) 
    \m_4_reg_719[18]_i_6 
       (.I0(\m_4_reg_719[2]_i_10_n_0 ),
        .I1(\m_4_reg_719[22]_i_31_n_0 ),
        .I2(sub_ln1160_fu_521_p2[3]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[4]),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \m_4_reg_719[18]_i_7 
       (.I0(\m_4_reg_719[22]_i_50_n_0 ),
        .I1(\m_4_reg_719[6]_i_6_n_0 ),
        .I2(\m_4_reg_719[22]_i_27_n_0 ),
        .I3(\m_4_reg_719[22]_i_19_n_0 ),
        .I4(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[18]_i_8 
       (.I0(\m_4_reg_719[22]_i_29_n_0 ),
        .I1(\m_4_reg_719[22]_i_33_n_0 ),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[22]_i_28_n_0 ),
        .I5(\m_4_reg_719[22]_i_32_n_0 ),
        .O(\m_4_reg_719[18]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_4_reg_719[18]_i_9 
       (.I0(icmp_ln1159_reg_714),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(trunc_ln1144_reg_704_pp0_iter4_reg),
        .O(\m_4_reg_719[18]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \m_4_reg_719[22]_i_1 
       (.I0(ack_in),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(icmp_ln1136_reg_675_pp0_iter4_reg),
        .O(\m_4_reg_719[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \m_4_reg_719[22]_i_10 
       (.I0(icmp_ln1159_reg_714),
        .I1(sub_ln1160_fu_521_p2[4]),
        .I2(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[22]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \m_4_reg_719[22]_i_11 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(\m_4_reg_719[22]_i_32_n_0 ),
        .I2(\m_4_reg_719[22]_i_33_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[2]_i_10_n_0 ),
        .O(\m_4_reg_719[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0000A0C0)) 
    \m_4_reg_719[22]_i_12 
       (.I0(\m_4_reg_719[22]_i_34_n_0 ),
        .I1(\m_4_reg_719[22]_i_35_n_0 ),
        .I2(\m_4_reg_719[22]_i_19_n_0 ),
        .I3(sub_ln1160_fu_521_p2[1]),
        .I4(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \m_4_reg_719[22]_i_13 
       (.I0(\m_4_reg_719[6]_i_6_n_0 ),
        .I1(\m_4_reg_719[22]_i_30_n_0 ),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I3(\m_4_reg_719[22]_i_36_n_0 ),
        .I4(\m_4_reg_719[22]_i_19_n_0 ),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \m_4_reg_719[22]_i_14 
       (.I0(\m_4_reg_719[18]_i_9_n_0 ),
        .I1(\m_4_reg_719[22]_i_30_n_0 ),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I3(\m_4_reg_719[14]_i_8_n_0 ),
        .I4(\m_4_reg_719[22]_i_10_n_0 ),
        .O(\m_4_reg_719[22]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \m_4_reg_719[22]_i_15 
       (.I0(\m_4_reg_719[22]_i_37_n_0 ),
        .I1(\m_4_reg_719[22]_i_38_n_0 ),
        .I2(\m_4_reg_719[22]_i_39_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0000A0C0)) 
    \m_4_reg_719[22]_i_16 
       (.I0(\m_4_reg_719[22]_i_40_n_0 ),
        .I1(\p_Result_5_reg_724[0]_i_7_n_0 ),
        .I2(\m_4_reg_719[22]_i_19_n_0 ),
        .I3(sub_ln1160_fu_521_p2[1]),
        .I4(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[22]_i_17 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(sub_ln1160_fu_521_p2[0]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .I5(\m_4_reg_719[22]_i_41_n_0 ),
        .O(\m_4_reg_719[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC00AAAAAAAA)) 
    \m_4_reg_719[22]_i_18 
       (.I0(\m_4_reg_719[22]_i_34_n_0 ),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(sub_ln1160_fu_521_p2[0]),
        .I5(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_4_reg_719[22]_i_19 
       (.I0(sub_ln1160_fu_521_p2[4]),
        .I1(icmp_ln1159_reg_714),
        .I2(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[22]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h000A0C00)) 
    \m_4_reg_719[22]_i_21 
       (.I0(\m_4_reg_719[22]_i_46_n_0 ),
        .I1(\m_4_reg_719[6]_i_9_n_0 ),
        .I2(icmp_ln1159_reg_714),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h80C0800080008000)) 
    \m_4_reg_719[22]_i_22 
       (.I0(\m_4_reg_719[22]_i_47_n_0 ),
        .I1(icmp_ln1159_reg_714),
        .I2(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I3(trunc_ln1144_reg_704_pp0_iter4_reg),
        .I4(\m_4_reg_719[22]_i_30_n_0 ),
        .I5(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .O(\m_4_reg_719[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[22]_i_23 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(sub_ln1160_fu_521_p2[0]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[13]),
        .I5(\m_4_reg_719[22]_i_48_n_0 ),
        .O(\m_4_reg_719[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC00AAAAAAAA)) 
    \m_4_reg_719[22]_i_24 
       (.I0(\m_4_reg_719[22]_i_40_n_0 ),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(sub_ln1160_fu_521_p2[0]),
        .I5(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h000A0C00)) 
    \m_4_reg_719[22]_i_25 
       (.I0(\m_4_reg_719[22]_i_49_n_0 ),
        .I1(\m_4_reg_719[6]_i_11_n_0 ),
        .I2(icmp_ln1159_reg_714),
        .I3(sub_ln1160_fu_521_p2[4]),
        .I4(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[22]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hA000C000)) 
    \m_4_reg_719[22]_i_26 
       (.I0(\m_4_reg_719[22]_i_50_n_0 ),
        .I1(\m_4_reg_719[22]_i_47_n_0 ),
        .I2(icmp_ln1159_reg_714),
        .I3(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I4(trunc_ln1144_reg_704_pp0_iter4_reg),
        .O(\m_4_reg_719[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA8200000A820)) 
    \m_4_reg_719[22]_i_27 
       (.I0(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I1(sub_ln1160_fu_521_p2[0]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .I5(\m_4_reg_719[18]_i_29_n_0 ),
        .O(\m_4_reg_719[22]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_28 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[10]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[11]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_29 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[8]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[9]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \m_4_reg_719[22]_i_3 
       (.I0(\m_4_reg_719[22]_i_7_n_0 ),
        .I1(\m_4_reg_719[22]_i_8_n_0 ),
        .I2(\m_4_reg_719[22]_i_9_n_0 ),
        .I3(\m_4_reg_719[22]_i_10_n_0 ),
        .I4(\m_4_reg_719[22]_i_11_n_0 ),
        .I5(\m_4_reg_719[22]_i_12_n_0 ),
        .O(m_2_fu_536_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \m_4_reg_719[22]_i_30 
       (.I0(add_ln1159_fu_506_p2[2]),
        .I1(add_ln1159_fu_506_p2[1]),
        .I2(add_ln1159_fu_506_p2[4]),
        .I3(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[22]_i_31 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(sub_ln1160_fu_521_p2[0]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I5(\m_4_reg_719[22]_i_51_n_0 ),
        .O(\m_4_reg_719[22]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_32 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[6]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[7]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_33 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[4]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[5]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_34 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_35 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \m_4_reg_719[22]_i_36 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(sub_ln1160_fu_521_p2[0]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .I5(\m_4_reg_719[22]_i_52_n_0 ),
        .O(\m_4_reg_719[22]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA8200000A820)) 
    \m_4_reg_719[22]_i_37 
       (.I0(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I1(sub_ln1160_fu_521_p2[0]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[13]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .I5(\m_4_reg_719[18]_i_32_n_0 ),
        .O(\m_4_reg_719[22]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_38 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[9]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[10]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_39 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[7]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[8]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \m_4_reg_719[22]_i_4 
       (.I0(\m_4_reg_719[22]_i_13_n_0 ),
        .I1(\m_4_reg_719[22]_i_14_n_0 ),
        .I2(\m_4_reg_719[22]_i_7_n_0 ),
        .I3(\m_4_reg_719[22]_i_15_n_0 ),
        .I4(\m_4_reg_719[22]_i_16_n_0 ),
        .O(m_2_fu_536_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[22]_i_40 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[22]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \m_4_reg_719[22]_i_41 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I2(sub_ln1160_fu_521_p2[0]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[22]_i_42 
       (.I0(sub_ln1145_reg_687_pp0_iter4_reg[3]),
        .O(\m_4_reg_719[22]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[22]_i_43 
       (.I0(sub_ln1145_reg_687_pp0_iter4_reg[1]),
        .O(\m_4_reg_719[22]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[22]_i_44 
       (.I0(sub_ln1145_reg_687_pp0_iter4_reg[2]),
        .O(\m_4_reg_719[22]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_4_reg_719[22]_i_45 
       (.I0(trunc_ln1144_reg_704_pp0_iter4_reg),
        .O(\m_4_reg_719[22]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[22]_i_46 
       (.I0(\m_4_reg_719[22]_i_28_n_0 ),
        .I1(\m_4_reg_719[22]_i_32_n_0 ),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[18]_i_29_n_0 ),
        .I5(\m_4_reg_719[22]_i_29_n_0 ),
        .O(\m_4_reg_719[22]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \m_4_reg_719[22]_i_47 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[22]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \m_4_reg_719[22]_i_48 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I2(sub_ln1160_fu_521_p2[0]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[22]_i_49 
       (.I0(\m_4_reg_719[22]_i_38_n_0 ),
        .I1(\m_4_reg_719[18]_i_25_n_0 ),
        .I2(sub_ln1160_fu_521_p2[1]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[18]_i_32_n_0 ),
        .I5(\m_4_reg_719[22]_i_39_n_0 ),
        .O(\m_4_reg_719[22]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA0C0)) 
    \m_4_reg_719[22]_i_5 
       (.I0(\m_4_reg_719[22]_i_17_n_0 ),
        .I1(\m_4_reg_719[22]_i_18_n_0 ),
        .I2(\m_4_reg_719[22]_i_19_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[22]_i_21_n_0 ),
        .I5(\m_4_reg_719[22]_i_22_n_0 ),
        .O(m_2_fu_536_p3[21]));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \m_4_reg_719[22]_i_50 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[22]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \m_4_reg_719[22]_i_51 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I2(sub_ln1160_fu_521_p2[0]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \m_4_reg_719[22]_i_52 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I2(sub_ln1160_fu_521_p2[0]),
        .I3(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA0C0)) 
    \m_4_reg_719[22]_i_6 
       (.I0(\m_4_reg_719[22]_i_23_n_0 ),
        .I1(\m_4_reg_719[22]_i_24_n_0 ),
        .I2(\m_4_reg_719[22]_i_19_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(\m_4_reg_719[22]_i_25_n_0 ),
        .I5(\m_4_reg_719[22]_i_26_n_0 ),
        .O(m_2_fu_536_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \m_4_reg_719[22]_i_7 
       (.I0(sub_ln1160_fu_521_p2[4]),
        .I1(icmp_ln1159_reg_714),
        .I2(sub_ln1160_fu_521_p2[3]),
        .O(\m_4_reg_719[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \m_4_reg_719[22]_i_8 
       (.I0(\m_4_reg_719[22]_i_27_n_0 ),
        .I1(\m_4_reg_719[22]_i_28_n_0 ),
        .I2(\m_4_reg_719[22]_i_29_n_0 ),
        .I3(sub_ln1160_fu_521_p2[2]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .O(\m_4_reg_719[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \m_4_reg_719[22]_i_9 
       (.I0(\m_4_reg_719[18]_i_9_n_0 ),
        .I1(\m_4_reg_719[22]_i_30_n_0 ),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I3(\m_4_reg_719[22]_i_31_n_0 ),
        .I4(\m_4_reg_719[22]_i_19_n_0 ),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0FFFFA0C00000)) 
    \m_4_reg_719[2]_i_10 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .I4(sub_ln1160_fu_521_p2[1]),
        .I5(\m_4_reg_719[6]_i_16_n_0 ),
        .O(\m_4_reg_719[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFCC3300EAEAEAEA)) 
    \m_4_reg_719[2]_i_11 
       (.I0(\m_4_reg_719[2]_i_15_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(\m_4_reg_719[6]_i_13_n_0 ),
        .I3(\m_4_reg_719[6]_i_17_n_0 ),
        .I4(\m_4_reg_719[10]_i_18_n_0 ),
        .I5(add_ln1159_fu_506_p2[1]),
        .O(\m_4_reg_719[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h30300000BB880000)) 
    \m_4_reg_719[2]_i_12 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I1(sub_ln1160_fu_521_p2[1]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[2]),
        .I4(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I5(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006240)) 
    \m_4_reg_719[2]_i_13 
       (.I0(add_ln1159_fu_506_p2[4]),
        .I1(add_ln1159_fu_506_p2[3]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[8]),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .I4(add_ln1159_fu_506_p2[2]),
        .I5(add_ln1159_fu_506_p2[1]),
        .O(\m_4_reg_719[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0F0F0F8F8F0F0)) 
    \m_4_reg_719[2]_i_14 
       (.I0(add_ln1159_fu_506_p2[2]),
        .I1(\m_4_reg_719[6]_i_19_n_0 ),
        .I2(\m_4_reg_719[2]_i_18_n_0 ),
        .I3(\m_4_reg_719[2]_i_17_n_0 ),
        .I4(\m_4_reg_719[18]_i_9_n_0 ),
        .I5(add_ln1159_fu_506_p2[1]),
        .O(\m_4_reg_719[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000000000CFA0C0A)) 
    \m_4_reg_719[2]_i_15 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[3]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[11]),
        .I2(add_ln1159_fu_506_p2[4]),
        .I3(add_ln1159_fu_506_p2[3]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .I5(add_ln1159_fu_506_p2[2]),
        .O(\m_4_reg_719[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00F0C0A00000C0A0)) 
    \m_4_reg_719[2]_i_16 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[9]),
        .I2(\m_4_reg_719[2]_i_19_n_0 ),
        .I3(add_ln1159_fu_506_p2[3]),
        .I4(add_ln1159_fu_506_p2[4]),
        .I5(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .O(\m_4_reg_719[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \m_4_reg_719[2]_i_17 
       (.I0(\m_4_reg_719[2]_i_20_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(\m_4_reg_719[6]_i_14_n_0 ),
        .O(\m_4_reg_719[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF080808080808080)) 
    \m_4_reg_719[2]_i_18 
       (.I0(\m_4_reg_719[18]_i_9_n_0 ),
        .I1(\m_4_reg_719[22]_i_30_n_0 ),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I3(\m_4_reg_719[10]_i_20_n_0 ),
        .I4(\m_4_reg_719[10]_i_21_n_0 ),
        .I5(\m_4_reg_719[22]_i_19_n_0 ),
        .O(\m_4_reg_719[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \m_4_reg_719[2]_i_19 
       (.I0(add_ln1159_fu_506_p2[1]),
        .I1(add_ln1159_fu_506_p2[2]),
        .O(\m_4_reg_719[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[2]_i_2 
       (.I0(\m_4_reg_719[18]_i_18_n_0 ),
        .I1(\m_4_reg_719[22]_i_19_n_0 ),
        .I2(\m_4_reg_719[18]_i_9_n_0 ),
        .I3(\m_4_reg_719[2]_i_7_n_0 ),
        .I4(\m_4_reg_719[2]_i_8_n_0 ),
        .I5(\m_4_reg_719[6]_i_6_n_0 ),
        .O(m_2_fu_536_p3[1]));
  LUT6 #(
    .INIT(64'h000000000CFA0C0A)) 
    \m_4_reg_719[2]_i_20 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[2]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[10]),
        .I2(add_ln1159_fu_506_p2[4]),
        .I3(add_ln1159_fu_506_p2[3]),
        .I4(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .I5(add_ln1159_fu_506_p2[2]),
        .O(\m_4_reg_719[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[2]_i_3 
       (.I0(\m_4_reg_719[2]_i_9_n_0 ),
        .I1(\m_4_reg_719[2]_i_10_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[6]_i_12_n_0 ),
        .I4(\m_4_reg_719[2]_i_11_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(m_2_fu_536_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[2]_i_4 
       (.I0(\m_4_reg_719[2]_i_9_n_0 ),
        .I1(\m_4_reg_719[2]_i_12_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[2]_i_11_n_0 ),
        .I4(\m_4_reg_719[2]_i_8_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(m_2_fu_536_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[2]_i_5 
       (.I0(\m_4_reg_719[18]_i_18_n_0 ),
        .I1(\m_4_reg_719[22]_i_19_n_0 ),
        .I2(\m_4_reg_719[18]_i_9_n_0 ),
        .I3(\m_4_reg_719[2]_i_7_n_0 ),
        .I4(\m_4_reg_719[2]_i_8_n_0 ),
        .I5(\m_4_reg_719[6]_i_6_n_0 ),
        .O(\m_4_reg_719[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000777FFFFF888)) 
    \m_4_reg_719[2]_i_6 
       (.I0(\m_4_reg_719[18]_i_9_n_0 ),
        .I1(\m_4_reg_719[2]_i_13_n_0 ),
        .I2(\m_4_reg_719[2]_i_7_n_0 ),
        .I3(\m_4_reg_719[6]_i_6_n_0 ),
        .I4(\m_4_reg_719[2]_i_14_n_0 ),
        .I5(zext_ln1162_fu_543_p1),
        .O(\m_4_reg_719[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAEAFFFFCC00)) 
    \m_4_reg_719[2]_i_7 
       (.I0(\m_4_reg_719[2]_i_15_n_0 ),
        .I1(add_ln1159_fu_506_p2[2]),
        .I2(\m_4_reg_719[6]_i_13_n_0 ),
        .I3(\m_4_reg_719[6]_i_17_n_0 ),
        .I4(\m_4_reg_719[2]_i_16_n_0 ),
        .I5(add_ln1159_fu_506_p2[1]),
        .O(\m_4_reg_719[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \m_4_reg_719[2]_i_8 
       (.I0(\m_4_reg_719[2]_i_17_n_0 ),
        .I1(\m_4_reg_719[6]_i_19_n_0 ),
        .I2(\m_4_reg_719[10]_i_19_n_0 ),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(add_ln1159_fu_506_p2[2]),
        .O(\m_4_reg_719[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \m_4_reg_719[2]_i_9 
       (.I0(sub_ln1160_fu_521_p2[3]),
        .I1(icmp_ln1159_reg_714),
        .I2(sub_ln1160_fu_521_p2[4]),
        .I3(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[6]_i_10 
       (.I0(\m_4_reg_719[10]_i_18_n_0 ),
        .I1(\m_4_reg_719[10]_i_15_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[6]_i_17_n_0 ),
        .I5(\m_4_reg_719[6]_i_13_n_0 ),
        .O(\m_4_reg_719[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \m_4_reg_719[6]_i_11 
       (.I0(\m_4_reg_719[18]_i_24_n_0 ),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I2(\m_4_reg_719[10]_i_21_n_0 ),
        .I3(\m_4_reg_719[6]_i_18_n_0 ),
        .I4(sub_ln1160_fu_521_p2[1]),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[6]_i_12 
       (.I0(\m_4_reg_719[10]_i_19_n_0 ),
        .I1(\m_4_reg_719[10]_i_17_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[6]_i_19_n_0 ),
        .I5(\m_4_reg_719[6]_i_14_n_0 ),
        .O(\m_4_reg_719[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \m_4_reg_719[6]_i_13 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[7]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I3(add_ln1159_fu_506_p2[4]),
        .I4(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \m_4_reg_719[6]_i_14 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[6]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I3(add_ln1159_fu_506_p2[4]),
        .I4(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[6]_i_15 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[6]_i_16 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[2]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[3]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \m_4_reg_719[6]_i_17 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[5]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[13]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I3(add_ln1159_fu_506_p2[4]),
        .I4(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \m_4_reg_719[6]_i_18 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[2]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\m_4_reg_719[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \m_4_reg_719[6]_i_19 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[4]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[12]),
        .I2(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .I3(add_ln1159_fu_506_p2[4]),
        .I4(add_ln1159_fu_506_p2[3]),
        .O(\m_4_reg_719[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[6]_i_2 
       (.I0(\m_4_reg_719[22]_i_19_n_0 ),
        .I1(\m_4_reg_719[22]_i_11_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[10]_i_12_n_0 ),
        .I4(\m_4_reg_719[6]_i_7_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(m_2_fu_536_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[6]_i_3 
       (.I0(\m_4_reg_719[22]_i_19_n_0 ),
        .I1(\m_4_reg_719[14]_i_8_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[6]_i_7_n_0 ),
        .I4(\m_4_reg_719[6]_i_8_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(m_2_fu_536_p3[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[6]_i_4 
       (.I0(\m_4_reg_719[22]_i_19_n_0 ),
        .I1(\m_4_reg_719[6]_i_9_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[6]_i_8_n_0 ),
        .I4(\m_4_reg_719[6]_i_10_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(m_2_fu_536_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \m_4_reg_719[6]_i_5 
       (.I0(\m_4_reg_719[22]_i_19_n_0 ),
        .I1(\m_4_reg_719[6]_i_11_n_0 ),
        .I2(\m_4_reg_719[6]_i_6_n_0 ),
        .I3(\m_4_reg_719[6]_i_10_n_0 ),
        .I4(\m_4_reg_719[6]_i_12_n_0 ),
        .I5(\m_4_reg_719[18]_i_9_n_0 ),
        .O(m_2_fu_536_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_4_reg_719[6]_i_6 
       (.I0(icmp_ln1159_reg_714),
        .I1(\m_4_reg_719_reg[14]_i_9_n_3 ),
        .I2(trunc_ln1144_reg_704_pp0_iter4_reg),
        .O(\m_4_reg_719[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[6]_i_7 
       (.I0(\m_4_reg_719[10]_i_15_n_0 ),
        .I1(\m_4_reg_719[14]_i_19_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[6]_i_13_n_0 ),
        .I5(\m_4_reg_719[10]_i_18_n_0 ),
        .O(\m_4_reg_719[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \m_4_reg_719[6]_i_8 
       (.I0(\m_4_reg_719[10]_i_17_n_0 ),
        .I1(\m_4_reg_719[14]_i_22_n_0 ),
        .I2(add_ln1159_fu_506_p2[2]),
        .I3(add_ln1159_fu_506_p2[1]),
        .I4(\m_4_reg_719[6]_i_14_n_0 ),
        .I5(\m_4_reg_719[10]_i_19_n_0 ),
        .O(\m_4_reg_719[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \m_4_reg_719[6]_i_9 
       (.I0(\m_4_reg_719[22]_i_33_n_0 ),
        .I1(\m_4_reg_719[6]_i_15_n_0 ),
        .I2(\m_4_reg_719[6]_i_16_n_0 ),
        .I3(sub_ln1160_fu_521_p2[1]),
        .I4(sub_ln1160_fu_521_p2[2]),
        .O(\m_4_reg_719[6]_i_9_n_0 ));
  FDRE \m_4_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[1]),
        .Q(\m_4_reg_719_reg[22]_0 [0]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[11]),
        .Q(\m_4_reg_719_reg[22]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_4_reg_719_reg[10]_i_1 
       (.CI(\m_4_reg_719_reg[6]_i_1_n_0 ),
        .CO({\m_4_reg_719_reg[10]_i_1_n_0 ,\m_4_reg_719_reg[10]_i_1_n_1 ,\m_4_reg_719_reg[10]_i_1_n_2 ,\m_4_reg_719_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_3_fu_546_p2[11:8]),
        .S(m_2_fu_536_p3[11:8]));
  FDRE \m_4_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[12]),
        .Q(\m_4_reg_719_reg[22]_0 [11]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[12] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[13]),
        .Q(\m_4_reg_719_reg[22]_0 [12]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[13] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[14]),
        .Q(\m_4_reg_719_reg[22]_0 [13]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[14] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[15]),
        .Q(\m_4_reg_719_reg[22]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_4_reg_719_reg[14]_i_1 
       (.CI(\m_4_reg_719_reg[10]_i_1_n_0 ),
        .CO({\m_4_reg_719_reg[14]_i_1_n_0 ,\m_4_reg_719_reg[14]_i_1_n_1 ,\m_4_reg_719_reg[14]_i_1_n_2 ,\m_4_reg_719_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_3_fu_546_p2[15:12]),
        .S(m_2_fu_536_p3[15:12]));
  CARRY4 \m_4_reg_719_reg[14]_i_9 
       (.CI(\m_4_reg_719_reg[18]_i_22_n_0 ),
        .CO({\NLW_m_4_reg_719_reg[14]_i_9_CO_UNCONNECTED [3:1],\m_4_reg_719_reg[14]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_4_reg_719_reg[14]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_4_reg_719_reg[15] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[16]),
        .Q(\m_4_reg_719_reg[22]_0 [15]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[16] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[17]),
        .Q(\m_4_reg_719_reg[22]_0 [16]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[17] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[18]),
        .Q(\m_4_reg_719_reg[22]_0 [17]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[18] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[19]),
        .Q(\m_4_reg_719_reg[22]_0 [18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_4_reg_719_reg[18]_i_1 
       (.CI(\m_4_reg_719_reg[14]_i_1_n_0 ),
        .CO({\m_4_reg_719_reg[18]_i_1_n_0 ,\m_4_reg_719_reg[18]_i_1_n_1 ,\m_4_reg_719_reg[18]_i_1_n_2 ,\m_4_reg_719_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_3_fu_546_p2[19:16]),
        .S(m_2_fu_536_p3[19:16]));
  CARRY4 \m_4_reg_719_reg[18]_i_16 
       (.CI(\m_4_reg_719_reg[22]_i_20_n_0 ),
        .CO({\NLW_m_4_reg_719_reg[18]_i_16_CO_UNCONNECTED [3:2],\m_4_reg_719_reg[18]_i_16_n_2 ,\NLW_m_4_reg_719_reg[18]_i_16_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_4_reg_719[18]_i_28_n_0 }),
        .O({\NLW_m_4_reg_719_reg[18]_i_16_O_UNCONNECTED [3:1],sub_ln1160_fu_521_p2[4]}),
        .S({1'b0,1'b0,1'b1,sub_ln1145_reg_687_pp0_iter4_reg[4]}));
  CARRY4 \m_4_reg_719_reg[18]_i_22 
       (.CI(1'b0),
        .CO({\m_4_reg_719_reg[18]_i_22_n_0 ,\m_4_reg_719_reg[18]_i_22_n_1 ,\m_4_reg_719_reg[18]_i_22_n_2 ,\m_4_reg_719_reg[18]_i_22_n_3 }),
        .CYINIT(trunc_ln1144_reg_704_pp0_iter4_reg),
        .DI({1'b0,1'b0,sub_ln1145_reg_687_pp0_iter4_reg[2:1]}),
        .O(add_ln1159_fu_506_p2),
        .S({sub_ln1145_reg_687_pp0_iter4_reg[4:3],\m_4_reg_719[18]_i_33_n_0 ,\m_4_reg_719[18]_i_34_n_0 }));
  FDRE \m_4_reg_719_reg[19] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[20]),
        .Q(\m_4_reg_719_reg[22]_0 [19]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[2]),
        .Q(\m_4_reg_719_reg[22]_0 [1]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[20] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[21]),
        .Q(\m_4_reg_719_reg[22]_0 [20]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[21] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[22]),
        .Q(\m_4_reg_719_reg[22]_0 [21]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[22] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[23]),
        .Q(\m_4_reg_719_reg[22]_0 [22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_4_reg_719_reg[22]_i_2 
       (.CI(\m_4_reg_719_reg[18]_i_1_n_0 ),
        .CO({\m_4_reg_719_reg[22]_i_2_n_0 ,\m_4_reg_719_reg[22]_i_2_n_1 ,\m_4_reg_719_reg[22]_i_2_n_2 ,\m_4_reg_719_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_3_fu_546_p2[23:20]),
        .S(m_2_fu_536_p3[23:20]));
  CARRY4 \m_4_reg_719_reg[22]_i_20 
       (.CI(1'b0),
        .CO({\m_4_reg_719_reg[22]_i_20_n_0 ,\m_4_reg_719_reg[22]_i_20_n_1 ,\m_4_reg_719_reg[22]_i_20_n_2 ,\m_4_reg_719_reg[22]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_4_reg_719[22]_i_42_n_0 ,1'b0,\m_4_reg_719[22]_i_43_n_0 ,1'b0}),
        .O(sub_ln1160_fu_521_p2[3:0]),
        .S({sub_ln1145_reg_687_pp0_iter4_reg[3],\m_4_reg_719[22]_i_44_n_0 ,sub_ln1145_reg_687_pp0_iter4_reg[1],\m_4_reg_719[22]_i_45_n_0 }));
  FDRE \m_4_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[3]),
        .Q(\m_4_reg_719_reg[22]_0 [2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_4_reg_719_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_4_reg_719_reg[2]_i_1_n_0 ,\m_4_reg_719_reg[2]_i_1_n_1 ,\m_4_reg_719_reg[2]_i_1_n_2 ,\m_4_reg_719_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_2_fu_536_p3[1],zext_ln1162_fu_543_p1}),
        .O({m_3_fu_546_p2[3:1],\NLW_m_4_reg_719_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({m_2_fu_536_p3[3:2],\m_4_reg_719[2]_i_5_n_0 ,\m_4_reg_719[2]_i_6_n_0 }));
  FDRE \m_4_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[4]),
        .Q(\m_4_reg_719_reg[22]_0 [3]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[5]),
        .Q(\m_4_reg_719_reg[22]_0 [4]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[6]),
        .Q(\m_4_reg_719_reg[22]_0 [5]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[7]),
        .Q(\m_4_reg_719_reg[22]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_4_reg_719_reg[6]_i_1 
       (.CI(\m_4_reg_719_reg[2]_i_1_n_0 ),
        .CO({\m_4_reg_719_reg[6]_i_1_n_0 ,\m_4_reg_719_reg[6]_i_1_n_1 ,\m_4_reg_719_reg[6]_i_1_n_2 ,\m_4_reg_719_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_3_fu_546_p2[7:4]),
        .S(m_2_fu_536_p3[7:4]));
  FDRE \m_4_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[8]),
        .Q(\m_4_reg_719_reg[22]_0 [7]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[9]),
        .Q(\m_4_reg_719_reg[22]_0 [8]),
        .R(1'b0));
  FDRE \m_4_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[10]),
        .Q(\m_4_reg_719_reg[22]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEA000000EA)) 
    \or_ln_reg_709[0]_i_1 
       (.I0(\or_ln_reg_709[0]_i_2_n_0 ),
        .I1(icmp_ln1148_fu_439_p2),
        .I2(icmp_ln1147_fu_413_p2),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\icmp_ln1136_reg_675_reg[0]_0 ),
        .I5(zext_ln1162_fu_543_p1),
        .O(\or_ln_reg_709[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F00080)) 
    \or_ln_reg_709[0]_i_10 
       (.I0(tmp_V_2_reg_680[23]),
        .I1(trunc_ln1144_reg_704),
        .I2(\or_ln_reg_709[0]_i_29_n_0 ),
        .I3(sub_ln1145_reg_687[1]),
        .I4(tmp_V_2_reg_680[22]),
        .I5(\or_ln_reg_709[0]_i_30_n_0 ),
        .O(\or_ln_reg_709[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C8F888)) 
    \or_ln_reg_709[0]_i_11 
       (.I0(tmp_V_2_reg_680[6]),
        .I1(lshr_ln1148_fu_428_p2[6]),
        .I2(tmp_V_2_reg_680[7]),
        .I3(\or_ln_reg_709[0]_i_32_n_0 ),
        .I4(trunc_ln1144_reg_704),
        .I5(\or_ln_reg_709[0]_i_33_n_0 ),
        .O(\or_ln_reg_709[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C8F888)) 
    \or_ln_reg_709[0]_i_12 
       (.I0(tmp_V_2_reg_680[2]),
        .I1(lshr_ln1148_fu_428_p2[2]),
        .I2(tmp_V_2_reg_680[3]),
        .I3(lshr_ln1148_fu_428_p2[4]),
        .I4(trunc_ln1144_reg_704),
        .I5(\or_ln_reg_709[0]_i_36_n_0 ),
        .O(\or_ln_reg_709[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C8F888)) 
    \or_ln_reg_709[0]_i_13 
       (.I0(tmp_V_2_reg_680[14]),
        .I1(lshr_ln1148_fu_428_p2[14]),
        .I2(tmp_V_2_reg_680[15]),
        .I3(\or_ln_reg_709[0]_i_27_n_0 ),
        .I4(trunc_ln1144_reg_704),
        .I5(\or_ln_reg_709[0]_i_38_n_0 ),
        .O(\or_ln_reg_709[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \or_ln_reg_709[0]_i_14 
       (.I0(\or_ln_reg_709[0]_i_39_n_0 ),
        .I1(tmp_V_2_reg_680[8]),
        .I2(\or_ln_reg_709[0]_i_32_n_0 ),
        .I3(tmp_V_2_reg_680[9]),
        .I4(lshr_ln1148_fu_428_p2[10]),
        .I5(trunc_ln1144_reg_704),
        .O(\or_ln_reg_709[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_16 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_17 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_18 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_709[0]_i_19 
       (.I0(tmp_V_2_reg_680[11]),
        .I1(tmp_V_2_reg_680[10]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[9]),
        .I4(trunc_ln1144_reg_704),
        .I5(tmp_V_2_reg_680[8]),
        .O(\or_ln_reg_709[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCFFAC00A00000000)) 
    \or_ln_reg_709[0]_i_2 
       (.I0(\or_ln_reg_709_reg[0]_i_5_n_0 ),
        .I1(\or_ln_reg_709_reg[0]_i_6_n_0 ),
        .I2(sub_ln1145_reg_687[4]),
        .I3(sub_ln1145_reg_687[3]),
        .I4(\or_ln_reg_709_reg[0]_i_7_n_0 ),
        .I5(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_709[0]_i_20 
       (.I0(tmp_V_2_reg_680[15]),
        .I1(tmp_V_2_reg_680[14]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[13]),
        .I4(trunc_ln1144_reg_704),
        .I5(tmp_V_2_reg_680[12]),
        .O(\or_ln_reg_709[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_709[0]_i_21 
       (.I0(tmp_V_2_reg_680[3]),
        .I1(tmp_V_2_reg_680[2]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[1]),
        .I4(trunc_ln1144_reg_704),
        .I5(tmp_V_2_reg_680[0]),
        .O(\or_ln_reg_709[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_709[0]_i_22 
       (.I0(tmp_V_2_reg_680[7]),
        .I1(tmp_V_2_reg_680[6]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[5]),
        .I4(trunc_ln1144_reg_704),
        .I5(tmp_V_2_reg_680[4]),
        .O(\or_ln_reg_709[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_709[0]_i_23 
       (.I0(tmp_V_2_reg_680[19]),
        .I1(tmp_V_2_reg_680[18]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[17]),
        .I4(trunc_ln1144_reg_704),
        .I5(tmp_V_2_reg_680[16]),
        .O(\or_ln_reg_709[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_709[0]_i_24 
       (.I0(tmp_V_2_reg_680[23]),
        .I1(tmp_V_2_reg_680[22]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[21]),
        .I4(trunc_ln1144_reg_704),
        .I5(tmp_V_2_reg_680[20]),
        .O(\or_ln_reg_709[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_25 
       (.I0(sub_ln1145_reg_687[3]),
        .O(\or_ln_reg_709[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0000C08C0000)) 
    \or_ln_reg_709[0]_i_26 
       (.I0(trunc_ln1144_reg_704),
        .I1(tmp_V_2_reg_680[19]),
        .I2(sub_ln1145_reg_687[2]),
        .I3(sub_ln1145_reg_687[1]),
        .I4(\or_ln_reg_709[0]_i_27_n_0 ),
        .I5(tmp_V_2_reg_680[18]),
        .O(\or_ln_reg_709[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4442)) 
    \or_ln_reg_709[0]_i_27 
       (.I0(sub_ln1145_reg_687[4]),
        .I1(sub_ln1145_reg_687[3]),
        .I2(sub_ln1145_reg_687[2]),
        .I3(sub_ln1145_reg_687[1]),
        .O(\or_ln_reg_709[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h3004)) 
    \or_ln_reg_709[0]_i_28 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[4]),
        .I2(sub_ln1145_reg_687[3]),
        .I3(sub_ln1145_reg_687[2]),
        .O(lshr_ln1148_fu_428_p2[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h2004)) 
    \or_ln_reg_709[0]_i_29 
       (.I0(sub_ln1145_reg_687[3]),
        .I1(sub_ln1145_reg_687[4]),
        .I2(sub_ln1145_reg_687[2]),
        .I3(sub_ln1145_reg_687[1]),
        .O(\or_ln_reg_709[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_ln_reg_709[0]_i_3 
       (.I0(\or_ln_reg_709[0]_i_9_n_0 ),
        .I1(\or_ln_reg_709[0]_i_10_n_0 ),
        .I2(\or_ln_reg_709[0]_i_11_n_0 ),
        .I3(\or_ln_reg_709[0]_i_12_n_0 ),
        .I4(\or_ln_reg_709[0]_i_13_n_0 ),
        .I5(\or_ln_reg_709[0]_i_14_n_0 ),
        .O(icmp_ln1148_fu_439_p2));
  LUT6 #(
    .INIT(64'hF00000F0800000C0)) 
    \or_ln_reg_709[0]_i_30 
       (.I0(trunc_ln1144_reg_704),
        .I1(tmp_V_2_reg_680[21]),
        .I2(\or_ln_reg_709[0]_i_27_n_0 ),
        .I3(sub_ln1145_reg_687[2]),
        .I4(sub_ln1145_reg_687[1]),
        .I5(tmp_V_2_reg_680[20]),
        .O(\or_ln_reg_709[0]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0F1F)) 
    \or_ln_reg_709[0]_i_31 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[2]),
        .I2(sub_ln1145_reg_687[4]),
        .I3(sub_ln1145_reg_687[3]),
        .O(lshr_ln1148_fu_428_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \or_ln_reg_709[0]_i_32 
       (.I0(sub_ln1145_reg_687[3]),
        .I1(sub_ln1145_reg_687[2]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(sub_ln1145_reg_687[4]),
        .O(\or_ln_reg_709[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4000EF004000)) 
    \or_ln_reg_709[0]_i_33 
       (.I0(trunc_ln1144_reg_704),
        .I1(\or_ln_reg_709[0]_i_32_n_0 ),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[5]),
        .I4(lshr_ln1148_fu_428_p2[4]),
        .I5(tmp_V_2_reg_680[4]),
        .O(\or_ln_reg_709[0]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF337)) 
    \or_ln_reg_709[0]_i_34 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[4]),
        .I2(sub_ln1145_reg_687[3]),
        .I3(sub_ln1145_reg_687[2]),
        .O(lshr_ln1148_fu_428_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h8F1F)) 
    \or_ln_reg_709[0]_i_35 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[2]),
        .I2(sub_ln1145_reg_687[4]),
        .I3(sub_ln1145_reg_687[3]),
        .O(lshr_ln1148_fu_428_p2[4]));
  LUT6 #(
    .INIT(64'hFFFF4000EF004000)) 
    \or_ln_reg_709[0]_i_36 
       (.I0(trunc_ln1144_reg_704),
        .I1(lshr_ln1148_fu_428_p2[4]),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[1]),
        .I4(\or_ln_reg_709[0]_i_46_n_0 ),
        .I5(tmp_V_2_reg_680[0]),
        .O(\or_ln_reg_709[0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h01F0)) 
    \or_ln_reg_709[0]_i_37 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[2]),
        .I2(sub_ln1145_reg_687[3]),
        .I3(sub_ln1145_reg_687[4]),
        .O(lshr_ln1148_fu_428_p2[14]));
  LUT6 #(
    .INIT(64'hFFFF4000EF004000)) 
    \or_ln_reg_709[0]_i_38 
       (.I0(trunc_ln1144_reg_704),
        .I1(\or_ln_reg_709[0]_i_27_n_0 ),
        .I2(sub_ln1145_reg_687[1]),
        .I3(tmp_V_2_reg_680[13]),
        .I4(lshr_ln1148_fu_428_p2[12]),
        .I5(tmp_V_2_reg_680[12]),
        .O(\or_ln_reg_709[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF040C0C8C040)) 
    \or_ln_reg_709[0]_i_39 
       (.I0(trunc_ln1144_reg_704),
        .I1(tmp_V_2_reg_680[11]),
        .I2(lshr_ln1148_fu_428_p2[12]),
        .I3(sub_ln1145_reg_687[1]),
        .I4(\or_ln_reg_709[0]_i_32_n_0 ),
        .I5(tmp_V_2_reg_680[10]),
        .O(\or_ln_reg_709[0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h01FC)) 
    \or_ln_reg_709[0]_i_40 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[3]),
        .I2(sub_ln1145_reg_687[2]),
        .I3(sub_ln1145_reg_687[4]),
        .O(lshr_ln1148_fu_428_p2[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_42 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_43 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_44 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_45 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hDDD7)) 
    \or_ln_reg_709[0]_i_46 
       (.I0(sub_ln1145_reg_687[4]),
        .I1(sub_ln1145_reg_687[3]),
        .I2(sub_ln1145_reg_687[2]),
        .I3(sub_ln1145_reg_687[1]),
        .O(\or_ln_reg_709[0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h01F8)) 
    \or_ln_reg_709[0]_i_47 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(sub_ln1145_reg_687[2]),
        .I2(sub_ln1145_reg_687[3]),
        .I3(sub_ln1145_reg_687[4]),
        .O(lshr_ln1148_fu_428_p2[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_49 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_50 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_51 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_52 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_53 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_709[0]_i_54 
       (.I0(\or_ln_reg_709_reg[0]_i_8_n_0 ),
        .O(\or_ln_reg_709[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln_reg_709[0]_i_55 
       (.I0(tmp_fu_403_p4__0[2]),
        .I1(tmp_fu_403_p4__0[3]),
        .O(\or_ln_reg_709[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln_reg_709[0]_i_56 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(tmp_fu_403_p4__0[1]),
        .O(\or_ln_reg_709[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln_reg_709[0]_i_57 
       (.I0(tmp_fu_403_p4__0[2]),
        .I1(tmp_fu_403_p4__0[3]),
        .O(\or_ln_reg_709[0]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln_reg_709[0]_i_58 
       (.I0(sub_ln1145_reg_687[1]),
        .I1(tmp_fu_403_p4__0[1]),
        .O(\or_ln_reg_709[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAFAEAFFEAEAEA)) 
    \or_ln_reg_709[0]_i_9 
       (.I0(\or_ln_reg_709[0]_i_26_n_0 ),
        .I1(tmp_V_2_reg_680[16]),
        .I2(\or_ln_reg_709[0]_i_27_n_0 ),
        .I3(tmp_V_2_reg_680[17]),
        .I4(lshr_ln1148_fu_428_p2[18]),
        .I5(trunc_ln1144_reg_704),
        .O(\or_ln_reg_709[0]_i_9_n_0 ));
  FDRE \or_ln_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln_reg_709[0]_i_1_n_0 ),
        .Q(zext_ln1162_fu_543_p1),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_709_reg[0]_i_15 
       (.CI(\or_ln_reg_709_reg[0]_i_41_n_0 ),
        .CO({\or_ln_reg_709_reg[0]_i_15_n_0 ,\or_ln_reg_709_reg[0]_i_15_n_1 ,\or_ln_reg_709_reg[0]_i_15_n_2 ,\or_ln_reg_709_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_ln_reg_709[0]_i_42_n_0 ,\or_ln_reg_709[0]_i_43_n_0 ,\or_ln_reg_709[0]_i_44_n_0 ,\or_ln_reg_709[0]_i_45_n_0 }),
        .O(\NLW_or_ln_reg_709_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_709_reg[0]_i_4 
       (.CI(\or_ln_reg_709_reg[0]_i_15_n_0 ),
        .CO({icmp_ln1147_fu_413_p2,\or_ln_reg_709_reg[0]_i_4_n_1 ,\or_ln_reg_709_reg[0]_i_4_n_2 ,\or_ln_reg_709_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\or_ln_reg_709[0]_i_16_n_0 ,\or_ln_reg_709[0]_i_17_n_0 ,\or_ln_reg_709[0]_i_18_n_0 }),
        .O(\NLW_or_ln_reg_709_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_709_reg[0]_i_41 
       (.CI(\or_ln_reg_709_reg[0]_i_48_n_0 ),
        .CO({\or_ln_reg_709_reg[0]_i_41_n_0 ,\or_ln_reg_709_reg[0]_i_41_n_1 ,\or_ln_reg_709_reg[0]_i_41_n_2 ,\or_ln_reg_709_reg[0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_ln_reg_709[0]_i_49_n_0 ,\or_ln_reg_709[0]_i_50_n_0 ,\or_ln_reg_709[0]_i_51_n_0 ,\or_ln_reg_709[0]_i_52_n_0 }),
        .O(\NLW_or_ln_reg_709_reg[0]_i_41_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_709_reg[0]_i_48 
       (.CI(1'b0),
        .CO({\or_ln_reg_709_reg[0]_i_48_n_0 ,\or_ln_reg_709_reg[0]_i_48_n_1 ,\or_ln_reg_709_reg[0]_i_48_n_2 ,\or_ln_reg_709_reg[0]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_ln_reg_709[0]_i_53_n_0 ,\or_ln_reg_709[0]_i_54_n_0 ,\or_ln_reg_709[0]_i_55_n_0 ,\or_ln_reg_709[0]_i_56_n_0 }),
        .O(\NLW_or_ln_reg_709_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709_reg[0]_i_8_n_0 ,\or_ln_reg_709[0]_i_57_n_0 ,\or_ln_reg_709[0]_i_58_n_0 }));
  MUXF7 \or_ln_reg_709_reg[0]_i_5 
       (.I0(\or_ln_reg_709[0]_i_19_n_0 ),
        .I1(\or_ln_reg_709[0]_i_20_n_0 ),
        .O(\or_ln_reg_709_reg[0]_i_5_n_0 ),
        .S(sub_ln1145_reg_687[2]));
  MUXF7 \or_ln_reg_709_reg[0]_i_6 
       (.I0(\or_ln_reg_709[0]_i_21_n_0 ),
        .I1(\or_ln_reg_709[0]_i_22_n_0 ),
        .O(\or_ln_reg_709_reg[0]_i_6_n_0 ),
        .S(sub_ln1145_reg_687[2]));
  MUXF7 \or_ln_reg_709_reg[0]_i_7 
       (.I0(\or_ln_reg_709[0]_i_23_n_0 ),
        .I1(\or_ln_reg_709[0]_i_24_n_0 ),
        .O(\or_ln_reg_709_reg[0]_i_7_n_0 ),
        .S(sub_ln1145_reg_687[2]));
  CARRY4 \or_ln_reg_709_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\or_ln_reg_709_reg[0]_i_8_n_0 ,\NLW_or_ln_reg_709_reg[0]_i_8_CO_UNCONNECTED [2],\or_ln_reg_709_reg[0]_i_8_n_2 ,\or_ln_reg_709_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln1145_reg_687[3],1'b0}),
        .O({\NLW_or_ln_reg_709_reg[0]_i_8_O_UNCONNECTED [3],tmp_fu_403_p4__0}),
        .S({1'b1,sub_ln1145_reg_687[4],\or_ln_reg_709[0]_i_25_n_0 ,sub_ln1145_reg_687[2]}));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_5_reg_724[0]_i_10 
       (.I0(sub_ln1160_fu_521_p2[1]),
        .I1(sub_ln1160_fu_521_p2[2]),
        .O(\p_Result_5_reg_724[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Result_5_reg_724[0]_i_11 
       (.I0(icmp_ln1159_reg_714),
        .I1(sub_ln1160_fu_521_p2[4]),
        .I2(sub_ln1160_fu_521_p2[3]),
        .O(\p_Result_5_reg_724[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Result_5_reg_724[0]_i_12 
       (.I0(sub_ln1160_fu_521_p2[0]),
        .I1(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .O(\p_Result_5_reg_724[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \p_Result_5_reg_724[0]_i_2 
       (.I0(sub_ln1160_fu_521_p2[3]),
        .I1(icmp_ln1159_reg_714),
        .I2(sub_ln1160_fu_521_p2[4]),
        .I3(\m_4_reg_719[18]_i_17_n_0 ),
        .I4(\p_Result_5_reg_724[0]_i_4_n_0 ),
        .I5(\p_Result_5_reg_724[0]_i_5_n_0 ),
        .O(m_2_fu_536_p3[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \p_Result_5_reg_724[0]_i_3 
       (.I0(\m_4_reg_719[22]_i_7_n_0 ),
        .I1(\m_4_reg_719[18]_i_20_n_0 ),
        .I2(\p_Result_5_reg_724[0]_i_6_n_0 ),
        .I3(\p_Result_5_reg_724[0]_i_7_n_0 ),
        .I4(\p_Result_5_reg_724[0]_i_8_n_0 ),
        .I5(\p_Result_5_reg_724[0]_i_9_n_0 ),
        .O(m_2_fu_536_p3[24]));
  LUT6 #(
    .INIT(64'h0000AA00000000C0)) 
    \p_Result_5_reg_724[0]_i_4 
       (.I0(\m_4_reg_719[18]_i_18_n_0 ),
        .I1(\m_4_reg_719[22]_i_35_n_0 ),
        .I2(\p_Result_5_reg_724[0]_i_10_n_0 ),
        .I3(sub_ln1160_fu_521_p2[3]),
        .I4(icmp_ln1159_reg_714),
        .I5(sub_ln1160_fu_521_p2[4]),
        .O(\p_Result_5_reg_724[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000A000C000A0000)) 
    \p_Result_5_reg_724[0]_i_5 
       (.I0(\m_4_reg_719[18]_i_26_n_0 ),
        .I1(\m_4_reg_719[22]_i_18_n_0 ),
        .I2(sub_ln1160_fu_521_p2[3]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[4]),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\p_Result_5_reg_724[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \p_Result_5_reg_724[0]_i_6 
       (.I0(\m_4_reg_719[18]_i_21_n_0 ),
        .I1(\p_Result_5_reg_724[0]_i_11_n_0 ),
        .I2(\p_Result_5_reg_724[0]_i_12_n_0 ),
        .I3(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .I4(\m_4_reg_719[10]_i_20_n_0 ),
        .I5(\m_4_reg_719[22]_i_19_n_0 ),
        .O(\p_Result_5_reg_724[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \p_Result_5_reg_724[0]_i_7 
       (.I0(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .I1(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .I2(\m_4_reg_719_reg[18]_i_16_n_2 ),
        .I3(sub_ln1160_fu_521_p2[0]),
        .O(\p_Result_5_reg_724[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \p_Result_5_reg_724[0]_i_8 
       (.I0(sub_ln1160_fu_521_p2[2]),
        .I1(sub_ln1160_fu_521_p2[1]),
        .I2(sub_ln1160_fu_521_p2[3]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[4]),
        .O(\p_Result_5_reg_724[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000A000C000A0000)) 
    \p_Result_5_reg_724[0]_i_9 
       (.I0(\m_4_reg_719[18]_i_30_n_0 ),
        .I1(\m_4_reg_719[22]_i_24_n_0 ),
        .I2(sub_ln1160_fu_521_p2[3]),
        .I3(icmp_ln1159_reg_714),
        .I4(sub_ln1160_fu_521_p2[4]),
        .I5(sub_ln1160_fu_521_p2[2]),
        .O(\p_Result_5_reg_724[0]_i_9_n_0 ));
  FDRE \p_Result_5_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(\m_4_reg_719[22]_i_1_n_0 ),
        .D(m_3_fu_546_p2[25]),
        .Q(select_ln1144_fu_573_p3),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_5_reg_724_reg[0]_i_1 
       (.CI(\m_4_reg_719_reg[22]_i_2_n_0 ),
        .CO({\NLW_p_Result_5_reg_724_reg[0]_i_1_CO_UNCONNECTED [3:1],\p_Result_5_reg_724_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_5_reg_724_reg[0]_i_1_O_UNCONNECTED [3:2],m_3_fu_546_p2[25:24]}),
        .S({1'b0,1'b0,m_2_fu_536_p3[25:24]}));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Result_7_reg_669_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Result_7_reg_669_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \p_Result_7_reg_669_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_Val2_s_reg_662[1]),
        .Q(\p_Result_7_reg_669_pp0_iter4_reg_reg[0]_srl2_n_0 ));
  FDRE \p_Result_7_reg_669_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_Result_7_reg_669_pp0_iter4_reg_reg[0]_srl2_n_0 ),
        .Q(p_Result_7_reg_669_pp0_iter5_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F20202020202020)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter6_0),
        .I4(ram_reg),
        .I5(Q[0]),
        .O(output_C_V_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[1]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[0]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[8]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[7]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[6]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[5]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[4]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[3]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_output_C_V_address0[2]),
        .I1(Q[2]),
        .I2(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_output_C_V_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    \row_fu_130[0]_i_1 
       (.I0(\col_fu_126_reg_n_0_[4] ),
        .I1(\col_fu_126_reg_n_0_[1] ),
        .I2(\col_fu_126_reg_n_0_[0] ),
        .I3(\col_fu_126_reg_n_0_[3] ),
        .I4(\col_fu_126_reg_n_0_[2] ),
        .I5(\row_fu_130_reg_n_0_[0] ),
        .O(\row_fu_130[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \row_fu_130[1]_i_1 
       (.I0(\row_fu_130[4]_i_3_n_0 ),
        .I1(\row_fu_130_reg_n_0_[1] ),
        .O(\row_fu_130[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \row_fu_130[2]_i_1 
       (.I0(\row_fu_130_reg_n_0_[1] ),
        .I1(\row_fu_130[4]_i_3_n_0 ),
        .I2(\row_fu_130_reg_n_0_[2] ),
        .O(\row_fu_130[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_130[3]_i_1 
       (.I0(\row_fu_130_reg_n_0_[2] ),
        .I1(\row_fu_130[4]_i_3_n_0 ),
        .I2(\row_fu_130_reg_n_0_[1] ),
        .I3(\row_fu_130_reg_n_0_[3] ),
        .O(\row_fu_130[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \row_fu_130[4]_i_2 
       (.I0(\row_fu_130_reg_n_0_[3] ),
        .I1(\row_fu_130_reg_n_0_[1] ),
        .I2(\row_fu_130[4]_i_3_n_0 ),
        .I3(\row_fu_130_reg_n_0_[2] ),
        .I4(\row_fu_130_reg_n_0_[4] ),
        .O(\row_fu_130[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \row_fu_130[4]_i_3 
       (.I0(\col_fu_126_reg_n_0_[4] ),
        .I1(\col_fu_126_reg_n_0_[1] ),
        .I2(\col_fu_126_reg_n_0_[0] ),
        .I3(\col_fu_126_reg_n_0_[3] ),
        .I4(\col_fu_126_reg_n_0_[2] ),
        .I5(\row_fu_130_reg_n_0_[0] ),
        .O(\row_fu_130[4]_i_3_n_0 ));
  FDRE \row_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(\row_fu_130[0]_i_1_n_0 ),
        .Q(\row_fu_130_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(\row_fu_130[1]_i_1_n_0 ),
        .Q(\row_fu_130_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(\row_fu_130[2]_i_1_n_0 ),
        .Q(\row_fu_130_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(\row_fu_130[3]_i_1_n_0 ),
        .Q(\row_fu_130_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  FDRE \row_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_29),
        .D(\row_fu_130[4]_i_2_n_0 ),
        .Q(\row_fu_130_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_32));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \sub_ln1145_reg_687[1]_i_13 
       (.I0(tmp_V_fu_339_p2[0]),
        .I1(tmp_V_fu_339_p2[1]),
        .I2(tmp_V_fu_339_p2[2]),
        .I3(tmp_V_fu_339_p2[3]),
        .I4(tmp_V_fu_339_p2[5]),
        .I5(tmp_V_fu_339_p2[4]),
        .O(\tmp_V_2_reg_680_reg[8]_i_2_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \sub_ln1145_reg_687[1]_i_6 
       (.I0(tmp_V_fu_339_p2[7]),
        .I1(tmp_V_fu_339_p2[8]),
        .I2(tmp_V_fu_339_p2[9]),
        .I3(tmp_V_fu_339_p2[10]),
        .I4(tmp_V_fu_339_p2[12]),
        .I5(tmp_V_fu_339_p2[11]),
        .O(\tmp_V_2_reg_680_reg[16]_i_2_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln1145_reg_687[2]_i_14 
       (.I0(tmp_V_fu_339_p2[13]),
        .I1(tmp_V_fu_339_p2[14]),
        .I2(tmp_V_fu_339_p2[8]),
        .I3(tmp_V_fu_339_p2[15]),
        .I4(tmp_V_fu_339_p2[7]),
        .I5(tmp_V_fu_339_p2[6]),
        .O(\tmp_V_2_reg_680_reg[8]_i_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln1145_reg_687[2]_i_15 
       (.I0(tmp_V_fu_339_p2[3]),
        .I1(tmp_V_fu_339_p2[4]),
        .I2(tmp_V_fu_339_p2[5]),
        .I3(tmp_V_fu_339_p2[2]),
        .O(\tmp_V_2_reg_680_reg[4]_i_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sub_ln1145_reg_687[2]_i_3 
       (.I0(tmp_V_fu_339_p2[18]),
        .I1(tmp_V_fu_339_p2[17]),
        .I2(tmp_V_fu_339_p2[19]),
        .O(\tmp_V_2_reg_680_reg[23]_i_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sub_ln1145_reg_687[4]_i_2 
       (.I0(tmp_V_fu_339_p2[13]),
        .I1(tmp_V_fu_339_p2[14]),
        .I2(tmp_V_fu_339_p2[15]),
        .I3(tmp_V_fu_339_p2[16]),
        .I4(\tmp_V_2_reg_680_reg[23]_i_2 ),
        .O(\sub_ln1145_reg_687[2]_i_3_0 ));
  FDRE \sub_ln1145_reg_687_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_reg_687[1]),
        .Q(sub_ln1145_reg_687_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_reg_687[2]),
        .Q(sub_ln1145_reg_687_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_reg_687[3]),
        .Q(sub_ln1145_reg_687_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_reg_687[4]),
        .Q(sub_ln1145_reg_687_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_fu_380_p2[0]),
        .Q(sub_ln1145_reg_687[1]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_fu_380_p2[1]),
        .Q(sub_ln1145_reg_687[2]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_fu_380_p2[2]),
        .Q(sub_ln1145_reg_687[3]),
        .R(1'b0));
  FDRE \sub_ln1145_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1145_fu_380_p2[3]),
        .Q(sub_ln1145_reg_687[4]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[0]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[10]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[11]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[12]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[13]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[14]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[15]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[16]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[16]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[17]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[17]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[18]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[18]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[19]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[19]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[1]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[20]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[20]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[21]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[21]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[22]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[22]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[23]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[23]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[2]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[3]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[4]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[5]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[6]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[7]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[8]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_V_2_reg_680[9]),
        .Q(tmp_V_2_reg_680_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_Val2_s_reg_662[0]),
        .Q(tmp_V_2_reg_680[0]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [9]),
        .Q(tmp_V_2_reg_680[10]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [10]),
        .Q(tmp_V_2_reg_680[11]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [11]),
        .Q(tmp_V_2_reg_680[12]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [12]),
        .Q(tmp_V_2_reg_680[13]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [13]),
        .Q(tmp_V_2_reg_680[14]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [14]),
        .Q(tmp_V_2_reg_680[15]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [15]),
        .Q(tmp_V_2_reg_680[16]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [16]),
        .Q(tmp_V_2_reg_680[17]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [17]),
        .Q(tmp_V_2_reg_680[18]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [18]),
        .Q(tmp_V_2_reg_680[19]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [0]),
        .Q(tmp_V_2_reg_680[1]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [19]),
        .Q(tmp_V_2_reg_680[20]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [20]),
        .Q(tmp_V_2_reg_680[21]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [21]),
        .Q(tmp_V_2_reg_680[22]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [22]),
        .Q(tmp_V_2_reg_680[23]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [1]),
        .Q(tmp_V_2_reg_680[2]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [2]),
        .Q(tmp_V_2_reg_680[3]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [3]),
        .Q(tmp_V_2_reg_680[4]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [4]),
        .Q(tmp_V_2_reg_680[5]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [5]),
        .Q(tmp_V_2_reg_680[6]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [6]),
        .Q(tmp_V_2_reg_680[7]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [7]),
        .Q(tmp_V_2_reg_680[8]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_680_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_2_reg_680_reg[23]_0 [8]),
        .Q(tmp_V_2_reg_680[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    \trunc_ln1144_reg_704[0]_i_2 
       (.I0(tmp_V_fu_339_p2[16]),
        .I1(tmp_V_fu_339_p2[14]),
        .I2(tmp_V_fu_339_p2[13]),
        .I3(tmp_V_fu_339_p2[15]),
        .I4(tmp_V_fu_339_p2[17]),
        .O(\tmp_V_2_reg_680_reg[20]_i_2_1 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \trunc_ln1144_reg_704[0]_i_6 
       (.I0(tmp_V_fu_339_p2[10]),
        .I1(tmp_V_fu_339_p2[8]),
        .I2(tmp_V_fu_339_p2[6]),
        .I3(tmp_V_fu_339_p2[7]),
        .I4(tmp_V_fu_339_p2[9]),
        .I5(tmp_V_fu_339_p2[11]),
        .O(\tmp_V_2_reg_680_reg[16]_i_2_1 ));
  FDRE \trunc_ln1144_reg_704_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1144_reg_704),
        .Q(trunc_ln1144_reg_704_pp0_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(l_fu_372_p3[1]),
        .Q(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_10 
       (.I0(tmp_V_fu_339_p2[8]),
        .I1(tmp_V_fu_339_p2[9]),
        .I2(tmp_V_fu_339_p2[6]),
        .I3(tmp_V_fu_339_p2[7]),
        .I4(tmp_V_fu_339_p2[11]),
        .I5(tmp_V_fu_339_p2[10]),
        .O(\tmp_V_2_reg_680_reg[12]_i_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_15 
       (.I0(tmp_V_fu_339_p2[13]),
        .I1(tmp_V_fu_339_p2[14]),
        .O(\tmp_V_2_reg_680_reg[20]_i_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_9 
       (.I0(tmp_V_fu_339_p2[15]),
        .I1(tmp_V_fu_339_p2[16]),
        .O(\tmp_V_2_reg_680_reg[20]_i_2_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(l_fu_372_p3[2]),
        .Q(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_10 
       (.I0(tmp_V_fu_339_p2[9]),
        .I1(tmp_V_fu_339_p2[8]),
        .I2(tmp_V_fu_339_p2[7]),
        .I3(tmp_V_fu_339_p2[6]),
        .O(\tmp_V_2_reg_680_reg[8]_i_2_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_4 
       (.I0(tmp_V_fu_339_p2[5]),
        .I1(tmp_V_fu_339_p2[4]),
        .I2(tmp_V_fu_339_p2[3]),
        .O(\tmp_V_2_reg_680_reg[4]_i_2_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_5 
       (.I0(tmp_V_fu_339_p2[11]),
        .I1(tmp_V_fu_339_p2[10]),
        .I2(tmp_V_fu_339_p2[12]),
        .O(\tmp_V_2_reg_680_reg[16]_i_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_9 
       (.I0(tmp_V_fu_339_p2[16]),
        .I1(tmp_V_fu_339_p2[15]),
        .I2(tmp_V_fu_339_p2[14]),
        .I3(tmp_V_fu_339_p2[13]),
        .O(\tmp_V_2_reg_680_reg[16]_i_2_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(l_fu_372_p3[3]),
        .Q(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(l_fu_372_p3[4]),
        .Q(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_2 
       (.I0(tmp_V_fu_339_p2[6]),
        .I1(tmp_V_fu_339_p2[7]),
        .I2(tmp_V_fu_339_p2[8]),
        .I3(tmp_V_fu_339_p2[9]),
        .I4(\tmp_V_2_reg_680_reg[16]_i_2 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_5_0 ));
  FDRE \trunc_ln1144_reg_704_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1144_reg_704_pp0_iter4_reg),
        .Q(trunc_ln1144_reg_704_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1144_reg_704_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_n_0 ),
        .Q(trunc_ln1144_reg_704_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_n_0 ),
        .Q(trunc_ln1144_reg_704_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_n_0 ),
        .Q(trunc_ln1144_reg_704_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1144_reg_704_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_n_0 ),
        .Q(trunc_ln1144_reg_704_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln1144_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(l_fu_372_p3[0]),
        .Q(trunc_ln1144_reg_704),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1
   (D,
    add_ln1393_fu_1435_p2,
    reg_5630,
    col_fu_1360,
    ap_clk,
    dout__0_0,
    q9,
    Q,
    dout__0_1,
    CO,
    S,
    P);
  output [3:0]D;
  output [20:0]add_ln1393_fu_1435_p2;
  input reg_5630;
  input col_fu_1360;
  input ap_clk;
  input [23:0]dout__0_0;
  input [23:0]q9;
  input [0:0]Q;
  input [0:0]dout__0_1;
  input [0:0]CO;
  input [0:0]S;
  input [19:0]P;

  wire [0:0]CO;
  wire [3:0]D;
  wire [19:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [20:0]add_ln1393_fu_1435_p2;
  wire ap_clk;
  wire col_fu_1360;
  wire [23:0]dout__0_0;
  wire [0:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_93;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q9;
  wire reg_5630;
  wire [36:17]shl_ln_fu_1428_p3;
  wire \tmp_7_reg_2321[10]_i_10_n_0 ;
  wire \tmp_7_reg_2321[10]_i_7_n_0 ;
  wire \tmp_7_reg_2321[10]_i_8_n_0 ;
  wire \tmp_7_reg_2321[10]_i_9_n_0 ;
  wire \tmp_7_reg_2321[14]_i_10_n_0 ;
  wire \tmp_7_reg_2321[14]_i_7_n_0 ;
  wire \tmp_7_reg_2321[14]_i_8_n_0 ;
  wire \tmp_7_reg_2321[14]_i_9_n_0 ;
  wire \tmp_7_reg_2321[18]_i_10_n_0 ;
  wire \tmp_7_reg_2321[18]_i_7_n_0 ;
  wire \tmp_7_reg_2321[18]_i_8_n_0 ;
  wire \tmp_7_reg_2321[18]_i_9_n_0 ;
  wire \tmp_7_reg_2321[22]_i_10_n_0 ;
  wire \tmp_7_reg_2321[22]_i_7_n_0 ;
  wire \tmp_7_reg_2321[22]_i_8_n_0 ;
  wire \tmp_7_reg_2321[22]_i_9_n_0 ;
  wire \tmp_7_reg_2321[23]_i_4_n_0 ;
  wire \tmp_7_reg_2321[6]_i_7_n_0 ;
  wire \tmp_7_reg_2321[6]_i_8_n_0 ;
  wire \tmp_7_reg_2321[6]_i_9_n_0 ;
  wire \tmp_7_reg_2321_reg[10]_i_2_n_0 ;
  wire \tmp_7_reg_2321_reg[10]_i_2_n_1 ;
  wire \tmp_7_reg_2321_reg[10]_i_2_n_2 ;
  wire \tmp_7_reg_2321_reg[10]_i_2_n_3 ;
  wire \tmp_7_reg_2321_reg[14]_i_2_n_0 ;
  wire \tmp_7_reg_2321_reg[14]_i_2_n_1 ;
  wire \tmp_7_reg_2321_reg[14]_i_2_n_2 ;
  wire \tmp_7_reg_2321_reg[14]_i_2_n_3 ;
  wire \tmp_7_reg_2321_reg[18]_i_2_n_0 ;
  wire \tmp_7_reg_2321_reg[18]_i_2_n_1 ;
  wire \tmp_7_reg_2321_reg[18]_i_2_n_2 ;
  wire \tmp_7_reg_2321_reg[18]_i_2_n_3 ;
  wire \tmp_7_reg_2321_reg[22]_i_2_n_0 ;
  wire \tmp_7_reg_2321_reg[22]_i_2_n_1 ;
  wire \tmp_7_reg_2321_reg[22]_i_2_n_2 ;
  wire \tmp_7_reg_2321_reg[22]_i_2_n_3 ;
  wire \tmp_7_reg_2321_reg[6]_i_2_n_0 ;
  wire \tmp_7_reg_2321_reg[6]_i_2_n_1 ;
  wire \tmp_7_reg_2321_reg[6]_i_2_n_2 ;
  wire \tmp_7_reg_2321_reg[6]_i_2_n_3 ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_7_reg_2321_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_7_reg_2321_reg[23]_i_3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q9[23],q9[23],q9[23],q9[23],q9[23],q9[23],q9}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(col_fu_1360),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_93,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(col_fu_1360),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(dout__0_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],shl_ln_fu_1428_p3}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_10 
       (.I0(shl_ln_fu_1428_p3[20]),
        .I1(P[3]),
        .O(\tmp_7_reg_2321[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_7 
       (.I0(shl_ln_fu_1428_p3[23]),
        .I1(P[6]),
        .O(\tmp_7_reg_2321[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_8 
       (.I0(shl_ln_fu_1428_p3[22]),
        .I1(P[5]),
        .O(\tmp_7_reg_2321[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_9 
       (.I0(shl_ln_fu_1428_p3[21]),
        .I1(P[4]),
        .O(\tmp_7_reg_2321[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_10 
       (.I0(shl_ln_fu_1428_p3[24]),
        .I1(P[7]),
        .O(\tmp_7_reg_2321[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_7 
       (.I0(shl_ln_fu_1428_p3[27]),
        .I1(P[10]),
        .O(\tmp_7_reg_2321[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_8 
       (.I0(shl_ln_fu_1428_p3[26]),
        .I1(P[9]),
        .O(\tmp_7_reg_2321[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_9 
       (.I0(shl_ln_fu_1428_p3[25]),
        .I1(P[8]),
        .O(\tmp_7_reg_2321[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_10 
       (.I0(shl_ln_fu_1428_p3[28]),
        .I1(P[11]),
        .O(\tmp_7_reg_2321[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_7 
       (.I0(shl_ln_fu_1428_p3[31]),
        .I1(P[14]),
        .O(\tmp_7_reg_2321[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_8 
       (.I0(shl_ln_fu_1428_p3[30]),
        .I1(P[13]),
        .O(\tmp_7_reg_2321[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_9 
       (.I0(shl_ln_fu_1428_p3[29]),
        .I1(P[12]),
        .O(\tmp_7_reg_2321[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_10 
       (.I0(shl_ln_fu_1428_p3[32]),
        .I1(P[15]),
        .O(\tmp_7_reg_2321[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_7 
       (.I0(shl_ln_fu_1428_p3[35]),
        .I1(P[18]),
        .O(\tmp_7_reg_2321[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_8 
       (.I0(shl_ln_fu_1428_p3[34]),
        .I1(P[17]),
        .O(\tmp_7_reg_2321[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_9 
       (.I0(shl_ln_fu_1428_p3[33]),
        .I1(P[16]),
        .O(\tmp_7_reg_2321[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[23]_i_4 
       (.I0(shl_ln_fu_1428_p3[36]),
        .I1(P[19]),
        .O(\tmp_7_reg_2321[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_7 
       (.I0(shl_ln_fu_1428_p3[19]),
        .I1(P[2]),
        .O(\tmp_7_reg_2321[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_8 
       (.I0(shl_ln_fu_1428_p3[18]),
        .I1(P[1]),
        .O(\tmp_7_reg_2321[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_9 
       (.I0(shl_ln_fu_1428_p3[17]),
        .I1(P[0]),
        .O(\tmp_7_reg_2321[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[10]_i_2 
       (.CI(\tmp_7_reg_2321_reg[6]_i_2_n_0 ),
        .CO({\tmp_7_reg_2321_reg[10]_i_2_n_0 ,\tmp_7_reg_2321_reg[10]_i_2_n_1 ,\tmp_7_reg_2321_reg[10]_i_2_n_2 ,\tmp_7_reg_2321_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln_fu_1428_p3[23:20]),
        .O(add_ln1393_fu_1435_p2[7:4]),
        .S({\tmp_7_reg_2321[10]_i_7_n_0 ,\tmp_7_reg_2321[10]_i_8_n_0 ,\tmp_7_reg_2321[10]_i_9_n_0 ,\tmp_7_reg_2321[10]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[14]_i_2 
       (.CI(\tmp_7_reg_2321_reg[10]_i_2_n_0 ),
        .CO({\tmp_7_reg_2321_reg[14]_i_2_n_0 ,\tmp_7_reg_2321_reg[14]_i_2_n_1 ,\tmp_7_reg_2321_reg[14]_i_2_n_2 ,\tmp_7_reg_2321_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln_fu_1428_p3[27:24]),
        .O(add_ln1393_fu_1435_p2[11:8]),
        .S({\tmp_7_reg_2321[14]_i_7_n_0 ,\tmp_7_reg_2321[14]_i_8_n_0 ,\tmp_7_reg_2321[14]_i_9_n_0 ,\tmp_7_reg_2321[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[18]_i_2 
       (.CI(\tmp_7_reg_2321_reg[14]_i_2_n_0 ),
        .CO({\tmp_7_reg_2321_reg[18]_i_2_n_0 ,\tmp_7_reg_2321_reg[18]_i_2_n_1 ,\tmp_7_reg_2321_reg[18]_i_2_n_2 ,\tmp_7_reg_2321_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln_fu_1428_p3[31:28]),
        .O(add_ln1393_fu_1435_p2[15:12]),
        .S({\tmp_7_reg_2321[18]_i_7_n_0 ,\tmp_7_reg_2321[18]_i_8_n_0 ,\tmp_7_reg_2321[18]_i_9_n_0 ,\tmp_7_reg_2321[18]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[22]_i_2 
       (.CI(\tmp_7_reg_2321_reg[18]_i_2_n_0 ),
        .CO({\tmp_7_reg_2321_reg[22]_i_2_n_0 ,\tmp_7_reg_2321_reg[22]_i_2_n_1 ,\tmp_7_reg_2321_reg[22]_i_2_n_2 ,\tmp_7_reg_2321_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(shl_ln_fu_1428_p3[35:32]),
        .O(add_ln1393_fu_1435_p2[19:16]),
        .S({\tmp_7_reg_2321[22]_i_7_n_0 ,\tmp_7_reg_2321[22]_i_8_n_0 ,\tmp_7_reg_2321[22]_i_9_n_0 ,\tmp_7_reg_2321[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[23]_i_3 
       (.CI(\tmp_7_reg_2321_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_7_reg_2321_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_7_reg_2321_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_fu_1435_p2[20]}),
        .S({1'b0,1'b0,1'b0,\tmp_7_reg_2321[23]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[6]_i_2 
       (.CI(CO),
        .CO({\tmp_7_reg_2321_reg[6]_i_2_n_0 ,\tmp_7_reg_2321_reg[6]_i_2_n_1 ,\tmp_7_reg_2321_reg[6]_i_2_n_2 ,\tmp_7_reg_2321_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln_fu_1428_p3[19:17],Q}),
        .O(add_ln1393_fu_1435_p2[3:0]),
        .S({\tmp_7_reg_2321[6]_i_7_n_0 ,\tmp_7_reg_2321[6]_i_8_n_0 ,\tmp_7_reg_2321[6]_i_9_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_10
   (D,
    P,
    reg_5630,
    ap_clk,
    dout_0,
    q3,
    Q,
    dout__0_0);
  output [4:0]D;
  output [19:0]P;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q3;
  input [0:0]Q;
  input [6:0]dout__0_0;

  wire [4:0]D;
  wire [19:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [6:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q3;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q3[23],q3[23],q3[23],q3[23],q3[23],q3[23],q3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_11
   (D,
    P,
    reg_5630,
    ap_clk,
    B,
    q2,
    Q,
    dout__0_0);
  output [4:0]D;
  output [19:0]P;
  input reg_5630;
  input ap_clk;
  input [16:0]B;
  input [23:0]q2;
  input [0:0]Q;
  input [6:0]dout__0_0;

  wire [16:0]B;
  wire [4:0]D;
  wire [19:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [6:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q2;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q2[23],q2[23],q2[23],q2[23],q2[23],q2[23],q2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_12
   (D,
    P,
    reg_5630,
    col_fu_1360,
    ap_clk,
    dout__0_0,
    q1,
    Q);
  output [4:0]D;
  output [19:0]P;
  input reg_5630;
  input col_fu_1360;
  input ap_clk;
  input [23:0]dout__0_0;
  input [23:0]q1;
  input [0:0]Q;

  wire [4:0]D;
  wire [19:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire col_fu_1360;
  wire [23:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q1;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q1[23],q1[23],q1[23],q1[23],q1[23],q1[23],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(col_fu_1360),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(col_fu_1360),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_13
   (P,
    dout__0_0,
    reg_5630,
    dout_0,
    ap_clk,
    dout__0_1,
    q0,
    Q);
  output [4:0]P;
  output [19:0]dout__0_0;
  input reg_5630;
  input dout_0;
  input ap_clk;
  input [23:0]dout__0_1;
  input [23:0]q0;
  input [0:0]Q;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_0;
  wire [19:0]dout__0_0;
  wire [23:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q0;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q0[23],q0[23],q0[23],q0[23],q0[23],q0[23],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout__0_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_14
   (D,
    P,
    reg_5630,
    dout_0,
    ap_clk,
    dout__0_0,
    q9,
    Q);
  output [4:0]D;
  output [19:0]P;
  input reg_5630;
  input dout_0;
  input ap_clk;
  input [23:0]dout__0_0;
  input [23:0]q9;
  input [0:0]Q;

  wire [4:0]D;
  wire [19:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_0;
  wire [23:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q9;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q9[23],q9[23],q9[23],q9[23],q9[23],q9[23],q9}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19],q9[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23],dout__0_0[23:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_15
   (P,
    dout__0_0,
    reg_5630,
    dout_0,
    ap_clk,
    dout__0_1,
    q8,
    Q);
  output [4:0]P;
  output [19:0]dout__0_0;
  input reg_5630;
  input dout_0;
  input ap_clk;
  input [23:0]dout__0_1;
  input [23:0]q8;
  input [0:0]Q;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_0;
  wire [19:0]dout__0_0;
  wire [23:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q8;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q8[23],q8[23],q8[23],q8[23],q8[23],q8[23],q8}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout__0_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23],dout__0_1[23:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_16
   (P,
    dout__0_0,
    reg_5630,
    ap_clk,
    dout_0,
    dout_1,
    Q,
    dout__0_1);
  output [4:0]P;
  output [19:0]dout__0_0;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]dout_1;
  input [0:0]Q;
  input [6:0]dout__0_1;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [23:0]dout_1;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[23],dout_1[23],dout_1[23],dout_1[23],dout_1[23],dout_1[23],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_17
   (P,
    dout__0_0,
    reg_5630,
    ap_clk,
    dout_0,
    q6,
    Q,
    dout__0_1);
  output [4:0]P;
  output [19:0]dout__0_0;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q6;
  input [0:0]Q;
  input [6:0]dout__0_1;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q6;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q6[23],q6[23],q6[23],q6[23],q6[23],q6[23],q6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_18
   (P,
    dout__0_0,
    reg_5630,
    ap_clk,
    dout_0,
    q5,
    Q,
    dout__0_1);
  output [4:0]P;
  output [19:0]dout__0_0;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q5;
  input [0:0]Q;
  input [6:0]dout__0_1;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q5;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q5[23],q5[23],q5[23],q5[23],q5[23],q5[23],q5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_19
   (P,
    dout__0_0,
    dout_0,
    ap_clk,
    dout_1,
    q4,
    Q,
    dout__0_1);
  output [4:0]P;
  output [19:0]dout__0_0;
  input dout_0;
  input ap_clk;
  input [16:0]dout_1;
  input [23:0]q4;
  input [0:0]Q;
  input [6:0]dout__0_1;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_0;
  wire [16:0]dout_1;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q4;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q4[23],q4[23],q4[23],q4[23],q4[23],q4[23],q4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_20
   (P,
    col_fu_1360,
    dout__0_0,
    dout_0,
    Q,
    ap_clk,
    q7,
    q3,
    grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    dout_1);
  output [4:0]P;
  output col_fu_1360;
  output [19:0]dout__0_0;
  input dout_0;
  input [1:0]Q;
  input ap_clk;
  input [23:0]q7;
  input [23:0]q3;
  input grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input dout_1;

  wire [4:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire col_fu_1360;
  wire dout_0;
  wire dout_1;
  wire [19:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg;
  wire [23:0]q3;
  wire [23:0]q7;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00008A80)) 
    \col_fu_136[4]_i_2 
       (.I0(Q[1]),
        .I1(grp_matrixmul_FXP_Pipeline_MM_L1_MM_L2_fu_88_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(dout_1),
        .O(col_fu_1360));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q3[23],q3[23],q3[23],q3[23],q3[23],q3[23],q3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q7[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(col_fu_1360),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19],q3[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q7[23],q7[23],q7[23],q7[23],q7[23],q7[23],q7[23],q7[23],q7[23],q7[23],q7[23],q7[23:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(col_fu_1360),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[0]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_21
   (P,
    dout__0_0,
    dout_0,
    ap_clk,
    dout_1,
    q2,
    Q,
    dout__0_1);
  output [4:0]P;
  output [19:0]dout__0_0;
  input dout_0;
  input ap_clk;
  input [16:0]dout_1;
  input [23:0]q2;
  input [0:0]Q;
  input [6:0]dout__0_1;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_0;
  wire [16:0]dout_1;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q2;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q2[23],q2[23],q2[23],q2[23],q2[23],q2[23],q2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19],q2[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_22
   (P,
    dout__0_0,
    dout_0,
    ap_clk,
    dout_1,
    q1,
    Q,
    dout__0_1);
  output [4:0]P;
  output [19:0]dout__0_0;
  input dout_0;
  input ap_clk;
  input [16:0]dout_1;
  input [23:0]q1;
  input [0:0]Q;
  input [6:0]dout__0_1;

  wire [4:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_0;
  wire [16:0]dout_1;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q1;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q1[23],q1[23],q1[23],q1[23],q1[23],q1[23],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19],q1[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(dout_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(dout_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_23
   (P,
    \ap_CS_fsm_reg[1] ,
    dout__0_0,
    ap_clk,
    B,
    q0,
    Q,
    dout__0_1,
    ap_enable_reg_pp0_iter1);
  output [4:0]P;
  output \ap_CS_fsm_reg[1] ;
  output [19:0]dout__0_0;
  input ap_clk;
  input [16:0]B;
  input [23:0]q0;
  input [1:0]Q;
  input [6:0]dout__0_1;
  input ap_enable_reg_pp0_iter1;

  wire [16:0]B;
  wire [4:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [19:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q0;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q0[23],q0[23],q0[23],q0[23],q0[23],q0[23],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,P,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19],q0[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[1] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[1] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[0]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],dout__0_0}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    dout_i_1__5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[1] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_5
   (D,
    reg_5630,
    P,
    ap_clk,
    dout_0,
    q8,
    Q,
    dout__0_0,
    ap_enable_reg_pp0_iter1);
  output [4:0]D;
  output reg_5630;
  output [19:0]P;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q8;
  input [1:0]Q;
  input [6:0]dout__0_0;
  input ap_enable_reg_pp0_iter1;

  wire [4:0]D;
  wire [19:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [16:0]dout_0;
  wire [6:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q8;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q8[23],q8[23],q8[23],q8[23],q8[23],q8[23],q8}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19],q8[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE0)) 
    dout_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(reg_5630));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_6
   (D,
    dout__0_0,
    reg_5630,
    ap_clk,
    dout_0,
    dout_1,
    Q,
    dout__0_1,
    CO,
    add_ln1393_fu_1435_p2,
    S);
  output [4:0]D;
  output [20:0]dout__0_0;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]dout_1;
  input [0:0]Q;
  input [6:0]dout__0_1;
  input [0:0]CO;
  input [20:0]add_ln1393_fu_1435_p2;
  input [0:0]S;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [20:0]add_ln1393_fu_1435_p2;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [23:0]dout_1;
  wire [20:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [36:17]mul_ln1393_1_reg_2281;
  wire reg_5630;
  wire \tmp_7_reg_2321[10]_i_3_n_0 ;
  wire \tmp_7_reg_2321[10]_i_4_n_0 ;
  wire \tmp_7_reg_2321[10]_i_5_n_0 ;
  wire \tmp_7_reg_2321[10]_i_6_n_0 ;
  wire \tmp_7_reg_2321[14]_i_3_n_0 ;
  wire \tmp_7_reg_2321[14]_i_4_n_0 ;
  wire \tmp_7_reg_2321[14]_i_5_n_0 ;
  wire \tmp_7_reg_2321[14]_i_6_n_0 ;
  wire \tmp_7_reg_2321[18]_i_3_n_0 ;
  wire \tmp_7_reg_2321[18]_i_4_n_0 ;
  wire \tmp_7_reg_2321[18]_i_5_n_0 ;
  wire \tmp_7_reg_2321[18]_i_6_n_0 ;
  wire \tmp_7_reg_2321[22]_i_3_n_0 ;
  wire \tmp_7_reg_2321[22]_i_4_n_0 ;
  wire \tmp_7_reg_2321[22]_i_5_n_0 ;
  wire \tmp_7_reg_2321[22]_i_6_n_0 ;
  wire \tmp_7_reg_2321[23]_i_2_n_0 ;
  wire \tmp_7_reg_2321[6]_i_3_n_0 ;
  wire \tmp_7_reg_2321[6]_i_4_n_0 ;
  wire \tmp_7_reg_2321[6]_i_5_n_0 ;
  wire \tmp_7_reg_2321_reg[10]_i_1_n_0 ;
  wire \tmp_7_reg_2321_reg[10]_i_1_n_1 ;
  wire \tmp_7_reg_2321_reg[10]_i_1_n_2 ;
  wire \tmp_7_reg_2321_reg[10]_i_1_n_3 ;
  wire \tmp_7_reg_2321_reg[14]_i_1_n_0 ;
  wire \tmp_7_reg_2321_reg[14]_i_1_n_1 ;
  wire \tmp_7_reg_2321_reg[14]_i_1_n_2 ;
  wire \tmp_7_reg_2321_reg[14]_i_1_n_3 ;
  wire \tmp_7_reg_2321_reg[18]_i_1_n_0 ;
  wire \tmp_7_reg_2321_reg[18]_i_1_n_1 ;
  wire \tmp_7_reg_2321_reg[18]_i_1_n_2 ;
  wire \tmp_7_reg_2321_reg[18]_i_1_n_3 ;
  wire \tmp_7_reg_2321_reg[22]_i_1_n_0 ;
  wire \tmp_7_reg_2321_reg[22]_i_1_n_1 ;
  wire \tmp_7_reg_2321_reg[22]_i_1_n_2 ;
  wire \tmp_7_reg_2321_reg[22]_i_1_n_3 ;
  wire \tmp_7_reg_2321_reg[6]_i_1_n_0 ;
  wire \tmp_7_reg_2321_reg[6]_i_1_n_1 ;
  wire \tmp_7_reg_2321_reg[6]_i_1_n_2 ;
  wire \tmp_7_reg_2321_reg[6]_i_1_n_3 ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_7_reg_2321_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_7_reg_2321_reg[23]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({dout_1[23],dout_1[23],dout_1[23],dout_1[23],dout_1[23],dout_1[23],dout_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19],dout_1[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],mul_ln1393_1_reg_2281}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_3 
       (.I0(add_ln1393_fu_1435_p2[7]),
        .I1(mul_ln1393_1_reg_2281[23]),
        .O(\tmp_7_reg_2321[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_4 
       (.I0(add_ln1393_fu_1435_p2[6]),
        .I1(mul_ln1393_1_reg_2281[22]),
        .O(\tmp_7_reg_2321[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_5 
       (.I0(add_ln1393_fu_1435_p2[5]),
        .I1(mul_ln1393_1_reg_2281[21]),
        .O(\tmp_7_reg_2321[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[10]_i_6 
       (.I0(add_ln1393_fu_1435_p2[4]),
        .I1(mul_ln1393_1_reg_2281[20]),
        .O(\tmp_7_reg_2321[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_3 
       (.I0(add_ln1393_fu_1435_p2[11]),
        .I1(mul_ln1393_1_reg_2281[27]),
        .O(\tmp_7_reg_2321[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_4 
       (.I0(add_ln1393_fu_1435_p2[10]),
        .I1(mul_ln1393_1_reg_2281[26]),
        .O(\tmp_7_reg_2321[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_5 
       (.I0(add_ln1393_fu_1435_p2[9]),
        .I1(mul_ln1393_1_reg_2281[25]),
        .O(\tmp_7_reg_2321[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[14]_i_6 
       (.I0(add_ln1393_fu_1435_p2[8]),
        .I1(mul_ln1393_1_reg_2281[24]),
        .O(\tmp_7_reg_2321[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_3 
       (.I0(add_ln1393_fu_1435_p2[15]),
        .I1(mul_ln1393_1_reg_2281[31]),
        .O(\tmp_7_reg_2321[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_4 
       (.I0(add_ln1393_fu_1435_p2[14]),
        .I1(mul_ln1393_1_reg_2281[30]),
        .O(\tmp_7_reg_2321[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_5 
       (.I0(add_ln1393_fu_1435_p2[13]),
        .I1(mul_ln1393_1_reg_2281[29]),
        .O(\tmp_7_reg_2321[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[18]_i_6 
       (.I0(add_ln1393_fu_1435_p2[12]),
        .I1(mul_ln1393_1_reg_2281[28]),
        .O(\tmp_7_reg_2321[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_3 
       (.I0(add_ln1393_fu_1435_p2[19]),
        .I1(mul_ln1393_1_reg_2281[35]),
        .O(\tmp_7_reg_2321[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_4 
       (.I0(add_ln1393_fu_1435_p2[18]),
        .I1(mul_ln1393_1_reg_2281[34]),
        .O(\tmp_7_reg_2321[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_5 
       (.I0(add_ln1393_fu_1435_p2[17]),
        .I1(mul_ln1393_1_reg_2281[33]),
        .O(\tmp_7_reg_2321[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[22]_i_6 
       (.I0(add_ln1393_fu_1435_p2[16]),
        .I1(mul_ln1393_1_reg_2281[32]),
        .O(\tmp_7_reg_2321[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[23]_i_2 
       (.I0(add_ln1393_fu_1435_p2[20]),
        .I1(mul_ln1393_1_reg_2281[36]),
        .O(\tmp_7_reg_2321[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_3 
       (.I0(add_ln1393_fu_1435_p2[3]),
        .I1(mul_ln1393_1_reg_2281[19]),
        .O(\tmp_7_reg_2321[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_4 
       (.I0(add_ln1393_fu_1435_p2[2]),
        .I1(mul_ln1393_1_reg_2281[18]),
        .O(\tmp_7_reg_2321[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_7_reg_2321[6]_i_5 
       (.I0(add_ln1393_fu_1435_p2[1]),
        .I1(mul_ln1393_1_reg_2281[17]),
        .O(\tmp_7_reg_2321[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[10]_i_1 
       (.CI(\tmp_7_reg_2321_reg[6]_i_1_n_0 ),
        .CO({\tmp_7_reg_2321_reg[10]_i_1_n_0 ,\tmp_7_reg_2321_reg[10]_i_1_n_1 ,\tmp_7_reg_2321_reg[10]_i_1_n_2 ,\tmp_7_reg_2321_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_fu_1435_p2[7:4]),
        .O(dout__0_0[7:4]),
        .S({\tmp_7_reg_2321[10]_i_3_n_0 ,\tmp_7_reg_2321[10]_i_4_n_0 ,\tmp_7_reg_2321[10]_i_5_n_0 ,\tmp_7_reg_2321[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[14]_i_1 
       (.CI(\tmp_7_reg_2321_reg[10]_i_1_n_0 ),
        .CO({\tmp_7_reg_2321_reg[14]_i_1_n_0 ,\tmp_7_reg_2321_reg[14]_i_1_n_1 ,\tmp_7_reg_2321_reg[14]_i_1_n_2 ,\tmp_7_reg_2321_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_fu_1435_p2[11:8]),
        .O(dout__0_0[11:8]),
        .S({\tmp_7_reg_2321[14]_i_3_n_0 ,\tmp_7_reg_2321[14]_i_4_n_0 ,\tmp_7_reg_2321[14]_i_5_n_0 ,\tmp_7_reg_2321[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[18]_i_1 
       (.CI(\tmp_7_reg_2321_reg[14]_i_1_n_0 ),
        .CO({\tmp_7_reg_2321_reg[18]_i_1_n_0 ,\tmp_7_reg_2321_reg[18]_i_1_n_1 ,\tmp_7_reg_2321_reg[18]_i_1_n_2 ,\tmp_7_reg_2321_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_fu_1435_p2[15:12]),
        .O(dout__0_0[15:12]),
        .S({\tmp_7_reg_2321[18]_i_3_n_0 ,\tmp_7_reg_2321[18]_i_4_n_0 ,\tmp_7_reg_2321[18]_i_5_n_0 ,\tmp_7_reg_2321[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[22]_i_1 
       (.CI(\tmp_7_reg_2321_reg[18]_i_1_n_0 ),
        .CO({\tmp_7_reg_2321_reg[22]_i_1_n_0 ,\tmp_7_reg_2321_reg[22]_i_1_n_1 ,\tmp_7_reg_2321_reg[22]_i_1_n_2 ,\tmp_7_reg_2321_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_fu_1435_p2[19:16]),
        .O(dout__0_0[19:16]),
        .S({\tmp_7_reg_2321[22]_i_3_n_0 ,\tmp_7_reg_2321[22]_i_4_n_0 ,\tmp_7_reg_2321[22]_i_5_n_0 ,\tmp_7_reg_2321[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[23]_i_1 
       (.CI(\tmp_7_reg_2321_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_7_reg_2321_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_7_reg_2321_reg[23]_i_1_O_UNCONNECTED [3:1],dout__0_0[20]}),
        .S({1'b0,1'b0,1'b0,\tmp_7_reg_2321[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_7_reg_2321_reg[6]_i_1 
       (.CI(CO),
        .CO({\tmp_7_reg_2321_reg[6]_i_1_n_0 ,\tmp_7_reg_2321_reg[6]_i_1_n_1 ,\tmp_7_reg_2321_reg[6]_i_1_n_2 ,\tmp_7_reg_2321_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_fu_1435_p2[3:0]),
        .O(dout__0_0[3:0]),
        .S({\tmp_7_reg_2321[6]_i_3_n_0 ,\tmp_7_reg_2321[6]_i_4_n_0 ,\tmp_7_reg_2321[6]_i_5_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_7
   (D,
    add_ln1393_2_fu_1577_p2,
    reg_5630,
    ap_clk,
    dout_0,
    q6,
    Q,
    dout__0_0,
    CO,
    \tmp_9_reg_2376_reg[23]_i_3_0 ,
    S);
  output [4:0]D;
  output [20:0]add_ln1393_2_fu_1577_p2;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q6;
  input [0:0]Q;
  input [6:0]dout__0_0;
  input [0:0]CO;
  input [20:0]\tmp_9_reg_2376_reg[23]_i_3_0 ;
  input [0:0]S;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [20:0]add_ln1393_2_fu_1577_p2;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [6:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [36:17]mul_ln1393_2_reg_2286;
  wire [23:0]q6;
  wire reg_5630;
  wire \tmp_9_reg_2376[10]_i_10_n_0 ;
  wire \tmp_9_reg_2376[10]_i_7_n_0 ;
  wire \tmp_9_reg_2376[10]_i_8_n_0 ;
  wire \tmp_9_reg_2376[10]_i_9_n_0 ;
  wire \tmp_9_reg_2376[14]_i_10_n_0 ;
  wire \tmp_9_reg_2376[14]_i_7_n_0 ;
  wire \tmp_9_reg_2376[14]_i_8_n_0 ;
  wire \tmp_9_reg_2376[14]_i_9_n_0 ;
  wire \tmp_9_reg_2376[18]_i_10_n_0 ;
  wire \tmp_9_reg_2376[18]_i_7_n_0 ;
  wire \tmp_9_reg_2376[18]_i_8_n_0 ;
  wire \tmp_9_reg_2376[18]_i_9_n_0 ;
  wire \tmp_9_reg_2376[22]_i_10_n_0 ;
  wire \tmp_9_reg_2376[22]_i_7_n_0 ;
  wire \tmp_9_reg_2376[22]_i_8_n_0 ;
  wire \tmp_9_reg_2376[22]_i_9_n_0 ;
  wire \tmp_9_reg_2376[23]_i_4_n_0 ;
  wire \tmp_9_reg_2376[6]_i_7_n_0 ;
  wire \tmp_9_reg_2376[6]_i_8_n_0 ;
  wire \tmp_9_reg_2376[6]_i_9_n_0 ;
  wire \tmp_9_reg_2376_reg[10]_i_2_n_0 ;
  wire \tmp_9_reg_2376_reg[10]_i_2_n_1 ;
  wire \tmp_9_reg_2376_reg[10]_i_2_n_2 ;
  wire \tmp_9_reg_2376_reg[10]_i_2_n_3 ;
  wire \tmp_9_reg_2376_reg[14]_i_2_n_0 ;
  wire \tmp_9_reg_2376_reg[14]_i_2_n_1 ;
  wire \tmp_9_reg_2376_reg[14]_i_2_n_2 ;
  wire \tmp_9_reg_2376_reg[14]_i_2_n_3 ;
  wire \tmp_9_reg_2376_reg[18]_i_2_n_0 ;
  wire \tmp_9_reg_2376_reg[18]_i_2_n_1 ;
  wire \tmp_9_reg_2376_reg[18]_i_2_n_2 ;
  wire \tmp_9_reg_2376_reg[18]_i_2_n_3 ;
  wire \tmp_9_reg_2376_reg[22]_i_2_n_0 ;
  wire \tmp_9_reg_2376_reg[22]_i_2_n_1 ;
  wire \tmp_9_reg_2376_reg[22]_i_2_n_2 ;
  wire \tmp_9_reg_2376_reg[22]_i_2_n_3 ;
  wire [20:0]\tmp_9_reg_2376_reg[23]_i_3_0 ;
  wire \tmp_9_reg_2376_reg[6]_i_2_n_0 ;
  wire \tmp_9_reg_2376_reg[6]_i_2_n_1 ;
  wire \tmp_9_reg_2376_reg[6]_i_2_n_2 ;
  wire \tmp_9_reg_2376_reg[6]_i_2_n_3 ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_9_reg_2376_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_9_reg_2376_reg[23]_i_3_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q6[23],q6[23],q6[23],q6[23],q6[23],q6[23],q6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19],q6[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],mul_ln1393_2_reg_2286}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_10 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [4]),
        .I1(mul_ln1393_2_reg_2286[20]),
        .O(\tmp_9_reg_2376[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_7 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [7]),
        .I1(mul_ln1393_2_reg_2286[23]),
        .O(\tmp_9_reg_2376[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_8 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [6]),
        .I1(mul_ln1393_2_reg_2286[22]),
        .O(\tmp_9_reg_2376[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_9 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [5]),
        .I1(mul_ln1393_2_reg_2286[21]),
        .O(\tmp_9_reg_2376[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_10 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [8]),
        .I1(mul_ln1393_2_reg_2286[24]),
        .O(\tmp_9_reg_2376[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_7 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [11]),
        .I1(mul_ln1393_2_reg_2286[27]),
        .O(\tmp_9_reg_2376[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_8 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [10]),
        .I1(mul_ln1393_2_reg_2286[26]),
        .O(\tmp_9_reg_2376[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_9 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [9]),
        .I1(mul_ln1393_2_reg_2286[25]),
        .O(\tmp_9_reg_2376[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_10 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [12]),
        .I1(mul_ln1393_2_reg_2286[28]),
        .O(\tmp_9_reg_2376[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_7 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [15]),
        .I1(mul_ln1393_2_reg_2286[31]),
        .O(\tmp_9_reg_2376[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_8 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [14]),
        .I1(mul_ln1393_2_reg_2286[30]),
        .O(\tmp_9_reg_2376[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_9 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [13]),
        .I1(mul_ln1393_2_reg_2286[29]),
        .O(\tmp_9_reg_2376[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_10 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [16]),
        .I1(mul_ln1393_2_reg_2286[32]),
        .O(\tmp_9_reg_2376[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_7 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [19]),
        .I1(mul_ln1393_2_reg_2286[35]),
        .O(\tmp_9_reg_2376[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_8 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [18]),
        .I1(mul_ln1393_2_reg_2286[34]),
        .O(\tmp_9_reg_2376[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_9 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [17]),
        .I1(mul_ln1393_2_reg_2286[33]),
        .O(\tmp_9_reg_2376[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[23]_i_4 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [20]),
        .I1(mul_ln1393_2_reg_2286[36]),
        .O(\tmp_9_reg_2376[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_7 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [3]),
        .I1(mul_ln1393_2_reg_2286[19]),
        .O(\tmp_9_reg_2376[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_8 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [2]),
        .I1(mul_ln1393_2_reg_2286[18]),
        .O(\tmp_9_reg_2376[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_9 
       (.I0(\tmp_9_reg_2376_reg[23]_i_3_0 [1]),
        .I1(mul_ln1393_2_reg_2286[17]),
        .O(\tmp_9_reg_2376[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[10]_i_2 
       (.CI(\tmp_9_reg_2376_reg[6]_i_2_n_0 ),
        .CO({\tmp_9_reg_2376_reg[10]_i_2_n_0 ,\tmp_9_reg_2376_reg[10]_i_2_n_1 ,\tmp_9_reg_2376_reg[10]_i_2_n_2 ,\tmp_9_reg_2376_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_9_reg_2376_reg[23]_i_3_0 [7:4]),
        .O(add_ln1393_2_fu_1577_p2[7:4]),
        .S({\tmp_9_reg_2376[10]_i_7_n_0 ,\tmp_9_reg_2376[10]_i_8_n_0 ,\tmp_9_reg_2376[10]_i_9_n_0 ,\tmp_9_reg_2376[10]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[14]_i_2 
       (.CI(\tmp_9_reg_2376_reg[10]_i_2_n_0 ),
        .CO({\tmp_9_reg_2376_reg[14]_i_2_n_0 ,\tmp_9_reg_2376_reg[14]_i_2_n_1 ,\tmp_9_reg_2376_reg[14]_i_2_n_2 ,\tmp_9_reg_2376_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_9_reg_2376_reg[23]_i_3_0 [11:8]),
        .O(add_ln1393_2_fu_1577_p2[11:8]),
        .S({\tmp_9_reg_2376[14]_i_7_n_0 ,\tmp_9_reg_2376[14]_i_8_n_0 ,\tmp_9_reg_2376[14]_i_9_n_0 ,\tmp_9_reg_2376[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[18]_i_2 
       (.CI(\tmp_9_reg_2376_reg[14]_i_2_n_0 ),
        .CO({\tmp_9_reg_2376_reg[18]_i_2_n_0 ,\tmp_9_reg_2376_reg[18]_i_2_n_1 ,\tmp_9_reg_2376_reg[18]_i_2_n_2 ,\tmp_9_reg_2376_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_9_reg_2376_reg[23]_i_3_0 [15:12]),
        .O(add_ln1393_2_fu_1577_p2[15:12]),
        .S({\tmp_9_reg_2376[18]_i_7_n_0 ,\tmp_9_reg_2376[18]_i_8_n_0 ,\tmp_9_reg_2376[18]_i_9_n_0 ,\tmp_9_reg_2376[18]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[22]_i_2 
       (.CI(\tmp_9_reg_2376_reg[18]_i_2_n_0 ),
        .CO({\tmp_9_reg_2376_reg[22]_i_2_n_0 ,\tmp_9_reg_2376_reg[22]_i_2_n_1 ,\tmp_9_reg_2376_reg[22]_i_2_n_2 ,\tmp_9_reg_2376_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_9_reg_2376_reg[23]_i_3_0 [19:16]),
        .O(add_ln1393_2_fu_1577_p2[19:16]),
        .S({\tmp_9_reg_2376[22]_i_7_n_0 ,\tmp_9_reg_2376[22]_i_8_n_0 ,\tmp_9_reg_2376[22]_i_9_n_0 ,\tmp_9_reg_2376[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[23]_i_3 
       (.CI(\tmp_9_reg_2376_reg[22]_i_2_n_0 ),
        .CO(\NLW_tmp_9_reg_2376_reg[23]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_9_reg_2376_reg[23]_i_3_O_UNCONNECTED [3:1],add_ln1393_2_fu_1577_p2[20]}),
        .S({1'b0,1'b0,1'b0,\tmp_9_reg_2376[23]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[6]_i_2 
       (.CI(CO),
        .CO({\tmp_9_reg_2376_reg[6]_i_2_n_0 ,\tmp_9_reg_2376_reg[6]_i_2_n_1 ,\tmp_9_reg_2376_reg[6]_i_2_n_2 ,\tmp_9_reg_2376_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\tmp_9_reg_2376_reg[23]_i_3_0 [3:0]),
        .O(add_ln1393_2_fu_1577_p2[3:0]),
        .S({\tmp_9_reg_2376[6]_i_7_n_0 ,\tmp_9_reg_2376[6]_i_8_n_0 ,\tmp_9_reg_2376[6]_i_9_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_8
   (D,
    dout__0_0,
    reg_5630,
    ap_clk,
    dout_0,
    q5,
    Q,
    dout__0_1,
    CO,
    add_ln1393_2_fu_1577_p2,
    S);
  output [4:0]D;
  output [20:0]dout__0_0;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q5;
  input [0:0]Q;
  input [6:0]dout__0_1;
  input [0:0]CO;
  input [20:0]add_ln1393_2_fu_1577_p2;
  input [0:0]S;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [20:0]add_ln1393_2_fu_1577_p2;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [20:0]dout__0_0;
  wire [6:0]dout__0_1;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [36:17]mul_ln1393_3_reg_2291;
  wire [23:0]q5;
  wire reg_5630;
  wire \tmp_9_reg_2376[10]_i_3_n_0 ;
  wire \tmp_9_reg_2376[10]_i_4_n_0 ;
  wire \tmp_9_reg_2376[10]_i_5_n_0 ;
  wire \tmp_9_reg_2376[10]_i_6_n_0 ;
  wire \tmp_9_reg_2376[14]_i_3_n_0 ;
  wire \tmp_9_reg_2376[14]_i_4_n_0 ;
  wire \tmp_9_reg_2376[14]_i_5_n_0 ;
  wire \tmp_9_reg_2376[14]_i_6_n_0 ;
  wire \tmp_9_reg_2376[18]_i_3_n_0 ;
  wire \tmp_9_reg_2376[18]_i_4_n_0 ;
  wire \tmp_9_reg_2376[18]_i_5_n_0 ;
  wire \tmp_9_reg_2376[18]_i_6_n_0 ;
  wire \tmp_9_reg_2376[22]_i_3_n_0 ;
  wire \tmp_9_reg_2376[22]_i_4_n_0 ;
  wire \tmp_9_reg_2376[22]_i_5_n_0 ;
  wire \tmp_9_reg_2376[22]_i_6_n_0 ;
  wire \tmp_9_reg_2376[23]_i_2_n_0 ;
  wire \tmp_9_reg_2376[6]_i_3_n_0 ;
  wire \tmp_9_reg_2376[6]_i_4_n_0 ;
  wire \tmp_9_reg_2376[6]_i_5_n_0 ;
  wire \tmp_9_reg_2376_reg[10]_i_1_n_0 ;
  wire \tmp_9_reg_2376_reg[10]_i_1_n_1 ;
  wire \tmp_9_reg_2376_reg[10]_i_1_n_2 ;
  wire \tmp_9_reg_2376_reg[10]_i_1_n_3 ;
  wire \tmp_9_reg_2376_reg[14]_i_1_n_0 ;
  wire \tmp_9_reg_2376_reg[14]_i_1_n_1 ;
  wire \tmp_9_reg_2376_reg[14]_i_1_n_2 ;
  wire \tmp_9_reg_2376_reg[14]_i_1_n_3 ;
  wire \tmp_9_reg_2376_reg[18]_i_1_n_0 ;
  wire \tmp_9_reg_2376_reg[18]_i_1_n_1 ;
  wire \tmp_9_reg_2376_reg[18]_i_1_n_2 ;
  wire \tmp_9_reg_2376_reg[18]_i_1_n_3 ;
  wire \tmp_9_reg_2376_reg[22]_i_1_n_0 ;
  wire \tmp_9_reg_2376_reg[22]_i_1_n_1 ;
  wire \tmp_9_reg_2376_reg[22]_i_1_n_2 ;
  wire \tmp_9_reg_2376_reg[22]_i_1_n_3 ;
  wire \tmp_9_reg_2376_reg[6]_i_1_n_0 ;
  wire \tmp_9_reg_2376_reg[6]_i_1_n_1 ;
  wire \tmp_9_reg_2376_reg[6]_i_1_n_2 ;
  wire \tmp_9_reg_2376_reg[6]_i_1_n_3 ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_9_reg_2376_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_9_reg_2376_reg[23]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q5[23],q5[23],q5[23],q5[23],q5[23],q5[23],q5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19],q5[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1[6],dout__0_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],mul_ln1393_3_reg_2291}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_3 
       (.I0(add_ln1393_2_fu_1577_p2[7]),
        .I1(mul_ln1393_3_reg_2291[23]),
        .O(\tmp_9_reg_2376[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_4 
       (.I0(add_ln1393_2_fu_1577_p2[6]),
        .I1(mul_ln1393_3_reg_2291[22]),
        .O(\tmp_9_reg_2376[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_5 
       (.I0(add_ln1393_2_fu_1577_p2[5]),
        .I1(mul_ln1393_3_reg_2291[21]),
        .O(\tmp_9_reg_2376[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[10]_i_6 
       (.I0(add_ln1393_2_fu_1577_p2[4]),
        .I1(mul_ln1393_3_reg_2291[20]),
        .O(\tmp_9_reg_2376[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_3 
       (.I0(add_ln1393_2_fu_1577_p2[11]),
        .I1(mul_ln1393_3_reg_2291[27]),
        .O(\tmp_9_reg_2376[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_4 
       (.I0(add_ln1393_2_fu_1577_p2[10]),
        .I1(mul_ln1393_3_reg_2291[26]),
        .O(\tmp_9_reg_2376[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_5 
       (.I0(add_ln1393_2_fu_1577_p2[9]),
        .I1(mul_ln1393_3_reg_2291[25]),
        .O(\tmp_9_reg_2376[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[14]_i_6 
       (.I0(add_ln1393_2_fu_1577_p2[8]),
        .I1(mul_ln1393_3_reg_2291[24]),
        .O(\tmp_9_reg_2376[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_3 
       (.I0(add_ln1393_2_fu_1577_p2[15]),
        .I1(mul_ln1393_3_reg_2291[31]),
        .O(\tmp_9_reg_2376[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_4 
       (.I0(add_ln1393_2_fu_1577_p2[14]),
        .I1(mul_ln1393_3_reg_2291[30]),
        .O(\tmp_9_reg_2376[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_5 
       (.I0(add_ln1393_2_fu_1577_p2[13]),
        .I1(mul_ln1393_3_reg_2291[29]),
        .O(\tmp_9_reg_2376[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[18]_i_6 
       (.I0(add_ln1393_2_fu_1577_p2[12]),
        .I1(mul_ln1393_3_reg_2291[28]),
        .O(\tmp_9_reg_2376[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_3 
       (.I0(add_ln1393_2_fu_1577_p2[19]),
        .I1(mul_ln1393_3_reg_2291[35]),
        .O(\tmp_9_reg_2376[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_4 
       (.I0(add_ln1393_2_fu_1577_p2[18]),
        .I1(mul_ln1393_3_reg_2291[34]),
        .O(\tmp_9_reg_2376[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_5 
       (.I0(add_ln1393_2_fu_1577_p2[17]),
        .I1(mul_ln1393_3_reg_2291[33]),
        .O(\tmp_9_reg_2376[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[22]_i_6 
       (.I0(add_ln1393_2_fu_1577_p2[16]),
        .I1(mul_ln1393_3_reg_2291[32]),
        .O(\tmp_9_reg_2376[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[23]_i_2 
       (.I0(add_ln1393_2_fu_1577_p2[20]),
        .I1(mul_ln1393_3_reg_2291[36]),
        .O(\tmp_9_reg_2376[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_3 
       (.I0(add_ln1393_2_fu_1577_p2[3]),
        .I1(mul_ln1393_3_reg_2291[19]),
        .O(\tmp_9_reg_2376[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_4 
       (.I0(add_ln1393_2_fu_1577_p2[2]),
        .I1(mul_ln1393_3_reg_2291[18]),
        .O(\tmp_9_reg_2376[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2376[6]_i_5 
       (.I0(add_ln1393_2_fu_1577_p2[1]),
        .I1(mul_ln1393_3_reg_2291[17]),
        .O(\tmp_9_reg_2376[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[10]_i_1 
       (.CI(\tmp_9_reg_2376_reg[6]_i_1_n_0 ),
        .CO({\tmp_9_reg_2376_reg[10]_i_1_n_0 ,\tmp_9_reg_2376_reg[10]_i_1_n_1 ,\tmp_9_reg_2376_reg[10]_i_1_n_2 ,\tmp_9_reg_2376_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_2_fu_1577_p2[7:4]),
        .O(dout__0_0[7:4]),
        .S({\tmp_9_reg_2376[10]_i_3_n_0 ,\tmp_9_reg_2376[10]_i_4_n_0 ,\tmp_9_reg_2376[10]_i_5_n_0 ,\tmp_9_reg_2376[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[14]_i_1 
       (.CI(\tmp_9_reg_2376_reg[10]_i_1_n_0 ),
        .CO({\tmp_9_reg_2376_reg[14]_i_1_n_0 ,\tmp_9_reg_2376_reg[14]_i_1_n_1 ,\tmp_9_reg_2376_reg[14]_i_1_n_2 ,\tmp_9_reg_2376_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_2_fu_1577_p2[11:8]),
        .O(dout__0_0[11:8]),
        .S({\tmp_9_reg_2376[14]_i_3_n_0 ,\tmp_9_reg_2376[14]_i_4_n_0 ,\tmp_9_reg_2376[14]_i_5_n_0 ,\tmp_9_reg_2376[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[18]_i_1 
       (.CI(\tmp_9_reg_2376_reg[14]_i_1_n_0 ),
        .CO({\tmp_9_reg_2376_reg[18]_i_1_n_0 ,\tmp_9_reg_2376_reg[18]_i_1_n_1 ,\tmp_9_reg_2376_reg[18]_i_1_n_2 ,\tmp_9_reg_2376_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_2_fu_1577_p2[15:12]),
        .O(dout__0_0[15:12]),
        .S({\tmp_9_reg_2376[18]_i_3_n_0 ,\tmp_9_reg_2376[18]_i_4_n_0 ,\tmp_9_reg_2376[18]_i_5_n_0 ,\tmp_9_reg_2376[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[22]_i_1 
       (.CI(\tmp_9_reg_2376_reg[18]_i_1_n_0 ),
        .CO({\tmp_9_reg_2376_reg[22]_i_1_n_0 ,\tmp_9_reg_2376_reg[22]_i_1_n_1 ,\tmp_9_reg_2376_reg[22]_i_1_n_2 ,\tmp_9_reg_2376_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_2_fu_1577_p2[19:16]),
        .O(dout__0_0[19:16]),
        .S({\tmp_9_reg_2376[22]_i_3_n_0 ,\tmp_9_reg_2376[22]_i_4_n_0 ,\tmp_9_reg_2376[22]_i_5_n_0 ,\tmp_9_reg_2376[22]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[23]_i_1 
       (.CI(\tmp_9_reg_2376_reg[22]_i_1_n_0 ),
        .CO(\NLW_tmp_9_reg_2376_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_9_reg_2376_reg[23]_i_1_O_UNCONNECTED [3:1],dout__0_0[20]}),
        .S({1'b0,1'b0,1'b0,\tmp_9_reg_2376[23]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_9_reg_2376_reg[6]_i_1 
       (.CI(CO),
        .CO({\tmp_9_reg_2376_reg[6]_i_1_n_0 ,\tmp_9_reg_2376_reg[6]_i_1_n_1 ,\tmp_9_reg_2376_reg[6]_i_1_n_2 ,\tmp_9_reg_2376_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1393_2_fu_1577_p2[3:0]),
        .O(dout__0_0[3:0]),
        .S({\tmp_9_reg_2376[6]_i_3_n_0 ,\tmp_9_reg_2376[6]_i_4_n_0 ,\tmp_9_reg_2376[6]_i_5_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_mul_24s_24s_37_1_1" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_mul_24s_24s_37_1_1_9
   (D,
    P,
    reg_5630,
    ap_clk,
    dout_0,
    q4,
    Q,
    dout__0_0);
  output [4:0]D;
  output [19:0]P;
  input reg_5630;
  input ap_clk;
  input [16:0]dout_0;
  input [23:0]q4;
  input [0:0]Q;
  input [6:0]dout__0_0;

  wire [4:0]D;
  wire [19:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [16:0]dout_0;
  wire [6:0]dout__0_0;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_112;
  wire dout_n_113;
  wire dout_n_114;
  wire dout_n_115;
  wire dout_n_116;
  wire dout_n_117;
  wire dout_n_118;
  wire dout_n_119;
  wire dout_n_120;
  wire dout_n_121;
  wire dout_n_122;
  wire dout_n_123;
  wire dout_n_124;
  wire dout_n_125;
  wire dout_n_126;
  wire dout_n_127;
  wire dout_n_128;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_58;
  wire dout_n_59;
  wire dout_n_60;
  wire dout_n_61;
  wire dout_n_62;
  wire dout_n_63;
  wire dout_n_64;
  wire dout_n_65;
  wire dout_n_66;
  wire dout_n_67;
  wire dout_n_68;
  wire dout_n_69;
  wire dout_n_70;
  wire dout_n_71;
  wire dout_n_72;
  wire dout_n_73;
  wire dout_n_74;
  wire dout_n_75;
  wire dout_n_76;
  wire dout_n_77;
  wire dout_n_78;
  wire dout_n_79;
  wire dout_n_80;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [23:0]q4;
  wire reg_5630;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({q4[23],q4[23],q4[23],q4[23],q4[23],q4[23],q4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_58,dout_n_59,dout_n_60,dout_n_61,dout_n_62,dout_n_63,dout_n_64,dout_n_65,dout_n_66,dout_n_67,dout_n_68,dout_n_69,dout_n_70,dout_n_71,dout_n_72,dout_n_73,dout_n_74,dout_n_75,dout_n_76,dout_n_77,dout_n_78,dout_n_79,dout_n_80,dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,D,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19],q4[19:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0[6],dout__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_5630),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_5630),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:20],P}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,dout_n_112,dout_n_113,dout_n_114,dout_n_115,dout_n_116,dout_n_117,dout_n_118,dout_n_119,dout_n_120,dout_n_121,dout_n_122,dout_n_123,dout_n_124,dout_n_125,dout_n_126,dout_n_127,dout_n_128,dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_output_C_V_RAM_AUTO_1R1W" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_output_C_V_RAM_AUTO_1R1W
   (ram_reg_0,
    \icmp_ln1136_reg_675_reg[0] ,
    l_fu_372_p3,
    ram_reg_1,
    sub_ln1145_fu_380_p2,
    ram_reg_2,
    ap_clk,
    output_C_V_ce0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    add_ln1393_18_fu_1941_p2,
    WEA,
    \icmp_ln1136_reg_675_reg[0]_0 ,
    ap_block_pp0_stage0_11001,
    \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0 ,
    \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 ,
    \sub_ln1145_reg_687_reg[2] ,
    \trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 ,
    \sub_ln1145_reg_687_reg[4] ,
    \sub_ln1145_reg_687_reg[2]_0 ,
    \sub_ln1145_reg_687_reg[2]_1 ,
    \trunc_ln1144_reg_704_reg[0] ,
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_1_0 ,
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_0 ,
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_1 ,
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_0 ,
    \sub_ln1145_reg_687_reg[1] ,
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_1 ,
    \trunc_ln1144_reg_704_reg[0]_0 ,
    \sub_ln1145_reg_687[1]_i_5_0 );
  output [1:0]ram_reg_0;
  output \icmp_ln1136_reg_675_reg[0] ;
  output [4:0]l_fu_372_p3;
  output [19:0]ram_reg_1;
  output [3:0]sub_ln1145_fu_380_p2;
  output [22:0]ram_reg_2;
  input ap_clk;
  input output_C_V_ce0;
  input ap_block_pp0_stage0_subdone;
  input [8:0]ADDRARDADDR;
  input [23:0]add_ln1393_18_fu_1941_p2;
  input [0:0]WEA;
  input \icmp_ln1136_reg_675_reg[0]_0 ;
  input ap_block_pp0_stage0_11001;
  input \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0 ;
  input \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 ;
  input \sub_ln1145_reg_687_reg[2] ;
  input \trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 ;
  input \sub_ln1145_reg_687_reg[4] ;
  input \sub_ln1145_reg_687_reg[2]_0 ;
  input \sub_ln1145_reg_687_reg[2]_1 ;
  input \trunc_ln1144_reg_704_reg[0] ;
  input \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_1_0 ;
  input \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_0 ;
  input \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_1 ;
  input \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_0 ;
  input \sub_ln1145_reg_687_reg[1] ;
  input \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_1 ;
  input \trunc_ln1144_reg_704_reg[0]_0 ;
  input \sub_ln1145_reg_687[1]_i_5_0 ;

  wire [8:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire [23:0]add_ln1393_18_fu_1941_p2;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [22:1]\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 ;
  wire [23:7]\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 ;
  wire \icmp_ln1136_reg_675[0]_i_2_n_0 ;
  wire \icmp_ln1136_reg_675[0]_i_3_n_0 ;
  wire \icmp_ln1136_reg_675[0]_i_4_n_0 ;
  wire \icmp_ln1136_reg_675_reg[0] ;
  wire \icmp_ln1136_reg_675_reg[0]_0 ;
  wire [4:0]l_fu_372_p3;
  wire output_C_V_ce0;
  wire [1:0]ram_reg_0;
  wire [19:0]ram_reg_1;
  wire [22:0]ram_reg_2;
  wire [3:0]sub_ln1145_fu_380_p2;
  wire \sub_ln1145_reg_687[1]_i_10_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_11_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_12_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_14_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_2_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_3_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_4_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_5_0 ;
  wire \sub_ln1145_reg_687[1]_i_5_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_7_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_8_n_0 ;
  wire \sub_ln1145_reg_687[1]_i_9_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_10_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_11_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_12_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_13_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_2_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_4_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_5_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_6_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_7_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_8_n_0 ;
  wire \sub_ln1145_reg_687[2]_i_9_n_0 ;
  wire \sub_ln1145_reg_687[3]_i_2_n_0 ;
  wire \sub_ln1145_reg_687[3]_i_3_n_0 ;
  wire \sub_ln1145_reg_687[3]_i_4_n_0 ;
  wire \sub_ln1145_reg_687[3]_i_5_n_0 ;
  wire \sub_ln1145_reg_687[4]_i_3_n_0 ;
  wire \sub_ln1145_reg_687_reg[1] ;
  wire \sub_ln1145_reg_687_reg[2] ;
  wire \sub_ln1145_reg_687_reg[2]_0 ;
  wire \sub_ln1145_reg_687_reg[2]_1 ;
  wire \sub_ln1145_reg_687_reg[4] ;
  wire \tmp_V_2_reg_680[12]_i_3_n_0 ;
  wire \tmp_V_2_reg_680[12]_i_4_n_0 ;
  wire \tmp_V_2_reg_680[12]_i_5_n_0 ;
  wire \tmp_V_2_reg_680[12]_i_6_n_0 ;
  wire \tmp_V_2_reg_680[16]_i_3_n_0 ;
  wire \tmp_V_2_reg_680[16]_i_4_n_0 ;
  wire \tmp_V_2_reg_680[16]_i_5_n_0 ;
  wire \tmp_V_2_reg_680[16]_i_6_n_0 ;
  wire \tmp_V_2_reg_680[20]_i_3_n_0 ;
  wire \tmp_V_2_reg_680[20]_i_4_n_0 ;
  wire \tmp_V_2_reg_680[20]_i_5_n_0 ;
  wire \tmp_V_2_reg_680[20]_i_6_n_0 ;
  wire \tmp_V_2_reg_680[23]_i_3_n_0 ;
  wire \tmp_V_2_reg_680[23]_i_4_n_0 ;
  wire \tmp_V_2_reg_680[23]_i_5_n_0 ;
  wire \tmp_V_2_reg_680[4]_i_3_n_0 ;
  wire \tmp_V_2_reg_680[4]_i_4_n_0 ;
  wire \tmp_V_2_reg_680[4]_i_5_n_0 ;
  wire \tmp_V_2_reg_680[4]_i_6_n_0 ;
  wire \tmp_V_2_reg_680[4]_i_7_n_0 ;
  wire \tmp_V_2_reg_680[8]_i_3_n_0 ;
  wire \tmp_V_2_reg_680[8]_i_4_n_0 ;
  wire \tmp_V_2_reg_680[8]_i_5_n_0 ;
  wire \tmp_V_2_reg_680[8]_i_6_n_0 ;
  wire \tmp_V_2_reg_680_reg[12]_i_2_n_0 ;
  wire \tmp_V_2_reg_680_reg[12]_i_2_n_1 ;
  wire \tmp_V_2_reg_680_reg[12]_i_2_n_2 ;
  wire \tmp_V_2_reg_680_reg[12]_i_2_n_3 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_n_0 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_n_1 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_n_2 ;
  wire \tmp_V_2_reg_680_reg[16]_i_2_n_3 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2_n_0 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2_n_1 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2_n_2 ;
  wire \tmp_V_2_reg_680_reg[20]_i_2_n_3 ;
  wire \tmp_V_2_reg_680_reg[23]_i_2_n_2 ;
  wire \tmp_V_2_reg_680_reg[23]_i_2_n_3 ;
  wire \tmp_V_2_reg_680_reg[4]_i_2_n_0 ;
  wire \tmp_V_2_reg_680_reg[4]_i_2_n_1 ;
  wire \tmp_V_2_reg_680_reg[4]_i_2_n_2 ;
  wire \tmp_V_2_reg_680_reg[4]_i_2_n_3 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2_n_0 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2_n_1 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2_n_2 ;
  wire \tmp_V_2_reg_680_reg[8]_i_2_n_3 ;
  wire \trunc_ln1144_reg_704[0]_i_10_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_11_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_12_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_13_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_14_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_3_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_4_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_5_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_7_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_8_n_0 ;
  wire \trunc_ln1144_reg_704[0]_i_9_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_11_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_12_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_13_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_14_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_1_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_2_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_3_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_4_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_5_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_1 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_7_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_8_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_11_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_1 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_2_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_3_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_6_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_7_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_8_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_2_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_3_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_4_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_5_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0 ;
  wire \trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 ;
  wire \trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 ;
  wire \trunc_ln1144_reg_704_reg[0] ;
  wire \trunc_ln1144_reg_704_reg[0]_0 ;
  wire [15:6]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_tmp_V_2_reg_680_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_V_2_reg_680_reg[23]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \icmp_ln1136_reg_675[0]_i_1 
       (.I0(\icmp_ln1136_reg_675[0]_i_2_n_0 ),
        .I1(\sub_ln1145_reg_687[4]_i_3_n_0 ),
        .I2(\icmp_ln1136_reg_675[0]_i_3_n_0 ),
        .I3(\sub_ln1145_reg_687[3]_i_2_n_0 ),
        .I4(\icmp_ln1136_reg_675_reg[0]_0 ),
        .I5(ap_block_pp0_stage0_11001),
        .O(\icmp_ln1136_reg_675_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln1136_reg_675[0]_i_2 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .I4(\icmp_ln1136_reg_675[0]_i_4_n_0 ),
        .O(\icmp_ln1136_reg_675[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1136_reg_675[0]_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I2(ram_reg_0[1]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .O(\icmp_ln1136_reg_675[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1136_reg_675[0]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [2]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [1]),
        .I3(ram_reg_0[0]),
        .O(\icmp_ln1136_reg_675[0]_i_4_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "inst/output_C_V_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "399" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "23" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(add_ln1393_18_fu_1941_p2[15:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,add_ln1393_18_fu_1941_p2[23:18]}),
        .DIPADIP(add_ln1393_18_fu_1941_p2[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15:1],ram_reg_0[0]}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:6],ram_reg_0[1],\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22:18]}),
        .DOPADOP(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(output_C_V_ce0),
        .ENBWREN(output_C_V_ce0),
        .REGCEAREGCE(ap_block_pp0_stage0_subdone),
        .REGCEB(ap_block_pp0_stage0_subdone),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \sub_ln1145_reg_687[1]_i_1 
       (.I0(\sub_ln1145_reg_687[1]_i_2_n_0 ),
        .I1(\sub_ln1145_reg_687[1]_i_3_n_0 ),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I3(ram_reg_0[1]),
        .I4(\sub_ln1145_reg_687[1]_i_4_n_0 ),
        .I5(\sub_ln1145_reg_687[1]_i_5_n_0 ),
        .O(sub_ln1145_fu_380_p2[0]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \sub_ln1145_reg_687[1]_i_10 
       (.I0(\sub_ln1145_reg_687[2]_i_13_n_0 ),
        .I1(ram_reg_1[9]),
        .I2(ram_reg_1[6]),
        .I3(ram_reg_1[16]),
        .I4(ram_reg_1[10]),
        .I5(\sub_ln1145_reg_687[1]_i_5_0 ),
        .O(\sub_ln1145_reg_687[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \sub_ln1145_reg_687[1]_i_11 
       (.I0(\icmp_ln1136_reg_675[0]_i_3_n_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .I5(\sub_ln1145_reg_687[1]_i_14_n_0 ),
        .O(\sub_ln1145_reg_687[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \sub_ln1145_reg_687[1]_i_12 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .O(\sub_ln1145_reg_687[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \sub_ln1145_reg_687[1]_i_14 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [1]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [2]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .O(\sub_ln1145_reg_687[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \sub_ln1145_reg_687[1]_i_2 
       (.I0(ram_reg_1[18]),
        .I1(\sub_ln1145_reg_687[2]_i_4_n_0 ),
        .I2(\sub_ln1145_reg_687_reg[1] ),
        .I3(ram_reg_1[17]),
        .I4(ram_reg_1[13]),
        .I5(\sub_ln1145_reg_687[1]_i_7_n_0 ),
        .O(\sub_ln1145_reg_687[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \sub_ln1145_reg_687[1]_i_3 
       (.I0(ram_reg_0[1]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I2(ram_reg_1[16]),
        .I3(ram_reg_1[17]),
        .I4(ram_reg_1[15]),
        .I5(ram_reg_1[14]),
        .O(\sub_ln1145_reg_687[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000000E)) 
    \sub_ln1145_reg_687[1]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .I2(ram_reg_0[1]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .I5(\sub_ln1145_reg_687[1]_i_8_n_0 ),
        .O(\sub_ln1145_reg_687[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAAABAA)) 
    \sub_ln1145_reg_687[1]_i_5 
       (.I0(\sub_ln1145_reg_687[1]_i_9_n_0 ),
        .I1(ram_reg_1[17]),
        .I2(ram_reg_1[13]),
        .I3(\sub_ln1145_reg_687[1]_i_10_n_0 ),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .I5(\sub_ln1145_reg_687[1]_i_11_n_0 ),
        .O(\sub_ln1145_reg_687[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sub_ln1145_reg_687[1]_i_7 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I3(ram_reg_1[16]),
        .O(\sub_ln1145_reg_687[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sub_ln1145_reg_687[1]_i_8 
       (.I0(ram_reg_0[1]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .I5(\sub_ln1145_reg_687[1]_i_12_n_0 ),
        .O(\sub_ln1145_reg_687[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \sub_ln1145_reg_687[1]_i_9 
       (.I0(ram_reg_1[19]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I2(ram_reg_0[1]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .O(\sub_ln1145_reg_687[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAEA)) 
    \sub_ln1145_reg_687[2]_i_1 
       (.I0(\sub_ln1145_reg_687[2]_i_2_n_0 ),
        .I1(\sub_ln1145_reg_687_reg[2] ),
        .I2(\sub_ln1145_reg_687[2]_i_4_n_0 ),
        .I3(ram_reg_1[16]),
        .I4(\sub_ln1145_reg_687[2]_i_5_n_0 ),
        .I5(\sub_ln1145_reg_687[2]_i_6_n_0 ),
        .O(sub_ln1145_fu_380_p2[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln1145_reg_687[2]_i_10 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .O(\sub_ln1145_reg_687[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \sub_ln1145_reg_687[2]_i_11 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ),
        .I1(ram_reg_1[14]),
        .I2(ram_reg_1[13]),
        .I3(ram_reg_1[15]),
        .I4(ram_reg_1[9]),
        .I5(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 ),
        .O(\sub_ln1145_reg_687[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sub_ln1145_reg_687[2]_i_12 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .O(\sub_ln1145_reg_687[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sub_ln1145_reg_687[2]_i_13 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7]),
        .O(\sub_ln1145_reg_687[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sub_ln1145_reg_687[2]_i_2 
       (.I0(\sub_ln1145_reg_687[2]_i_7_n_0 ),
        .I1(\sub_ln1145_reg_687[2]_i_8_n_0 ),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .O(\sub_ln1145_reg_687[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln1145_reg_687[2]_i_4 
       (.I0(ram_reg_0[1]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .O(\sub_ln1145_reg_687[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E0FFFF00E000E0)) 
    \sub_ln1145_reg_687[2]_i_5 
       (.I0(\sub_ln1145_reg_687[2]_i_9_n_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .I2(\sub_ln1145_reg_687[2]_i_10_n_0 ),
        .I3(\sub_ln1145_reg_687[2]_i_7_n_0 ),
        .I4(ram_reg_0[1]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .O(\sub_ln1145_reg_687[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \sub_ln1145_reg_687[2]_i_6 
       (.I0(\sub_ln1145_reg_687[2]_i_11_n_0 ),
        .I1(\sub_ln1145_reg_687[2]_i_12_n_0 ),
        .I2(ram_reg_0[1]),
        .I3(\sub_ln1145_reg_687[2]_i_13_n_0 ),
        .I4(\sub_ln1145_reg_687_reg[2]_0 ),
        .I5(\sub_ln1145_reg_687_reg[2]_1 ),
        .O(\sub_ln1145_reg_687[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \sub_ln1145_reg_687[2]_i_7 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .O(\sub_ln1145_reg_687[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln1145_reg_687[2]_i_8 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I1(ram_reg_0[1]),
        .O(\sub_ln1145_reg_687[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sub_ln1145_reg_687[2]_i_9 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .O(\sub_ln1145_reg_687[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    \sub_ln1145_reg_687[3]_i_1 
       (.I0(\sub_ln1145_reg_687[3]_i_2_n_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .I2(\sub_ln1145_reg_687[3]_i_3_n_0 ),
        .I3(\sub_ln1145_reg_687[4]_i_3_n_0 ),
        .I4(\sub_ln1145_reg_687[3]_i_4_n_0 ),
        .O(sub_ln1145_fu_380_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sub_ln1145_reg_687[3]_i_2 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I4(\sub_ln1145_reg_687[3]_i_5_n_0 ),
        .O(\sub_ln1145_reg_687[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sub_ln1145_reg_687[3]_i_3 
       (.I0(ram_reg_0[1]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .O(\sub_ln1145_reg_687[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAFE0000)) 
    \sub_ln1145_reg_687[3]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I1(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 ),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .I4(ram_reg_0[1]),
        .I5(\sub_ln1145_reg_687_reg[4] ),
        .O(\sub_ln1145_reg_687[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sub_ln1145_reg_687[3]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .O(\sub_ln1145_reg_687[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCEEEEFFFC)) 
    \sub_ln1145_reg_687[4]_i_1 
       (.I0(\sub_ln1145_reg_687_reg[4] ),
        .I1(ram_reg_2[14]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I3(\sub_ln1145_reg_687[4]_i_3_n_0 ),
        .I4(ram_reg_0[1]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .O(sub_ln1145_fu_380_p2[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_ln1145_reg_687[4]_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .O(\sub_ln1145_reg_687[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[10]_i_1 
       (.I0(ram_reg_1[8]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .O(ram_reg_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[11]_i_1 
       (.I0(ram_reg_1[9]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .O(ram_reg_2[10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[12]_i_1 
       (.I0(ram_reg_1[10]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .O(ram_reg_2[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[12]_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .O(\tmp_V_2_reg_680[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[12]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .O(\tmp_V_2_reg_680[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[12]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .O(\tmp_V_2_reg_680[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[12]_i_6 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .O(\tmp_V_2_reg_680[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[13]_i_1 
       (.I0(ram_reg_1[11]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .O(ram_reg_2[12]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[14]_i_1 
       (.I0(ram_reg_1[12]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .O(ram_reg_2[13]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[15]_i_1 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .O(ram_reg_2[14]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[16]_i_1 
       (.I0(ram_reg_1[13]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .O(ram_reg_2[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[16]_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .O(\tmp_V_2_reg_680[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[16]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .O(\tmp_V_2_reg_680[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[16]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .O(\tmp_V_2_reg_680[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[16]_i_6 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .O(\tmp_V_2_reg_680[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[17]_i_1 
       (.I0(ram_reg_1[14]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .O(ram_reg_2[16]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[18]_i_1 
       (.I0(ram_reg_1[15]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .O(ram_reg_2[17]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[19]_i_1 
       (.I0(ram_reg_1[16]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .O(ram_reg_2[18]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[1]_i_1 
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [1]),
        .O(ram_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[20]_i_1 
       (.I0(ram_reg_1[17]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .O(ram_reg_2[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[20]_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .O(\tmp_V_2_reg_680[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[20]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .O(\tmp_V_2_reg_680[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[20]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .O(\tmp_V_2_reg_680[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[20]_i_6 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .O(\tmp_V_2_reg_680[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[21]_i_1 
       (.I0(ram_reg_1[18]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .O(ram_reg_2[20]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[22]_i_1 
       (.I0(ram_reg_1[19]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .O(ram_reg_2[21]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_2_reg_680[23]_i_1 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I1(ram_reg_0[1]),
        .O(ram_reg_2[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[23]_i_3 
       (.I0(ram_reg_0[1]),
        .O(\tmp_V_2_reg_680[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[23]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .O(\tmp_V_2_reg_680[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[23]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .O(\tmp_V_2_reg_680[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[2]_i_1 
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [2]),
        .O(ram_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[3]_i_1 
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .O(ram_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[4]_i_1 
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .O(ram_reg_2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[4]_i_3 
       (.I0(ram_reg_0[0]),
        .O(\tmp_V_2_reg_680[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[4]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .O(\tmp_V_2_reg_680[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[4]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .O(\tmp_V_2_reg_680[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[4]_i_6 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [2]),
        .O(\tmp_V_2_reg_680[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[4]_i_7 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [1]),
        .O(\tmp_V_2_reg_680[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[5]_i_1 
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .O(ram_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[6]_i_1 
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .O(ram_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[7]_i_1 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .O(ram_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[8]_i_1 
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .O(ram_reg_2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[8]_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .O(\tmp_V_2_reg_680[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[8]_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .O(\tmp_V_2_reg_680[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[8]_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .O(\tmp_V_2_reg_680[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_680[8]_i_6 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .O(\tmp_V_2_reg_680[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_680[9]_i_1 
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .O(ram_reg_2[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_2_reg_680_reg[12]_i_2 
       (.CI(\tmp_V_2_reg_680_reg[8]_i_2_n_0 ),
        .CO({\tmp_V_2_reg_680_reg[12]_i_2_n_0 ,\tmp_V_2_reg_680_reg[12]_i_2_n_1 ,\tmp_V_2_reg_680_reg[12]_i_2_n_2 ,\tmp_V_2_reg_680_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_1[10:7]),
        .S({\tmp_V_2_reg_680[12]_i_3_n_0 ,\tmp_V_2_reg_680[12]_i_4_n_0 ,\tmp_V_2_reg_680[12]_i_5_n_0 ,\tmp_V_2_reg_680[12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_2_reg_680_reg[16]_i_2 
       (.CI(\tmp_V_2_reg_680_reg[12]_i_2_n_0 ),
        .CO({\tmp_V_2_reg_680_reg[16]_i_2_n_0 ,\tmp_V_2_reg_680_reg[16]_i_2_n_1 ,\tmp_V_2_reg_680_reg[16]_i_2_n_2 ,\tmp_V_2_reg_680_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_1[13],\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15],ram_reg_1[12:11]}),
        .S({\tmp_V_2_reg_680[16]_i_3_n_0 ,\tmp_V_2_reg_680[16]_i_4_n_0 ,\tmp_V_2_reg_680[16]_i_5_n_0 ,\tmp_V_2_reg_680[16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_2_reg_680_reg[20]_i_2 
       (.CI(\tmp_V_2_reg_680_reg[16]_i_2_n_0 ),
        .CO({\tmp_V_2_reg_680_reg[20]_i_2_n_0 ,\tmp_V_2_reg_680_reg[20]_i_2_n_1 ,\tmp_V_2_reg_680_reg[20]_i_2_n_2 ,\tmp_V_2_reg_680_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_1[17:14]),
        .S({\tmp_V_2_reg_680[20]_i_3_n_0 ,\tmp_V_2_reg_680[20]_i_4_n_0 ,\tmp_V_2_reg_680[20]_i_5_n_0 ,\tmp_V_2_reg_680[20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_2_reg_680_reg[23]_i_2 
       (.CI(\tmp_V_2_reg_680_reg[20]_i_2_n_0 ),
        .CO({\NLW_tmp_V_2_reg_680_reg[23]_i_2_CO_UNCONNECTED [3:2],\tmp_V_2_reg_680_reg[23]_i_2_n_2 ,\tmp_V_2_reg_680_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_V_2_reg_680_reg[23]_i_2_O_UNCONNECTED [3],\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23],ram_reg_1[19:18]}),
        .S({1'b0,\tmp_V_2_reg_680[23]_i_3_n_0 ,\tmp_V_2_reg_680[23]_i_4_n_0 ,\tmp_V_2_reg_680[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_2_reg_680_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tmp_V_2_reg_680_reg[4]_i_2_n_0 ,\tmp_V_2_reg_680_reg[4]_i_2_n_1 ,\tmp_V_2_reg_680_reg[4]_i_2_n_2 ,\tmp_V_2_reg_680_reg[4]_i_2_n_3 }),
        .CYINIT(\tmp_V_2_reg_680[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_1[3:0]),
        .S({\tmp_V_2_reg_680[4]_i_4_n_0 ,\tmp_V_2_reg_680[4]_i_5_n_0 ,\tmp_V_2_reg_680[4]_i_6_n_0 ,\tmp_V_2_reg_680[4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_2_reg_680_reg[8]_i_2 
       (.CI(\tmp_V_2_reg_680_reg[4]_i_2_n_0 ),
        .CO({\tmp_V_2_reg_680_reg[8]_i_2_n_0 ,\tmp_V_2_reg_680_reg[8]_i_2_n_1 ,\tmp_V_2_reg_680_reg[8]_i_2_n_2 ,\tmp_V_2_reg_680_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_1[6],\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7],ram_reg_1[5:4]}),
        .S({\tmp_V_2_reg_680[8]_i_3_n_0 ,\tmp_V_2_reg_680[8]_i_4_n_0 ,\tmp_V_2_reg_680[8]_i_5_n_0 ,\tmp_V_2_reg_680[8]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF08)) 
    \trunc_ln1144_reg_704[0]_i_1 
       (.I0(\trunc_ln1144_reg_704_reg[0] ),
        .I1(\sub_ln1145_reg_687[2]_i_4_n_0 ),
        .I2(ram_reg_1[18]),
        .I3(\trunc_ln1144_reg_704[0]_i_3_n_0 ),
        .I4(\trunc_ln1144_reg_704[0]_i_4_n_0 ),
        .I5(\trunc_ln1144_reg_704[0]_i_5_n_0 ),
        .O(l_fu_372_p3[0]));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \trunc_ln1144_reg_704[0]_i_10 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [2]),
        .I2(ram_reg_0[0]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [1]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .O(\trunc_ln1144_reg_704[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \trunc_ln1144_reg_704[0]_i_11 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .I5(\sub_ln1145_reg_687[3]_i_3_n_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F400)) 
    \trunc_ln1144_reg_704[0]_i_12 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .I3(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_4_n_0 ),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I5(\sub_ln1145_reg_687[1]_i_9_n_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \trunc_ln1144_reg_704[0]_i_13 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .O(\trunc_ln1144_reg_704[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \trunc_ln1144_reg_704[0]_i_14 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I4(ram_reg_0[1]),
        .O(\trunc_ln1144_reg_704[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \trunc_ln1144_reg_704[0]_i_3 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ),
        .I1(ram_reg_1[16]),
        .I2(ram_reg_1[18]),
        .I3(ram_reg_1[14]),
        .I4(ram_reg_1[12]),
        .I5(\trunc_ln1144_reg_704_reg[0]_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \trunc_ln1144_reg_704[0]_i_4 
       (.I0(ram_reg_1[18]),
        .I1(ram_reg_1[14]),
        .I2(\trunc_ln1144_reg_704[0]_i_7_n_0 ),
        .I3(ram_reg_1[5]),
        .I4(\trunc_ln1144_reg_704[0]_i_8_n_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAA)) 
    \trunc_ln1144_reg_704[0]_i_5 
       (.I0(\trunc_ln1144_reg_704[0]_i_9_n_0 ),
        .I1(\trunc_ln1144_reg_704[0]_i_10_n_0 ),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I3(\trunc_ln1144_reg_704[0]_i_11_n_0 ),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I5(\trunc_ln1144_reg_704[0]_i_12_n_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \trunc_ln1144_reg_704[0]_i_7 
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_0[0]),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_1[2]),
        .I5(ram_reg_1[4]),
        .O(\trunc_ln1144_reg_704[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \trunc_ln1144_reg_704[0]_i_8 
       (.I0(ram_reg_1[11]),
        .I1(ram_reg_1[16]),
        .I2(ram_reg_1[7]),
        .I3(ram_reg_1[9]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7]),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0404040404)) 
    \trunc_ln1144_reg_704[0]_i_9 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .I2(ram_reg_0[1]),
        .I3(\trunc_ln1144_reg_704[0]_i_13_n_0 ),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .I5(\trunc_ln1144_reg_704[0]_i_14_n_0 ),
        .O(\trunc_ln1144_reg_704[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_1 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_2_n_0 ),
        .I1(ram_reg_1[19]),
        .I2(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_3_n_0 ),
        .I3(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_4_n_0 ),
        .I4(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_5_n_0 ),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_n_0 ),
        .O(l_fu_372_p3[1]));
  LUT6 #(
    .INIT(64'h4440444044444440)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_11 
       (.I0(ram_reg_1[19]),
        .I1(\sub_ln1145_reg_687[2]_i_4_n_0 ),
        .I2(ram_reg_1[17]),
        .I3(ram_reg_1[18]),
        .I4(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_1 ),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_12 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [16]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [17]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .I4(ram_reg_0[1]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_13 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_14 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [2]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [3]),
        .I2(ram_reg_0[0]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [1]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0E0A0A0A0A)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_2 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_7_n_0 ),
        .I1(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_8_n_0 ),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .I5(\sub_ln1145_reg_687[3]_i_3_n_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_3 
       (.I0(ram_reg_1[8]),
        .I1(ram_reg_1[9]),
        .I2(ram_reg_1[12]),
        .I3(ram_reg_1[5]),
        .I4(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_0 ),
        .I5(\sub_ln1145_reg_687[2]_i_13_n_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_4 
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_1[2]),
        .I4(ram_reg_1[4]),
        .I5(ram_reg_1[3]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_5 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ),
        .I1(ram_reg_1[12]),
        .I2(ram_reg_1[19]),
        .I3(ram_reg_1[16]),
        .I4(ram_reg_1[15]),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_1_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_11_n_0 ),
        .I1(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_12_n_0 ),
        .I2(ram_reg_0[1]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [22]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [21]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [20]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_7 
       (.I0(\icmp_ln1136_reg_675[0]_i_3_n_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [18]),
        .I4(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_13_n_0 ),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_14_n_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_8 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[1]_srl2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_2_n_0 ),
        .I1(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_3_n_0 ),
        .I2(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0 ),
        .I3(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 ),
        .I4(\sub_ln1145_reg_687_reg[2] ),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_6_n_0 ),
        .O(l_fu_372_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_11 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [11]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [10]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [9]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [8]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3000333330003222)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_2 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I1(\sub_ln1145_reg_687[2]_i_12_n_0 ),
        .I2(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_7_n_0 ),
        .I3(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_8_n_0 ),
        .I4(ram_reg_0[1]),
        .I5(\sub_ln1145_reg_687[2]_i_7_n_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_3 
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_0[0]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7]),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0B0A0A0)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_6 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .I2(\sub_ln1145_reg_687[2]_i_4_n_0 ),
        .I3(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[2]__0_0 ),
        .I4(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_1_1 ),
        .I5(\sub_ln1145_reg_687_reg[2] ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_7 
       (.I0(ram_reg_0[1]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [14]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [12]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [13]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_8 
       (.I0(\icmp_ln1136_reg_675[0]_i_4_n_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I4(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_11_n_0 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[2]_srl2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FE00)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_1 
       (.I0(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_2_n_0 ),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .I2(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 ),
        .I3(\sub_ln1145_reg_687[2]_i_4_n_0 ),
        .I4(\sub_ln1145_reg_687_reg[4] ),
        .I5(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_3_n_0 ),
        .O(l_fu_372_p3[3]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_2 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [7]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_0[0]),
        .I4(\sub_ln1145_reg_687_reg[2]_1 ),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444040)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_3 
       (.I0(\sub_ln1145_reg_687[4]_i_3_n_0 ),
        .I1(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_4_n_0 ),
        .I2(\sub_ln1145_reg_687[3]_i_2_n_0 ),
        .I3(\icmp_ln1136_reg_675[0]_i_4_n_0 ),
        .I4(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_5_n_0 ),
        .I5(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [15]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_4 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [19]),
        .I1(ram_reg_0[1]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_5 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [4]),
        .I1(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [5]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [6]),
        .I3(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/p_Val2_s_reg_662 [7]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[3]_srl2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_1 
       (.I0(\trunc_ln1144_reg_704_pp0_iter5_reg_reg[3]__0 ),
        .I1(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ),
        .I2(\sub_ln1145_reg_687_reg[4] ),
        .I3(\sub_ln1145_reg_687[3]_i_2_n_0 ),
        .I4(\sub_ln1145_reg_687[3]_i_3_n_0 ),
        .I5(\sub_ln1145_reg_687[4]_i_3_n_0 ),
        .O(l_fu_372_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3 
       (.I0(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [23]),
        .I1(ram_reg_0[1]),
        .I2(\grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95/tmp_V_fu_339_p2 [15]),
        .O(\trunc_ln1144_reg_704_pp0_iter4_reg_reg[4]_srl2_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_regslice_both" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_regslice_both
   (\B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce,
    \and_ln616_reg_568_reg[0] ,
    \icmp_ln606_reg_538_pp0_iter2_reg_reg[0] ,
    \B_V_data_1_payload_B_reg[31]_1 ,
    \B_V_data_1_state_reg[0]_1 ,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce,
    \and_ln616_reg_568_reg[0]_0 ,
    \icmp_ln606_reg_538_pp0_iter2_reg_reg[0]_0 ,
    we0,
    ap_enable_reg_pp0_iter5_reg,
    ack_in,
    E,
    \icmp_ln606_reg_538_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    din0,
    \p_0_reg_513_reg[31] ,
    p_0_reg_513,
    grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg,
    and_ln616_reg_568,
    \p_0_reg_513_reg[31]_0 ,
    p_0_reg_513_0,
    grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg,
    and_ln616_reg_568_1,
    ap_enable_reg_pp0_iter5,
    Q,
    ap_enable_reg_pp0_iter5_2,
    in_AB_TVALID,
    icmp_ln606_reg_538_pp0_iter2_reg,
    \trunc_ln618_reg_562_reg[0] ,
    icmp_ln606_reg_538_pp0_iter2_reg_3,
    \trunc_ln618_reg_562_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    in_AB_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[31]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
  output grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce;
  output [0:0]\and_ln616_reg_568_reg[0] ;
  output \icmp_ln606_reg_538_pp0_iter2_reg_reg[0] ;
  output \B_V_data_1_payload_B_reg[31]_1 ;
  output \B_V_data_1_state_reg[0]_1 ;
  output grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
  output grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce;
  output [0:0]\and_ln616_reg_568_reg[0]_0 ;
  output \icmp_ln606_reg_538_pp0_iter2_reg_reg[0]_0 ;
  output we0;
  output ap_enable_reg_pp0_iter5_reg;
  output ack_in;
  output [0:0]E;
  output [0:0]\icmp_ln606_reg_538_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [31:0]din0;
  input \p_0_reg_513_reg[31] ;
  input [0:0]p_0_reg_513;
  input grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  input and_ln616_reg_568;
  input \p_0_reg_513_reg[31]_0 ;
  input [0:0]p_0_reg_513_0;
  input grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  input and_ln616_reg_568_1;
  input ap_enable_reg_pp0_iter5;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter5_2;
  input in_AB_TVALID;
  input icmp_ln606_reg_538_pp0_iter2_reg;
  input \trunc_ln618_reg_562_reg[0] ;
  input icmp_ln606_reg_538_pp0_iter2_reg_3;
  input \trunc_ln618_reg_562_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]in_AB_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg[31]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_2_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ack_in;
  wire and_ln616_reg_568;
  wire and_ln616_reg_568_1;
  wire [0:0]\and_ln616_reg_568_reg[0] ;
  wire [0:0]\and_ln616_reg_568_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]din0;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce;
  wire grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce;
  wire grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY;
  wire icmp_ln606_reg_538_pp0_iter2_reg;
  wire icmp_ln606_reg_538_pp0_iter2_reg_3;
  wire \icmp_ln606_reg_538_pp0_iter2_reg_reg[0] ;
  wire \icmp_ln606_reg_538_pp0_iter2_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln606_reg_538_reg[0] ;
  wire [31:0]in_AB_TDATA;
  wire in_AB_TREADY_int_regslice;
  wire in_AB_TVALID;
  wire in_AB_TVALID_int_regslice;
  wire [0:0]p_0_reg_513;
  wire [0:0]p_0_reg_513_0;
  wire \p_0_reg_513_reg[31] ;
  wire \p_0_reg_513_reg[31]_0 ;
  wire \trunc_ln618_reg_562_reg[0] ;
  wire \trunc_ln618_reg_562_reg[0]_0 ;
  wire we0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(in_AB_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(in_AB_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in_AB_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_AB_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(in_AB_TREADY_int_regslice),
        .I1(in_AB_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(in_AB_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_AB_TREADY_int_regslice),
        .I2(in_AB_TVALID),
        .I3(ack_in),
        .I4(in_AB_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(in_AB_TREADY_int_regslice),
        .I1(in_AB_TVALID_int_regslice),
        .I2(ack_in),
        .I3(in_AB_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF008080FF000000)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(in_AB_TVALID_int_regslice),
        .I1(\p_0_reg_513_reg[31] ),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .I3(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(in_AB_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(in_AB_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_0 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln616_reg_568[0]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\trunc_ln618_reg_562_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln616_reg_568[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\trunc_ln618_reg_562_reg[0]_0 ),
        .O(\icmp_ln606_reg_538_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .O(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_grp_fu_108_p_ce));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .O(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_grp_fu_108_p_ce));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    ce_r_i_1
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(din0[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(din0[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(din0[11]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(din0[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(din0[13]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(din0[14]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(din0[15]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(din0[16]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(din0[17]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(din0[18]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(din0[19]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(din0[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(din0[20]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(din0[21]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(din0[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(din0[23]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(din0[24]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(din0[25]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(din0[26]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(din0[27]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(din0[28]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(din0[29]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(din0[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(din0[30]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(din0[31]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(din0[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(din0[4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(din0[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(din0[6]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(din0[7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(din0[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \din0_buf1[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(din0[9]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten6_fu_106[8]_i_1 
       (.I0(in_AB_TVALID_int_regslice),
        .I1(\p_0_reg_513_reg[31]_0 ),
        .I2(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .O(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_in_AB_TREADY));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten_fu_106[8]_i_1 
       (.I0(in_AB_TVALID_int_regslice),
        .I1(\p_0_reg_513_reg[31] ),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .O(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_in_AB_TREADY));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \p_0_reg_513[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(\p_0_reg_513_reg[31] ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(p_0_reg_513),
        .O(\B_V_data_1_payload_B_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFACFF0000AC00)) 
    \p_0_reg_513[31]_i_1__0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(\p_0_reg_513_reg[31]_0 ),
        .I4(\B_V_data_1_state_reg[0]_1 ),
        .I5(p_0_reg_513_0),
        .O(\B_V_data_1_payload_B_reg[31]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    ram0_reg_i_16
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(Q[0]),
        .O(we0));
  LUT3 #(
    .INIT(8'h40)) 
    ram0_reg_i_16__0
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter5_2),
        .I2(Q[1]),
        .O(ap_enable_reg_pp0_iter5_reg));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram0_reg_i_17
       (.I0(in_AB_TVALID_int_regslice),
        .I1(\p_0_reg_513_reg[31]_0 ),
        .I2(grp_matrixmul_FXP_Pipeline_RB_L1_RB_L2_fu_75_ap_start_reg),
        .O(\B_V_data_1_state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram0_reg_i_23
       (.I0(in_AB_TVALID_int_regslice),
        .I1(\p_0_reg_513_reg[31] ),
        .I2(grp_matrixmul_FXP_Pipeline_RA_L1_RA_L2_fu_62_ap_start_reg),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln617_reg_583[23]_i_2 
       (.I0(\icmp_ln606_reg_538_pp0_iter2_reg_reg[0] ),
        .I1(and_ln616_reg_568),
        .O(\and_ln616_reg_568_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln617_reg_583[23]_i_2__0 
       (.I0(\icmp_ln606_reg_538_pp0_iter2_reg_reg[0]_0 ),
        .I1(and_ln616_reg_568_1),
        .O(\and_ln616_reg_568_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sext_ln616_reg_573[11]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(icmp_ln606_reg_538_pp0_iter2_reg),
        .O(\icmp_ln606_reg_538_pp0_iter2_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sext_ln616_reg_573[11]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(icmp_ln606_reg_538_pp0_iter2_reg_3),
        .O(\icmp_ln606_reg_538_pp0_iter2_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_regslice_both" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_regslice_both_1
   (ap_block_pp0_stage0_subdone,
    ack_in,
    D,
    \B_V_data_1_state_reg[0]_0 ,
    out_C_TDATA,
    Q,
    ap_enable_reg_pp0_iter6,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done,
    out_C_TREADY,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[27]_0 ,
    p_Result_7_reg_669_pp0_iter5_reg,
    \B_V_data_1_payload_A_reg[30]_0 ,
    \B_V_data_1_payload_A_reg[29]_0 ,
    \B_V_data_1_payload_A_reg[22]_0 ,
    icmp_ln1136_reg_675_pp0_iter5_reg,
    ap_rst_n);
  output ap_block_pp0_stage0_subdone;
  output ack_in;
  output [0:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output [30:0]out_C_TDATA;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter6;
  input grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  input out_C_TREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]\B_V_data_1_payload_A_reg[27]_0 ;
  input p_Result_7_reg_669_pp0_iter5_reg;
  input \B_V_data_1_payload_A_reg[30]_0 ;
  input \B_V_data_1_payload_A_reg[29]_0 ;
  input [22:0]\B_V_data_1_payload_A_reg[22]_0 ;
  input icmp_ln1136_reg_675_pp0_iter5_reg;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[27]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[31]_i_1_n_0 ;
  wire [22:0]\B_V_data_1_payload_A_reg[22]_0 ;
  wire [4:0]\B_V_data_1_payload_A_reg[27]_0 ;
  wire \B_V_data_1_payload_A_reg[29]_0 ;
  wire \B_V_data_1_payload_A_reg[30]_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[31]_i_1__0_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire ack_in;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done;
  wire icmp_ln1136_reg_675_pp0_iter5_reg;
  wire [30:0]out_C_TDATA;
  wire out_C_TREADY;
  wire p_Result_7_reg_669_pp0_iter5_reg;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2022)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I1(B_V_data_1_sel_wr),
        .I2(ack_in),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [0]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [1]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [2]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [3]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[27]_0 [4]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[29]_0 ),
        .Q(B_V_data_1_payload_A[29]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[30]_0 ),
        .Q(B_V_data_1_payload_A[30]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(p_Result_7_reg_669_pp0_iter5_reg),
        .Q(B_V_data_1_payload_A[31]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[27]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[22]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[27]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  LUT4 #(
    .INIT(16'h8A00)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(icmp_ln1136_reg_675_pp0_iter5_reg),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [0]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [1]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [2]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [3]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[27]_0 [4]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[29]_0 ),
        .Q(B_V_data_1_payload_B[29]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[30]_0 ),
        .Q(B_V_data_1_payload_B[30]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(p_Result_7_reg_669_pp0_iter5_reg),
        .Q(B_V_data_1_payload_B[31]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[22]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(\B_V_data_1_payload_B[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(out_C_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(ack_in),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2A2A2AA0000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(out_C_TREADY),
        .I2(ack_in),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFBBBB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(out_C_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(Q[0]),
        .I4(ack_in),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_ap_done),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ack_in),
        .I4(out_C_TREADY),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_C_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(out_C_TDATA[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_i_2
       (.I0(ack_in),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter6),
        .O(ap_block_pp0_stage0_subdone));
endmodule

(* ORIG_REF_NAME = "matrixmul_FXP_regslice_both" *) 
module design_1_matrixmul_FXP_0_0_matrixmul_FXP_regslice_both__parameterized1
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    out_C_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    ack_in,
    Q,
    ap_enable_reg_pp0_iter6,
    grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST,
    out_C_TREADY);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]out_C_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input ack_in;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter6;
  input grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST;
  input out_C_TREADY;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ack_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_rst_n_inv;
  wire grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST;
  wire [0:0]out_C_TLAST;
  wire out_C_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_matrixmul_FXP_Pipeline_WC_L1_WC_L2_fu_95_out_C_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(out_C_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(ack_in),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBFBFBFBFBFBFBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(out_C_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(Q),
        .I5(ack_in),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_C_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(out_C_TLAST));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
eIAd05LVm9Mab9vN+j1jcmjuPZr7KpdfxuFBjLtHPB2GRGoo3LlN0Iq/tzLXcdmuPi7ebIkKynL1
shu53hLGLel60zFPciuJTMoS4LIpbkU1cxsqucjfuXUnUKUpF0XczB9YMYeeNO0wJe9+FDhTaYui
9VloBHT+FYmZiC2f7So=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ya6ovxGAHwTCGutlIfsjkVSvULZk8ZCy/bcoVnrbynjkGs7JK8UQfJRuCDAp7ENKA/F743XIj/5i
tOgK1JGwijcqEI/X8Q7FKaGKSRl4gGW2gevhs8TX1Jc0bIFRCdXcZThiFqjym9eXtv6I/+taKVrB
XMKHEao1/XGpR9LjZ3gvyH3tOdQH8Jk5MHhk7gP7QxCGAnYpC2xyf04XBFBh3zkKse/zK/Y2PGyc
USzMQEX0EVb63hmHj0Mgx2FkVRVqnLlyBoAtbJaQkRuRjHjO9AseP6yDWLZf5tCnoDOcaJUTHpU9
OVChsLDqVlKM3J9Cj05mIfQe+wdS1CshEJ75xA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
cX/aOylUe82CzpSwaP0GRVQkWu7BcKdnWtZ9sfCUZrP0j9YtbTqfp9dlH9te2pErk5PSE3yuD2ez
UuHlPrSABEHVl2VuHUKD5VSMGhwXo42j3TcNGC0NCLZrKernDulD2K5APvcOCBESLMLELE410aGa
/LcJvXKQUQulTBFxehA=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GassYv87pQl2f6FEzOC/DMALTHWAvVGxE3r0qx6KgLj16olbc9BYkBG88yGAPdxBPCwt3bUR56L1
/3VqTzLECbKtMgDsOP5+3o+tMXQIfWoURXZC/OgvVdoIZzBBLrpiqDKcyIQF8F5Z0mnq2515upsb
oRV/VBKHnU+IKaL/ZCMOWEXuvkN24zAOlJBagW8Uu4zX+uu/x2BMzEljkfMQ7ysWBNCMvPj21GHu
4VfKquYVwnkVrhsZ77QXSLFZoOqH4548s2hWHgcKdX+MXPZTNLqRuiSH93xpbWbgJ7foe5gBBhBM
cehvHncNcsACAdRdKrGB9vNJbVgz8Gc3VIyugQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o00YwOhgdCPl7QMJI7uRZjv4CS6Sjc+CdjNLG7RnMEr1HeeYgRjnaZ1Yo9Ru+jdCaKKXhn1g2qcT
NEjd/LQpLxxgwIse7iFyZ4ZfFlX1ZJmpKpwbQ6Yms50HQxhD2dab3WC72vZoG/6N+1voOxvbZ9AR
Kdm2sQKOZU39Pg0Y7QD1GFZqAIoRhfLZhE3KJaAipgBfZQrmPY2+eERUajvTmYQ9Js0/ojcqpj2x
q6VnR9nLBUpfqLtFUFHmflmDQRmWFcdL5oCrVNh+a8pdWXv92NTVjAn52zJOc+bBnqqzF/g832hE
NZnEFmbqWt1cCCW+k5teS7FZzemE2F16pEVijA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Msdp4ymCTqmwnQ17AKV61ZPEuVpQHOXVY8JRw2ZN/iZLQ9tHOoNNNtn/071iAV8LNnM1eeEIyHnM
pHyzsSsVCbKWg28RD108jwnltBQO6oTeYd55Q8twrhV0iac3VtlP+wfWwkMz9khxJLj/NQYIMdTY
hGqASRrU068wwfdIkujNJVBaRV1SBKlGdI9cZj50OIaQrTvVe5YUv1X0xHWrqcmg3eq88UzdGz6V
zDHymSQYStLnvx08zyPQ/OkuS03mlwipz+1HDa6bBWXVAOZaJnPlgdu76d9xpu7VE+vr/yDUK6Sp
H6VOQFwRhMl0X4VUQJi4Y99J/lmT1bN9w7WVJg==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XELI/N2Ezi+NI7Ge7Z/CqzJD0A8VVCyyeIWdoL0fJZ8zhLU6GLS56k9FnqmpFwALio89JT23Gozs
15pcbmKgAPcSU+nOTJplSXD1iAh/ahBQWibo8RRrrI02Kwqzg62nQJYV1Op76yu4ucTAJf956D63
grTnYMgFHf+2T/ky0/eS6Hd28qNSwbqq4IwJngvZj3n8PbrGNkZxKKfGmuDo2UMWB2IiFlQAEWjO
p3KhwMiFzEvKsjGv4ZqNM0wwTJdq767eVsP+QORRkj9vebFmQWC7Il2tKEDtF2ynerpKo7iNZjFK
k2HE1xl52o06S5AfWlHcCJQEFRwYifJlBgM5MA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
gR6R2SuHgh+xiXYuYR+A3AlJXT6x+U3uuQqK7HaSgUkEQ3KP42uvGoo5KJmUlp7gTeORbKYUELL8
6vWzWKqafJojH2C/VwvkIES8GE916kZ7Mvxxt+HUu2bXV/25YvLNp66HLwJJVT8XAeWsHM0am0xj
twOMtx0da+QB0YYZytZmoJxIoiwbeVGVikj88ExczhO704at/fdNZ/7bZxY3jKjVvHhiDCGB70SG
edeuHOrVW0ITjOsS23KltVt3OPAstjiPpbKGGEIwjRWXw/KcWPTsvNprp5YzlkZAq0dUE2V/l/ue
VV0ayGpsSpuOhaxH3YsFjuyEMDMUPHkTnNa7Gnne5pIOAJoia5qB1wdBHAodpgj7vGHAfo25HX63
PGQ9mZJC6/EMlcIhy2pqZIP5A1OOLqy22SrYTHPLMiKAc4qZLD0awWpY3VwO8KIs7OUFcufe/llJ
Ir3Spm2z3jt0411Auzkq3UA+QEfmIA+8kko1IdG09RHTBAFZOnVTH6j8

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
i6STf9r1VKOhiD5uTe6VTryxzBW9o5KsJztvz+QqcaL1uk4UkoPzJ9WJrmIWnPSysQWxa3JUD4ti
LpmcpWPSDGw4LIBEIPr2rmoq3fIiui6ko+I5f0fzcxu+BwluZyaFCycr7onB7vUlAFIiEKf5GORg
WSWyjZTEbLALXq4LsedghLd+P2tZINqDVy+7AZuMhlFhQmzyeoAypkd/5+a1cExPruLLAOKXRUP5
T87aGtGSnyyKd9R5xiuAdDansJeWDf1Bi2k4AQmcQLKBbM3UlO1AekRTnYdfO/D6iDFAH+w3sPXh
4KdC8FDeV8jD21dfQkomgbdUigjxEhbzX12oGQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
WjWVmQFY4kmKfylnBmUfsAbPr2C5Uygusezv7NrExk3aYrN2LWas4srQV4G9H6SKw/W4dr63Xx47
rsTq9Nw2hn+q+1cvCbSPU4b4aIq4qQh67XqN7//W7Kls1y18JrVKUk9wut34JbgmEjI1iJjhOra4
SrAFCkk+sGhjX1KsL3umgR8uIHJC1NMK31VJ/TmmMDJ/vw/wfeo7kz+gPOYGsOUDdTPA25AcMd0b
OkJwmrtHJZBPzv7VEtd++5BVXxG7avWBV8MFOIZdikOZWKll9DmpGUSs/pFc60Ww/T7oS92sxNBf
rjsZux+LvyL8ZaW/aG1c15J+xsJI7lAwoV9UOA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ZUK7KLQyuBlpGoJy9QXT10KGRDW+HAirvYPJxH+8pA2UljsRIOMmrsfBNT/l4HFP7ZYfNLu2cdg2
2XO4aMQi27/U83EiBQO5YmfnaYjvA98oCrTNkzkL+nyKLrXh5e1nu95MrTAGU6BmJ0/UBUrytoDm
KiVZ/3BsLnZb+2CQA2EhBr+2zzQ9w3+j9TvJSluyfmGElWNTeU62IY7P5K5RR2Kn9k8kTODmniDy
WLWLFstzO70J81zfhnZ320qBKTdST43+PbZ4pYbQoq1zMR1iazoFC+jCkgD/zebYzny6Y3cy0ofv
TXWpk26sf61iFeNT2+t5p5qNh8nJnnK5yKDFtQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 34752)
`pragma protect data_block
yRAtfJqIUxq/ZNVn1vi5F5jcZOYc178VrVJSOIBdDYyI6iXaUxXQl1t3Oy5MpMSj6PbRyPOBePIJ
1hP38tGmMeySi00dfBXPQuy6Yun32QxcoiPxhzpAWf/MRquKoLpDl25+F3f/C6peUtapZFWSNcMq
63yyYGr7+1BHsG9hj3VdiOf+AuoUp6ZqSdTE4F+rl/EA/i8nSgodpKEZHOMlVPi1GTfLHJlHnFSL
NkZ2KkzRhbnYImLB6ngwNHzv6kxLdJgfweW3btHuKs0Xy/hpwCV2r03jnJcrnjiFuPEj/HTCT0XE
KgATbdW7phhUbm8919u6ZI6Uz4riYMWFO6COkK7Yu6FynvNgcfOQ/0RNUiTE8RlyIsd1Qs6n0sfM
gvT54MTsiwBCoAeqTqszv8MkFyLPriNyiOOai4LYEx3M+se0/u/xPMv0d9T8oWG9AVoH85HB3kVM
HlPx2waNxpG2FUmVDlrJVZfiVxMq2/xyTQyMVFo5fGkJQ1SNbrzerdY1U1GxcoxAM/F2JCfsD8VT
lM9+OwW9Wh1eI/kjNKBPiVAi/+NSLV/ObUkqAyNmX8xO/ef6+BAuSNwUUcJJYmp3ezzz5yj0aH+E
toP2qyDlX7+6yfduXRsMZJ/N/Ym4d02WCfUXQG8t2Glkj446wjUk8TZld87EbJRDmlAvevTdLJCI
3dKQMY9KC9b+wEzlRQam2bDJgLRZ0NxP1q1TNrkK7vo1aHegcwOs6TnnHjPaBxOFOfsqPl1TRkrh
WW5WfqcvGqTYjDhKnJKNoYlXC6gbPR4n15kltgpAYqQHn4Nn+jJtl5VDgIpGb49kZhTTYMza630k
lZId6oRG5E2lCPnnoRlgri4+QxNk0vEWdm4G8Ke+r/dVxCEA7dT/NXc8vy5RMv2D/3Sbx0uzDMMi
buCJFuaKnt+Pzzm+sl/8vc5eBJHdLYSRSRE4asEY+RQ/PsqeS/ElbsL+hf/X6ifAx8M63IvPnImh
AdiIzrblLmQfAsEou19hUC1lF9D2HpY8NwPDUwooxGMi9eyDzibKyyeI0sKUgOEzqwwezD7nHQdC
bkHgP87WxBWi7ua8VXngEnspBml/4UI8n6WgPWX6vxPfp5D8bYfnk3g93awyaqBKugETZpo8uhXs
85ZpKfco5/6JzgasJx1RpA1yoSRf6+dfiosX9ObqpofaWjjeYgQViVlId9UIJXM05Ucr1/B96kQb
weDtHY7B+lVeOzuctEM40L0/j6aJIB0pNfnQwAI3EbVKiF0a+Q1hMk9JJjly7h1mD6e74JTHOR4P
cIp9nbTCmwegOqOnfquyVYn12sDPyX5fS5Q8UD8Y6jZ2Nw46NobwFSnnQS/Q3L19Di+2aGgCrbYs
hnuYjmEqd8QYOf/5saeKGcEb2nDZKqcXuwHSt24n8JJueY6L90I/sbYkm5zTklNWYBo64LV8ETOI
QolHK8xfA0AtDlO+6y20WbUn84G9AXPEjvYPYfprm47JDN8gUu4Z9tEwEfor1Zv3JPveBKAFplW7
z3DrNM5nFIjr3qa8nlxAtfUrD5bOIlUMCyvguHS3ct293TfdmZ+goL/StAvHh4cJCHTI+sQsim5z
3QizLloC/j0ezygPVLdDOzBbc8vSi712G1W4/woVbgf657ETIPicbgmKNH6fK2jglSb2b2a11W3Q
bx6xQRb5oA2HyaWQVDiTqx8G5bVZOunPWp53vQlNwixk8vhrXugWs/sWtW8ZM8eJEGhRrnEFugwq
zO3vZLAQrBmBY0rz7hjQW3WT/4BpePEzJTKC8QqsnX3hDwodbaeijmUv+ZAKKuxpblsOHTL3QWrl
aUUoWjUPf3d6v66QmVjl6rB2jv4tp+Q+tdwoZB/pve4jhZbbQl9b2+Hm7s/jc1/bsk7gpC1fY5Ej
O4GuvY4Gf11608XvSnBe2Tedz4flJmsAraVTUOMFAn3jgBcMf8nnLG+bD4wvwtGloFeCe2HhTEON
llq0ciEmn47vsIXYq+f1rE5HZv2CpqkrlnZ1QTPbPxURZhvzbfZIFkf17Rjf7UD+qNvLQH4rIhJb
CWYFQ8tMC46OlB1SQs+2RnId8H8IUm/pybv8DG3lRg269oVLFR2gZa8eBKjTA0kLiOlgBMF8QEK1
9sojId7fbiVFv9OU3Etji4lmzJ5A8m5/5j7vRvIaCCS9qOOCM+8c+smAWisew2izFd8YSyM7exJb
Q/NLwDGfpCiNlwIhoLOkmk3sRPJusElRVajlYUxeX3eVg4gEvxlFKL8HT+CQQNiEHjdyNj1dwAuY
jIG+CQjztKQhAAa1XxC4jPCIaUdKvZ8dJeO1lhP6ZGy6FPX2OtVvXNeUlTxPmbrq9h7i/ZZjdzZJ
HO4W+IHCcskX2vpdZx1NveyX/QllmGVNW9Vbk0tEwz5Qziu2RlHZ1o0T5MQdQ0881oqxGCeVI3Mo
/tQ0ChMEK3gh38luA/rmOQ92J+bjIvBwFuQYMEDsHhbny9Vdh2Xcwzd7abCqPl+xDhyvRe63y6vv
99tjQ2r8IFisce1w7zAN++2+v3rgTS6YneXkXwoizkp/NV7+4qkk4GfmmCLO8DMmL4jo3Jeuh7oE
wCv9rTkVyN/dHzfBPJqZAjZ4n2ZZkDKcTuxJo8iQBBc1RRWNpyngzmYlTvYmh9Q52wZIWG1dGI4E
QANkhT7Agmh2AshGpoA2G3sKIrfttNU384LOIcgXLP1d3fs5frYDnI1AqXs+piDDJv+vXxF30sQn
ZXRDI8+4XF2iT6MyuuRcC3dtPxy+hMoDlWHMckJRJszrR49+wBBLXljRpwC8M580qRJ0mbdUBhy4
BOc6rxMt/ET1Zkp9TJDj4xZtgbrcfVEzFZL4GtoZwLglel+0/pb694bLUQnZN6c++8fshsJKAP5c
h4Dwu82/QUo4LOQFI+ELIT04Ys2APNOZ7IYhBjSR1eZd/w1ixdNK2xoVWVe/G63enQoJ63piEZD8
QMOb8tcWESkwz15XipGjLUlzdyWpX7Tm9p3tMS+rTw0bTDssuKKmz4w+8i16YsZZAluEU3VYRJcz
+syUEuoc4EwGDxqq2bQpwUGOJEmS6kyGLGnkXIoasR6srnQMNpkRVsFp5YsH417taWFUl9XtQ8lk
d46O9SyjAgTTuhL3i5s3y0xiYuxFkjH9E4+vfPp1vFkD0OPaDZ5Ro9AAiWZfoedKTLH7gGweXGjK
USm6Iv7UgWwASsGheFcelRKLUfYV46j1z3wufpLhtJEMAHUBMlfTgBiD/FBGlbbWS16z8rr0Cv8F
AJIrq4F82/79UOs6HFPwttIaHOiZ7jLxUrk5YOwv9e3p72ad+zj9NkOYPS/S4LON4AEQdtnMZon3
l7tbU+dLA0B9H6e6DGpdB8iNi/y0Xm3C6qdjxUUjHBcjabk07MTnEyBf9lFsTgjcclKWdG2Czbnh
dP4eU4vxF5kAjtpH4cSMdrDvFwqacyyufE99Lgp95EY5/wL5ZOK4x6JlHERSRnZkXD5mrzrl+TNF
O5sesBn+Q+9vHSNGb8fUd0osJicxYixKmMWkyCU891DQfo2Q26mw4VsXov7kJ8U6PUhk5z9k7JSG
r2AIxHNy4YsLnwGJL7xDYiGmc9ph+fL8O6WkssW1bX4mS2SR93DKjAtC6s79DCZfDzsu0OR2fSyP
JwWexe7sciJyUZfcDTSQ2WEfSu+8DT8n755zEbCBkDcDHyO/gSKUakEdwiQ89iV24g40RmnMVIIf
+syKA0yH1TvdV2vw8VcC3Fdt6OgIWlelXtwWHP8vn3g2huonVzh66xyamcKPX4pXwL/mr7B85wCd
y0C+Y1bkWWAvneNYyB7Jn/XSUfQgNiV8HXSdV4APKFG5pGgU6ifFjMe05x0kX9wq9rkhqTYc5ghv
6IX9+8oUj9AhnrdGIgGs1cyeINwJ5zLsMb+SuIv7KNq8hHFkYYOxxEQHtq/PRkspw2s5nt6pB3/u
3/jEZNQZlVmVmHjtu0Z/vjx0sBvH2t4I7i+vNvNZqdmBo3X4yiixvWAXFhrjMm0/5PZoBVGBL7vF
tNxXmkOlNJNgej+hi5mza6i0IbosU7wKP54DLMzUWfcUcBdvg9yoL9VSzygNHnfbX0HWneRixunI
lFQ/S/RT6LgFUnQ8eodVTNubFi6uA7kOHQohpvMOtWr5lje+0dGa3sgAMfp56Vo996+QJbHx2jNy
MHdOEvLv4N/oBjau6P1IGU0UaC6mQWhiKxlwSSNsNNwOF/yPnbgEnkOIDOPhfCx3MkjqoGbki+Rz
6PUS1fgbaFR7Hd6XxjITJVkAN8ANUBB1MXALlZw+meGWtxjEZxkBQoP5QMp38Qse6BKifCz8+G3H
A/Y9cGU55AX4Chod0dOUl7+/9/PPXWdOPUI1IMhsX/s+GpzucR5Eg4v1bWqWA9rxh2nClYwk3Nxj
v8wNvtmCnUecaQSt8MWDmEoSTgylPKeNLCH9LhFuWkUq5tDiB6RbuVrUtlvAmrggHqLIdWbJzRez
CuPxAsijzveqRDeq3cPWYH7vgu1jmUJ54Cbkp1f3B83n1b4YZqo5GImf0rIU6+WhAxcoRmANMgwB
aH3RwwF+81fnOcY94w6RoP1r6eTHm+eJtWVUi5m3M2jk6V3VY4QGJK1Y4wlrzqhjYEEv2Od9je+K
Pc0OKLi0BTqGsSzdjzsISADkxpooEAtQ0+S4RApTtP0Y2PwbNExBZ2hMhEH1uKkpkeybWADDOzJs
th+eIKYxGmIYEVDc+W5BKbfQumHWNmve2VZeQswc7AT1HClhlBKU6gFFZmql3g3wv+1hr19R9T3S
uHVin6tOMsIgwv9dFF4k3noDeGfY/Sm/TiPkM1/a3MFskgePda/zVoCoUZF1QuKYU2Kyb+AxoMyG
UHiykweFfYrnNA2qTWU8lcXEFgenrX9Vk2kzDBwM/92lNFbWbIMw/JDq6+m4oJMccCckC5bhsTwP
7EsOdWvc8cT7AKVs67+PY5k6eVHu9DEGQ0Dn/cNQnNBKcGxK9m0wkPbMlS06WeFaObcUE6eUSrdl
ZVccpmRB+QhUX4/rCYj+EvHQeftTpof4e+ipDKim92+8PEfZmATnAUqRo226MiDjoMrvvbFd8aJp
dcsH1B1+oSE6eLh43aPJLv8pl0qHTTJPDP61p2I1pmGi0rb8tNla1cXap+uT5whZVESGkQgGZ4ub
p2ZDf6HkgJi7sTMeGy85sFJBy/7eaXj1nZf0GQSSs8G+TTci4eCcxD4Z6hJnEX4ODSwaFPjlhNiZ
fRjzCIx0T65K+drCdhsp1wBZ+dzq0Q1qj3DgZVUdlNSVaLXKRFtNU6FbQy1YIxMicHAJL8Y+kANd
x4f1qweHXEUD5hh8s9g6k9EFLzegpB3/Rpzv586KftZMjeMXejfpnMUvh9ZxYFduABrNSofonPwq
VrBkyQBfwx0X/KvmP6CXzAypxO4vTnAyAuQqQecTlp8TCc9LE0+Z8xBqFPletmNF/hvb85ZsGVZg
W8tpnVlRQEQO9zKGf5hdURhOTLzKOsED5q5YMa5/uwe4PX7k8u5EC91+qe8JtpL+in4pGLBTqQTE
GBG126EotRO5BwyHaJs6Ym4h76/F2yOD3Oa5TrTnFNE51i7r1Is6iwVx8jo2ztcXI1iwYmMSCaNn
N5jk6jiA9Crqu2mT/70cL0dwwHtv+1nTe2bsJaVLWbLI/GLA51RT91GuunCEYJrELiBgrfMOu20b
w2csg4VGhKljQpphc+2FqduZ66lJJ2vFVK0UtayrjdhoeJa2nOWWiee9lLa/c+OxSaF6fiOaaK7N
SoqEdVgA+YIA4TAjhQMmdN8mQ9lxFBBd5BMN6BWrmDtbd+qPZyxFfyUbeyrr9zhRmURdg451jhF9
iE5hmJ6jh7EWTpjhiBa6LVvElz7XZqFGlQBlSWitfVRfTRy4IUauzp7td0kwH57Vb1WX8/kb3guw
CR0KfgSCS1CVHvCT3ZJUCU4oleshYRsYYtdhkn+0jIVDnkTXN1iNhbPCoG8gYjscCSIoEUiyPWjF
k7sj2cGZAGOLpUkejVYDRU58iE0wGt2vVlwRZ1sn55hCFaHwyzxtGisMv5+O013p6NAJY3jOyQOq
gCoEsDaX/W/opcJdKb/iTDOwprdAfOClQuaXkeNswybQ7lEooDhwBa0WasrEL8DOk5k5qaBpZqSE
/BvtmThR9x7O8bILXDGZLCUVJbLrHSW7UXhHmfU9/ICu976QEd/r1UbrMkGwidD7+ge7DcF5kS2d
endTk8UT5/235+vqe1kAevsPtzrJIV9C/gd4/Zv/TC0m1ocMpZK10pobUGg2in6rGfQyDr5abAm0
EVqFoKNsJnhtnu1SCVuX8AyKZwzs2rYotjLGVn1mBdXAZDYHo41KMxT8X518bOc8aB/wNRpzF9MP
efz30IRwi2V9KpM5m4p5JhCzQK189ZXtTpVCUIlnN5ZPfDoFBCuSUtDvt1/2ILqywKeDYCLpbXH9
IUIpSWUOeKPTzuU3BKt9Ccui7CuZNs00eu+rnVHuchZPv5QI2UIYAAY2HBPYDofsDoxJ2ziZl7Ka
rIOrys3f0JV/lctwSjFCYoKkOUApRyHDAtmlGIUxnyDDDqUaPGaIk4/yNAGFsP70vmuh4o1IOgwl
YWjfspKZLymiINuoXeDXRPiA8NO9BFRat43uFOB3uSo3w5ksJcwzkVQigRXAMY/wHAAQBI36U4pl
xClsSWP2ZHomv2i/R+H1bixkvtLAqHmxEP0lsoSHARudHC7lJrAlUoOFtzmRxFiFpCJvFBbTKwAG
w8uJSZSz+7Vv2tb/YAlSHF3owNOWmxWILlurQ4AhqP7oLBxxxbK6iOcRT1X/Y/cv8J2tJNJuqpQ4
1wXmlTFHYrbs8/xX9EIJ77RFGeHyC278Ji+/2W7NaGXXxN7Et/89mRuWezCVLBefUiOpmm0mglfH
2TfXyZWxfoUbGOm1YfOenlI7a1GB/ZtOvNxBzlkoe817KA96xCw64TTtYbJNAN8pokkWcYPua2z0
+nXV2jaHoX4A7vG+MxOuG58LQTA2eaBX60D1lwHEcOFx16qtKfxbyZpT9CNUSyq3VV5m1ZEWz6TI
OLwnNucNYr54CkGzdCDEdj/TZ5XQY2fWmnJaN/LacikS5S5DAMReT6si4hlYSvWbDkKVIsWiOuh+
hFA9m8qy02O28cfBlpnkp5aX9QzaEio7+wljPkyoZqTFJ/BAgHbetjPLIopbAb/6hg/1yK0HSMvt
6DN3u3bEuRUPAQ12VA1coJ4qk8/zjk4AOjJoLMQIXA3D0Uu7IPSXyWfUPf4i/mdqkqxpyeJr8ALM
nhHiXw9/g96hDzDYlOjWGre0QdAPPoqyAUZOxqdpVm9QJJUufXmYro56B+trkttoUDcPabqUxt/0
br7yKklq8BjxLIzY2gaZ1XEaBHyAKBuq8pRmESnaev4RAnidYQJSIrZUlCCLLDbIdQOCB5My8fCi
Ve7zLxzF4HHa5kDfBIzOJl5KKlxQGBV9TN6u0ODHpjNDCt9HlLyLGvD357SRFPffsR/BLLfX6PTu
VZl+/Rd7oQDeZLcReMJh9obL4cB1EgJIpPN8I8Hfs8Zu3z3qRldsAvEnSQ5M4XVeTl10HPMAIWQ/
ksyH7Vezk6sk1s6tAK5mDvGbLiluj2+tTtDLvZN3sTaOCOnEsdRFwDT/113iKYGlpR1F+NdSEWQk
hsVzqWn+K60ksMKQhoDqPTjdPQ5IJq5wC7dVoGynraucorDUQ0a7xgdcuab9VOOkoZEhOiGyuxvg
i9de6CGo3MRaMGCpj9HzWp3j+m/wmD/JpIDiCXa2/lutUyZfB0pXpxMMHKgS6qKHEaptFwRudSkK
iylr73K7yKjessRMLUxyONjuEx0qGpJS6og0zE7YjVxZmLgOaIc+0tNf1v+ratQRX6waexj6nBwS
hO8b3izRahNHJjt/A8vuyLp9lwQtCNyn1SbanXnXVyBtjD5R4w4lqLg9afy2k/qV6SHGwswTvo9F
/ZehAmK9zntPtd36EPES1KlX10hfwVuS1nRj++1okNGNYn4JZEUR+hzYS5aceGty1TLbhLqgjo65
HFDVgqNiLrRUJOK2L6M6UmM9pi1hudqU9Xm4VX5hhEd0VNlRawAu0SDW4/yFoGScXQWubGjU6HOx
7q2qJp/TPf1R8xdghwb9aDcUj77yosZLbly8q4rOplPD7tIBwEgByc3xvY2+q4DfHeSimemiYLCj
1w1nS3lyoqDPzHJkOFGUPD2wz7MqZzWufltBOpEsc88XpZ0PQ5E8XUDN7SYn6ccL7Rp4/nrO2vOC
72nX/GgYQk4OtQ1mauV5gAzOhXo5DLRql4TD+4zCvm73wvOrSsPlkb2uqSu7tkWhuBWHvEVLK8vG
rqLchm3cQRybDZ+GXnBm3NuDJN948hRQaa0nQNPyBR1PJCXJqZzNWOlvN5Kvm61EA+/GG6r4fP8E
R7sefHdae1NHWIStxZdV0AQU/XA7OjuW5DZmpxp1lSF6WpQIWTkFb2UqklO8tA2za/VAaCymAS7d
mw79AWvhA+2w/kBuyTFPK42iL9ti59odph4cmpAEsVvmR8lW4gOV5fiFKy74+yCVHkmdtGDqFXYa
cy4e3OrBjE0GhddQ0S/r3UWE74nxHDHFebSWRR7QPfrkYe2fNL87xIq/dpZ9R7OMTgR18shaRtYo
OPXGFihDJ1GJbbNhI51gVwlDxTT6R5fstDIBhL00OIaYKKkEXmuzzyqbC4gCD9m07Tnv2CJaQH/T
kaGh3Vj11/M1aZ7N+ZLs00w2mvtfCTDHW6CgLPqXzgk7x1HCuF8LTEJbhHRCMEZZEOnD+bjenztv
sl+uYg9PitotO9rhuuBW3i+9roCatWrzfVa20Kj0OxJsJiQEKdm/VMr9O4SM1igcKa9XHDhQ/hgY
S7MnyQodt3MxVHoGQqsE7pbS2JUpdnfUlsM46SdSK3feyy7bGgw3LL+AwWC2SHQFIoyWswBKtW6j
cWtLxByr16kFFKJEGPRsQQ7UrOxSK4LOOY7WEeillhXJQSf98AKaO8W8KcM9gXjtaC+6TTV3zGZX
teIGj/n4XIJwe6gHU0zhT8wx7oflrKuuTavpYm3+JZYTzIFPOziQN78PMWQ1GI7njkE7BrOjJgDb
Xb8BtrAXyoEv0MVROE6Aeaj2gFtu3oChPgC3QwrKEMn+8xbSXkSz2BRioKDI0IXKVtpWNY2wDdn3
4rOM11aYnzrwsfjWrA4iIxRjV5piOL0UFPZGAYD3DrmLD7x+iIvFtkugoxJgGcCIIXj22ba5v1QV
9z03WOjuys78Kr3OjQKQG01BypEMzBWqtR3uNNcYLFRIIgzMdEi89OlHNwYO99iAEtgdFEXpI5Rh
zTj5EtiD5bPgVax1Bb3UUWRTU/UW4ih9TYCBRbcTvTZG/cIRk5R4T4B8cUDhpjjgFAIfXttSqs5n
m2PHqinxedDgkdlhxn8jz4u4CCO/1THtP53jaIKZaYxbAqXi7vZVyW50UA7+0ClJ8ynV8CuvH1sl
BV1V+xHgVV0rNozEwVcvBp1vfWL9GEADlIwxvWbVLHQxOdHM49Oo2n7pCeCW3naJsmI5zcPiNLPd
OqeouJdeecFh0q3o7ae7zu1XszyvPzdzGK2ePPiEBQcXX7//Zm6kPk1WLniG+iRz0ETu7YCOFBQd
E+gIk3ZeD8NCkzkpz2xi9kW1SWa7dl/u+njSK8sfbephsc4LPvN7sb2k3C21axC2bNVvnNCdPQOK
RCMnwuGpRwFmFh9qFpOHM7JsfX9gIs6m6GrHF6fqyOTd0IJFKJEqM9KlQAylbgLkY3MD0AwgVfv8
fFWY9+Ke999SGNSD5wWVIPqbB0ECbxf28IwVleGDU9IEkHePym0Xyu/HY13FIfWk6zo/uVDT0E+s
eHLxTgk4dTmKGoY0++L89q+MLTjCjYlsobdU+Ugw/Klgp+9PQNvvyjWfEN5BOj7l6agpwFem1JEn
GEfkUviwYqfy2NJWrycwJSrm4VkluLtVnBcsBsuJe/ub6ucsdVMyBRFHHbhUjpTw5ynv6Lr2R+2i
WgpzPtcac3TI6YfTtEpID7r6Q/GdBgru+UuT62fcywIe0xC4m+QrXQtQnCspONEomt7qxrIKUZIu
fn6hizWkuc5iXVxkODGGmJugBuhYdgh8GTdoWiyDkAnbFM8/n2BboAqLqeIAPX4qpH2X3CzOUEP2
qpOk7YDzM8yC6RfKTmG+77Vvj4LssKPW3ihz5P2nlP7dqBqzsyMV2ISJWT7P5OAE4wQmTuYnf5+i
lzLwD7rPTR0e3xdedkaD7m1pMkEAOgaQKYN1JWuyi4gpg6/TALjsVtqt+kt/9Nq9exW7D1HmJg3K
cs1kb0XNCZ5dMw1fdG9QJ/tG6ohAh1zwjSXT+KdN65HiiQbqtU06by90INm/Pqw864cYQtx3ogk7
yrqQMWtfcVY0hEcKeUGKpUi4AB28lQj6G3l79HHt2WHm25+CyFA5TRW0B44yB6DWoQ367EaKp9dq
chOS56u39zEir+CreaWmcycmHI/DX9pcK72W+83V4qAPTtiZJiBlvhtetIQuLE8orDntpQkPKUo4
L46qVA8Hh3jnguXNj8lsNrZ6A+IoqTur5x1L4kATAlPZEqVzw3s4R4zW/F5iIAwdfEGyPmIrxzgX
DoSbji1+kelXRjz3ksDs96OPzTI2vgobyFuDY7Ctb8SRK9/Oh7kEqlcMOPm12iU1sVgKIp8mEwyz
gcHwmJKSDSZpZG15ahNQqpVNI0iJbLKY0Qc1qrT8LgV0BLAj+B5UcHfjlZApNFsxrjpag1RXZoxb
AutlcSNgeVBWqg6BSEcy2Z/6MXbVVMl24pjKJCRj5afcc1xbTBUr0nazbxQKYF4bLk+p/NkUIGNb
8sVL0ZHVleHGFd64uRibWDhy4J1kkDE3Jha2BzhUdQYxxJ3+2hmlAAEEzoPsh33bNbuZBfWCp/wA
jwsuzSo0/dhAUwlvjxWnLORcJ6CoxdUNX3xhFN/ZrQoYwDH2dbwHVa11/zOs2Kh3UjKEZQsxU3j0
7XrnvptUS2dxooaDiMaprPwcfkXUz16Ed59wWZT9PtU2iH6zzn8W06XeMsqsPxMC/JJlSwMdzdpR
OV9bbYAnhi96yUUrwFrL8FDpEQ62apGsVit2T0SuRn7tfQmA6Du6LNTUTJOMTvXpQ+mUGzkaUAsV
ZIXUr9HanP/tTqBd/rTR+8lFtHk2X4dkyqi1pLh4SK+8hP0yA9lYwxMxrLpptJlgwHY3vSgaI8jT
Wx+lM3YwNDa9z5cjtl4yGxCSBgTT10pPrbdTvWM9NLhR7kVGH5I828SgMNv8uNMz7e8PxpkOODVj
JrwDpOJRlau9Gf9rvbuALm5D4GYgqQKkxQATJpHgQFKFBrIc17g7tgYqL6yL/nllrzbHjk/ESAs3
qNf5Q/MOaIPTiU/shdq6I9ozMULhdjRB/52sw5khVhMjyd9FT41Vp/JM66/YXmiEXxhNM5rhFfJX
rhQ6WC477O3FccQbQymceRQH3CSpfeV8E/ys/OaIqpe7OFq7XtRHCNiUZwOWEdRevxf6JNqthXkI
oHtrTYrpPcgaQynfrqHIl5z5UyvztguMhWPxihM5sHLaKjIRBI9ugahakSXXj8mEDCL5LgX8nRyE
fZkAv2ei1zN9nqfC16tYw3bsYyDkb/Tw0+Q3IDVYbJhW7VVgBwn4qAGYC7LTLT2EDisXCSIoYwI8
w6OvlUuLx/hdCrAe6wVfUMI4YKGsYyeyjLB0B5XW7RkBJwNhCBCvNozRzRM6MqRlOuDkwjZYoKOC
xZNyUNayM8aHChpirw+F1fSKAM4gOvWwtsn4zpZ4aasqIfEi0yBR4kYlD9kXhxHAraLzFqnOwP6h
aBN4KfxR9JWk+8AJwxET/9v4GiFI7I6LE+yvd1KVSV/kMYmWXMh0dF0mC5clL/4v618K09C+fiIN
vIwPvdZovRNNLIn8qFQN8Uflg6SbFVoZNGiBNe3dmq9Wvkj43V6Pw64EqH1GbrVwEGK0uymJijra
dXMYhb/Xdfubax57aEwqP9FaZyJKdpvpxTUJBxWz2pMA3ph9Qkj0SXX+RMr62W/6Mhtwb2a1lnRE
AXPOpHmn0l8w4Gf0b2UolbWIKFt5vnCvJtJ+H1zRLmFSvWy1//1Sde4GM7Ns+H8jkl8NKAd95bq/
HnMicPzotFxD2U6UJP4kLTLyqtqyD/8Aw+HQaeZAlkluizy837UMgSRt/2Y1e4G0q1unT6nTP569
IpYqfkDkLoy72QadWTTpCS8DsEwQN8XZy1g44JlgXXqGbcVHQr+9RM4PGEUcHQLZ2DsUbpkQIKNu
9t4AhKRKVUlanguAHg0qGcY1rYmTF7Okc3JYrn9XjW8qLBqt5+RsFNvbERKI3q9rPvuSt+wAzg4Z
DMXPdx2Dr5xxxftAbRagR/bq24WRK3Cwi3tppeh7XZC/reY/mpXuKNmtWtWN8fYOKlvlAeXX8a3R
lFUJYX15yZSY2ZI/VmcPrBCULYjobaC4fBKswLuu23KLqDazG2x4g2IViMdRcgWTmXlMaW0Fzd9f
w+7foitywcgYdoqO2KS67uYrg52Zwxb7D7ybIjMKDMA+p6cCMfQx1NgCygfAZtE9glXCpF8XV/zp
f5WVCASHZFi6flMCw6UYGLYwDKC70OlL959ItGAv/DZUcGV5UdOd+zp96Phk9PgC8VQyjp/M082E
M0ZBUlDXIuRy4zFqd5Xxdkbug4UFCx919TrH45YBRIQ8abaSV4JbC/mfRb8tPNIgMVYdQsOxA27J
bT7ZB5V2Es3nCuXeMjaf+Lapgy2A1NOCnV1y+jfA5M800DaqUZh7YWBcf9Xg41qQ/nVojCgsxi3P
Y8CCvY6zl+DmeTjBDY2r4ucp1DAffsJKTv/bVG9+q809xSnXUuXUAAbzDJlIAPOkBC+gi2jaR4k7
v5qnQhHtsHQdKSm+tcQn/qNAV4PpLPYjHAi/voiUZCRI7WrSen8tjt0HwZbBxLHnsn33nbxtN6s3
X0gZcCPf0hWIKC/tx9pIHuVuy0UeruhegOIWfcO5qYyBYEHYm8MAsYzWOZ9cGL/c28R2PbqqPMJ6
pjKKmgyNQC9Z+AFNiaHMqxDAp2qE+L1GQ5/zxxmpKYkKemE44LWPh3xcayQ2mxR2f1GFfTcRuPCP
RVHkoS4Xde2teMu/QecYSXmgfaqwLiWR4KiUMBVcGU0XQLRSmlGTTnQvVRTUseLiyzx6FpU+OIML
qA+/71v71n3JiE+8aR6+yFsCm5f4wLOsGhUZnEjNwUib3WwZYi4Mi/66Kv9UxaSleWAE9cXWr9G2
MxYRtBrjyAdhh+OeEZFfiFNY7UNQvHoD/QciQcm/1QDYQ/Xqd6g04179sVYbWcnF1tj3TFv5dW6x
ZZ0X9zGvJAF4ZaYB44vOM2V+PBjiaOUBHDzWPu/AvlsdFcRWTw6ymCBAI91/oyTTptzinIvJbJjt
NevtFMEb6Myl5fxwxC8uCUjdZuY8z0twFbtHlT8++t/RIdrAu5/i78ykwO+YzebHw6fw0hOzN9Cy
OKeopRC62ensqeY6SiV3FYqzaQlVjAOYAiO2HP75TrGJm5LYn52XnBB80OE84b7D8GDjTNgVbgGP
33VZYvSZzQI5eH4zFy1Pd+NpnDvEGVRT888yEKofJu+yFOMUAqfbj2VN6wUUF7n3e26mvzcPa3jr
dLTe4DUR5hrCWQLDa4RslQG5honhL0pWDxSa5w2zE4gFdnCa7n//E9B0/SauL+/Xi6ptT+CFTipm
OJTKmn6MJGzyiP193CpU6L+53yGpbB1H48MNyzB9yMTSlE7ALU5bfTgcAcMPyijKwz5FY+6xx34T
tyHsqSrQMLaIlztjulSwnfsTJ2T79bHFfBt+EUF3FHk9GMgFMJVFO1PvTcycGfbzyAozywJUfNHH
bdlafl/FOZVrkn+h57WFNYBY2+0C3F+ycwdrhKEQy2BWq86OG/stR09BAwOC9xVsCVP1/Pvv3/xB
gO+Xit11O7e4FpBUfy3WYOdoIg2K2ySEaMbkjJshsH7zaF8oKfO+pF7bwN5AiUnWQdXdbo5eSDRM
hyVPM5sdAURBxz391K2DU4lW+56TPU3Tyu/TyfRb+VwP1UpDAoaAfUsE0ahykvd0Y9lronKpNZdc
5/ttNAtoh3A+hmQmi5htdRiK/XbHeFYvHB8F4j6TJSGHRaXoQfd4cPW8/aF1qw9PnjMHUW2a2DAu
jNNp2/S8QKctdMB8AKyVvWbU+KSeqTu+A+zUByJ5VfbDWuohurr4kA23hR50WCu3qdiVyiKonj+v
w1b77LEeMeJUI2zPyuNDSz8cK9tpijhRMYQkELuv2RRR7C9YAy/RzRzXiaKo/GUe/E/ir+CYju/x
nC7F3cMhz0fQkx5+pHFaApSSHyRR33kYUKSfFZZisrzsZwE2Y/nbLyVPrZm4Eq2HjFTrOJn9EfUh
kZaDFmSLq6MmGbP7WIY38qW/DvHQbyhOHQJN4+2RPfhQuerZw9xAcvvsU1KZYeqnuGh4amy74+7r
KZMYip9l7YrBxEBhY4Uccp379jCDFrv9ImlVHEeOfYFijb1ylan9NSDE7XPh2SzF1d2SXFos08Qd
ihD6dBH0GU+cHRsWH6FevbNoD8OeyFaNa7eVkTT6Tc17qmZWaLMCPnt7TqxsyuR/Dnmd0Gc0KhH8
KoXoFr9aHYsdD/v/ku462qrFsg/uQUa+lJfsfXzehBbh3FzQr4HJ6qyBRTHzeZ2FaoR0Pq4X1aPd
e9N2HstjYU+n2IxcLVa+CKLxELODW+TcysqHDGRwYaF43IRlxsI9P/VYn0uSQqsCRVRTHirCbPRB
XThECw1oakxtTDK7INlmtOuUNNROF6p1vc6oU4kUYUo83UbWhMvAVDRhXy3BYJSXN0+EmXDZJOc1
lXxVSOGtV4+cKG2aeW8fJ05uDx2pclJdVDNGBhp00qrTu+pyJfn2TC38zSEzPOCoINx1tETmSR7Z
IanJZ9BndRJebdVG7DukFvXVLkZu/5F2jGF9T53WzFARwU066uaFg2t5xMEn/EIvmdF7QPA9o3vT
Llo8Kd8G0SiomE6nEb1JDshH17vSknvPyVjbP0/5sO2z3Izwgq6fw1yh4aFpInTGEEP6rviBiM4e
H7K06dVie5lFNpt3ncZljHQGjb6i+/xeen3E/76qJse63ezZfEIVEoWJmS0XF2S02HSgJsz+4KKP
XVZCm/ziWGaML7bsJMZ8Scx5kP44EmOZ0ShPeIf1+5vJnuKS9DI9NdMNejQstdEHbEaeSMUmbI1J
hWR0ewjaPQQ5Crq+ENzG0n0IaXmluosbBg1MvHQ7wXXnr+wrsLogLmazPmYpzcbCevAj5/A+b/e8
zPqBgfrza2cqZ24bsdnZJfkmad7LaD1p8ESUjYa7NHrkwlINz6IcbO1MkGNFPzjCEwqphghFjr/v
NSWegoFuWnXdbdGZ2Cf7t8UPMjBLjkU3qFCouncYys/zUiomwBhkug9Q+nYMpFZ3KWngBD9nCNIv
x7qmpac1Ul+aD1fojyUsLj0qAkgxJgsfB6uvJxEf7Lnz/9rz8NbKn5wCiaiEayxm27PWYkKS8l/o
w9XH6qOzw0R2442QLXySh0U/ul3bMKFvWY6QNqt+QYPGER9tvHrXJ03fDv4JuCJBtJPccxxrOWAE
Q/epc7CiTLiHEGYel02kHCIA9oxWdeTM3q7kc0oxPLcWmb4yDfKRmgOSFwznEfTj2UcOSHcydAYa
XMDVFP2V/WsiNrYgS1L/JsTtIqD+SCR7PhfzwmDp61BeuNE7zKrE3jd+TW9FRKJCOPwOYhDmevbw
nPyp1U4A8pkxsUk918NADiBc2NCjFYOP4XDAot7b0PiixNdw8iBIcBi5iyzeIRiW1yJAFdT+G6m5
ExK5N/HwoUeMJW2+rMwsPRZw/erj0CKgL9BBlup4IRDMK0TYHXlKZlov5pwWKKwUlpXaGAoAOj1o
sBPKio3MIdJEPDXTYGiZpeP+yxCaVa5HwBg7jooyduI5asmbOG8jLAjPgQLHHx3t7OuPc1aszcSu
BmXhlGb7w9qdz+fZCJne4EzjAzYWIJocy9B/BiHWuaCLAIOQvA0B6FYXm2fcj7luy9gFQAt7jEH7
lAz2fVhJ3D3ZJLE/OGN6EK7ILoFwPFdwS+Sb4b7odvb04WB3UOBcOnuwYgZcCebdtl9FRKiWlI2/
TqGThWrCXxgFvqV9eHDWoNqGAUQ5R8OavLjEJnZF8McZGtO9sRgo4oJnneP806H3zZYBrU5We4Pf
cM1CShCUJKeShydew55M1k/IPP9tq9JXHshTn8PwFwJ/xtMJ0VTMX4vvoLqi7RqseSe+2UkzdJ0U
Pk6ZlUsTCICpmjpuwUw3iFH/dv+liXasFQ2vWdkUFV2dKi8UPMI3Z8d5ULnWi8WSmCLU6hjHd59j
/R1JyyxaZnpFITjwG7FX4KSThN42U8N5BWRTvSZx7f1SgAKsOpBa8Y4QQLcutc7sWOxqRNnYkwWz
aqpHnPLcdLnvkdXZTl4ZLRTZW+DLJjoaHK9UjRbkSDf/NPY3r2aht0roTnUMKtZQvxFxIQjjVpiK
ZDyRhjJv3x0/bov5/HCLLG0BwcaVr2BCvNoJZWlLms+ft/NQ5AekIQcFV5n88EfFP5J2HD5lBSD9
aWwOD/lI6roy4mCg1/aQwfyXvS9IjNcD5Vhj7ylsGuht6VSH18J+1CPpiXxj2LpEPG0+2t1gyH2P
voXyJrtfXKgrbZ4oqtJsDR8mzHJUyqVDXjo4xYt0mYd01a7pgJNxj/F4auxGmpxSuJm+2APMzoeX
ipT80xFELjBTpQW1OmF68G0UyqPNJDLoJpGyKgGmlMVd1V6tBEiX7nTczRIGKGF/l9I5SlmCC0pJ
jK4ld1RajVND8amNwNcIN35nNDzJocfOQ/aVHyaSq1Y79iZ6Q9q4Mu6CzcFmAbwOzWy/3VdciVjf
h7WpBlnRwbl2cIGz/R25FccsOGlxTD2CJwbZWgg8wdFHAjmJvCwjPwaZM/xVFE9mfQagIM8Alfz8
J3G20h9yECjvkefjF/xRsPgzTHlMsJVRf5vqmU0jHOQfmrmh6lV0HK9kpNH4qdFJPa4hQxWGJxBr
8I06SyiXmHNcTEYKP/baIald4qm1eY2FYWNVS3NTVF2JIRJZsogKMoCStHJlxSOHITZAcQv6Igfy
f2r7ogXsDy/wA6dPsXM+x2EcmdwuXeMrH6JKOptwjR5aNmnU7zZWIjIaMR6YaRhK0nu7dBI0uBIm
hid+pfwVFm1A0v74vPh5BGbXlARV6qipLbIx8AIhncqFKjdj+em/UF8LonxVtqLvjkxQi/ldi4ih
49scJW5yC9lBnkVjcGk5hNSOFxHllYsaLRJp4sBJ2UqwA1HVtHbrvdFqFxNouz+oHvQTz1qf5tjY
CLiOVPvt3WFtCsjEd8S8MnteIIzJXrxfiVG0QQX8hjUcpp3304ZgJBcN2olPhPv7mLri79rVPFNH
cvR6jpRVbntaO3L2ACMo4eDLzZFuwWFkTWaQ3BKy5ib2JoyMI/yGJ/BeBtkYKx9oJ0AsmZM3Q1Vt
ThUbrqxM5dFi1fEGoBWQlUi8vimt85Ayvr1bubv5PAzppbHN3/d9Np78n2T0lp3oxDOz7rx/SG0r
xXGeRz2SXa0/vS8T4fzs+jlkpWkF2q6tzNBWbkehHk2eiRLptry8yijnfVt+2mSYLgJefhal+d0V
TQri3RwRR1dtvvvcePpZP4xdstZ3v8oRvGhe3cemLinMSKjhwzKS/x/vF8/c+yiYNPy7ciaTBZA5
ex3lDVlXBYamQ9g8y7WxuMAeHCIdWCtHkSPleun+StRPYvkyqzmCMCtwcd0ZDjvgwWbjKJs0fUEi
TRvpnI0whWkrVuB/IVtnikJ5bmyb6uo6DVz1iD1dkkbWjEu6oKhOYhdJDIFV0YAvp1gvZb1EXgym
/kIeDgsdCoqBRnOUMnA0azzA+8hio19UbPfVygT5uG4XNgvBRnnmUc/ADmDu5kpAdlts5fE2OOTW
doZuZ3sl0faipXkEpC24YworhFpJZXvrjDXwEesICsoGuMVDumW16ouCIZgvDobzZIzeZ7OsQWey
89+kwn75YAhIGP4m8trtLNnp4V7JbfP2/2u1hRMf3u86G3x/N+qgY/YkefH5D+v8FQ3/HABR8Wch
J5iwhgXRzl1kpkmdMK7Bq0zQzz24Ro4wYBhM2o1PjxWPsdKkScc4mVViYCffJr4bqWh6qfZYpUzH
nIm6AC322dOaW/irKTQHBwmIiozLQmeuPErRU3EbAch8natFA9aaCLPjGr3oEvtULlZnzZ0Of2w0
wnQkeY/gbMM+6Se+j6UNIC/6ZWkgOwegB8aEIlbhmGIfmoaywTbWlEiA+hqeR/PXEgM3XUqSReYM
BMzOm5uVp+zpqnLeiBCbGZF891fypHNjR5Pjvl8vDV20UmdLQl2+b6IIzJHO1RBYWsRL+Wy0hu0n
9BPpADJAv5SqavnvWXi6jPptkVob/jdkBTQnUnf9l077BJTjLCGEqb31VqXVMu1qa8J4oWQthOMN
H1XK3F2B9ieQx7ND3foAvkBR+4j46fZus5ihwnuORQCRM7cufK+/0bzbwwxExs8ndoTZ+nXXlORY
mV3Cjg4mOP5vPm5AZzow0DXZNqrsrOsNVCOc0qEhKypfuwQ+xsuhIAkc5VQmTmzWAqTfc8KrjXpI
KXJ2qkYNRNNj8UvQ/v33Al1BgNubU08f4NpqKHkxRj3R+NQ7oppyfNqKWkf4tIuVc4hulrpxk4nO
yQJvq1IJu6r4Sj7Qd8wuOQ7PksMTEmgFB1QwJVq1i1JwJZB9bF5MplcTwH0LJfzFYVqbg5mXkEoM
xFFTBpaPnZQQNN/VHetllgAmVlcO7b/6UYW3Q1c3NOMLrO3dFtktEHEoIW5IWSEg5GDyMzCT1Nn+
NoCan2hn7+rYHL6su39FddZ5Enn0NWpZMZX3TPj5F5YxpSgRFZ6LCW6636CYkk6+Uv9dFsIR8PsJ
yaqyYPtuSnse7ts2TG8U+3pSNGIR/P7Xy2y3W7wVj5FzDoViBnfJfpKXNYMsWhmaHflMC3/hXJwU
vImXbguBeYcEWCGjTHf4Sw+xYHa08DawG5yD34sXNamsB5cBqBefna/2N1IOsG5TZwff0XxqldOI
SzXLDMIp62htpmB4WMVm5Doe1PZB55v8ElGyA+otghIyMbtGjpeIP8Kt33dy+/8si8yA7Afuqz1Z
gkQR70+1l7I5jcYaZCvwilmKyNXL/achSn6R/7NDqMCBa7jawJ7fAQ1M6YOOFtLjU4dCUlx68rSk
jsn5o0iPnFYQi++GZ1SONTZ1si9Dc7iSBipTtlbirqqrOAgS6lspEvEoTAw2rTe2sEaYgOsQSf3G
3u4vsg5OZUPKNTDGJnLN7tfKQh6ZVeIFOBVsAFDwjylhXLTm4XJRHfzjDXfxjUBZGihbV8NgV7ya
1a0Tuk/omx2S6i+7MgX87s4QDMdk6/w8UkSCvDoeB+u6nsBUqKGbWTDwCE8D+S/jEYTi3ZMfwJPP
DiWaWTI9+Y7t8kTub7TjWxOW3kF7Kd/pxzT+q39wOWAOvR1KgIvVFmdmB87RweDDcpYCBJ+nkS5g
jkLnHdXdlZ1yiBrhY72FN8BRtJQAcGB0ic1qtNpi81kdV2oxZDfbK8q47zlkt+muDAACWfNtyoHp
XVYgTLn9ZxaoC59n0KiUJ2wQ9vvPTL08IxZ9BU0RMIrwPx4ZqpVUxFeac39GTbLd6j81TnPjK/af
yeIOXEW4UVTjctVZtI4Gd52p6whX4kog5RnFxYL1PX5jXnUFL+Tt1w5IeJHB01rAi1goOuPcdsJz
RtsmvgCTJnXBUYmw8jWQNpQIef9zSUBLXG+X8w2kcSrSTJrmE+M8j/KLVu95+ysD0WAfo46WPawr
neonbHQX/QuueiHzDPnqVt1MT4tPqTX+zfxi9kErUZWKK3W9t01seFMxJDNdM9pNuMMVFOc9wDFM
7FIDV14CYQz1La+Gn7mUTfUtRIQqTX4oTZArqTaVVj9vn6WP6Xm2QsjH54QOmBy21ceJGYirpUIz
cmymcP8bPdjVUlLHLhbC2szczGStacfdHG9U6S1mUBliWRKwsvmHtyGMM01pJToT2Htw5WqRHvyx
9ouTu0OCBrWWA8wFgDexXC/ea3dJ3+O0lcDYttGTrme5f9xmqRcLlY/QGen8h1+Y9K4qlwygIotk
naEQCsuosVRpJgSv0dzuRioJ43zay+JSw1257JVFEsCnQcqU5dVy/2KvM7+5Dpq4aDeqiDF4eLMn
/v5xAhbrKUIkukEfNlPOH2x+OXSTVHIfw3dUUSh4hPv4lhq13VryGOtUkx+0F0zGOdA+QpRSIP67
44lf6Vc5VmXpyNS7mEJWECbS+S0CBxwNTCgsLxr0Baq1N0kyETJS2ZDBZmYMqosxG+7emWRLjgAV
iZZsOl2Wj7M3euyND3UUfhHNMYdq1MvHy9U33vHZbptdw/+KiIDPMxHhxlg+PZfkYFBWAVoYgbOG
XhVQ4u+z3qL/IIUJshkwIVYdic9P441W+IAqujSS774dQl54ZDuKsuhtim0rh71nK9hroeHXZjpd
tC5Zgb+AmBDdeokyEfkLMQq3l2eZridvQqMD+/XMsQoWS6zXoXZHw12Rd1Gffmn0hsvezUpusCJZ
s5IFmW0cVRphJLLal9rmdyJvliCkM8LUXHLc9IPKm5DpJl9YI7IFakXKzuOInGs9LwsCnf7e8if1
Xl0N1Ac8WDSiHQ2WumS7tC6DLS0+70WcYq3/0GSxAvBkzznVr53rfP6oKO9q0vXFMnKmlos9fMW9
VlBC7mJLZ0WcI79QLfM8UMYhadm/1PpYmrpQCeNGKmzMtdAJOi2iKFVUB/hBdY2GmE353SW0BYhU
1g4NML+OoZOe8S2RyUK2ociM0FGvOmKrqJ7A7XIkq4bpmVlSK7Hag1vWYvItX9iTnhkcF3tfhvQ2
MKfQ46uejgo+VDYWt/Ch90kSzGkARyyL3fTli8MwEeWlKHb+ndjK/PwsVKc00CwG4v/ulf2iuHAD
Ql4ByXrNs4S3RcmlQWPXtGgvPKi0h/aBXJj43fW/kfz1Tc2wjoWGmfjFC0Z/t4cajCk2xcs75Fsf
i9n34Nq2CvTYJyXoxFC/tFjv6ZDmBFfIvXuYnM0ez6xRh4ps4yu/SddcK4gNH8RJPrN6+98wi4P8
0IXD53aleLWYj8TECD1e/H+4VMFQ6gvGrgesFXaKxzK8V8hywkKUOPn4ubImrCCw2012dnoG1bBl
5PqPhh6pOWT/HWf9YvfEQCXlkR7qHy0zK9xhFIyA+XDCpxggSZDTEY/JEJczi/Y7lcyXVGjzr1cr
ZDWW9Hg3Cvc7wVucQTh38UsT72RoxMDsQdyUSmbm4eFxHHmqTYt+QGgH0iEDnA3UmcfkinVeh3+q
8FsP2Ah414DuKu06VBwlw9aNld3h0MOP56ErsENDh1fkMOqgxMIQ164Hp0p3FBTWbQ0FHBdBQs0z
FXdjCPu3VaUiFi6jIHDkO9CdTN2AgyabXHeplNJnelFc8yg+7/mSrCfDxzIBT/X1WYKLeUM4FwMp
XPHLKTbv1vyRADQM8CcId9Nd9k8DXPKNMRq6HFEfCC7Odb8waUWZREvxIwRVyu9TEJiv9BNvjaL8
VVpevzhxfWeo84569HGxl2n52im5kL9AYEubPoRe2yclnmfB7NlExS9PiPRn6p7A0owOV2dHouMu
B8gNSng1NpAkIT92Ryvg+NVhlKCIugNOHYllgGjHW6wQaleJzsvPXsi0VKLljkGCiqiiQrktvaGC
GtWsdUzFXzPIW9uRF5zWRhDbKRFhyvvfFHFjjS1qE2YrWT6u9ZImuILmRP1rMy35Ns8bjOyjEubY
qKQdRojVMK2uBEDtJ4yRGngdH7G7PXqjuvZHmXoUJYV5ZVn3cWBDTarCd7kqZ4FGltn8PoEpGJEu
9VNYofg66e2NURBZrRzB1C8XVk6JV+2Wx0d9Pnj6eDeS07WX0uBeLS/R9zpLyQQBnb1cIsohpoHK
eLX2amRJiBSZBEZeUgZeUSX1MVc5tq9BOqpa5h3LlMIYrhRoxeCX8XCnvNz/+jDRM036DkE3RYxV
T5es55M9yH0pjt4JJx55vh0f8017hD1FJg3obCuAzuEcKcq3ubzh1RvpmKfLRAUlE38eeeVa8GC2
H5ZrKbP+L0jcrcwGb/BEALBJg2p0Vmpo3q5bt+pR+vIrqxjjpXAhJetPTPbD5NmKPcflRbDWX32e
QgfGmwTEPwBYilqhNgIhigYZZ73hF54NMiJRLUD59xMAyjBonlcuc9BO8BTubGUjJBS6ILx+ZXKc
UTFrjxBOoKUkFC/RyEoMPWT/oTV7TImrwD69+0DOX9FRrKzD0KTilne9p/klZQV2ca62pGEs+4Md
8jClWX1rOF4SHnDmP8RQvD5Sokz0r39H1UC4PXTxvhcHlD/P42lZKPiZSEHNKYC65YbzeOjguf87
If9j9kKjzpusZxzm7J/H44rl2JURLwH2n4M+wxPijufYm/atuk41kC9lax12Q61hykexfd28fwym
M8vmq9+IbtR5VgNRiMEi6sGPPUG07HdmxYXEOx5t93EaSi/ZqFN+c0cIftda0ObWu1AJJ84zNLAz
ROyt72fD0/yYTm+4/T3p3ZdFAAVTniTVMFuHBzIHXaZAAbUL28kvBTWwyK2zov8iqXv3xJsbwjcG
jljmiAP9cjAStGaGMRt67LnsefkqTummT+RZDbrJMGrsnTtHLuvDPI6Jmm3FCfmCfuO0SK/OVuX9
6sTzcOJ5jAzuHzl3pr02RnWa6zzN39uwiyPtYjsR5Fm28o5GuhHcSQ5Em3FndnNN3mvfRqR2WSkr
6aFbc92hNyY2qMRYUHarSxirR/wQMA+2EEiRTpEerZcvP5zlfrsxTjAGtKzE8OWWWt3m1Yc2dcVp
HCIU1/oyQYg0E6faEx/CWVCmYakW65BthmcjoC4Gi76hNasEQTYRK6I97/124ZVE6APVHO+RBpFR
lfpzvDyIilUG+O8DHFAJWKrgwkotj0ehLKIx6tkvyZEWnR7wR+vbaKzOvo26jPKVqvmtzGNTz3Gb
IA5sDgZBBAUfwSt/aFBLfdnkjw9qfenP9P51gVva9ZdCs61/jHz+UXXbYzWkh+StIGvjynlAldPh
tSxFta43sMKO0D+Um+1uIfp+izkzJsa4UQfvn/JZWBB1pEaW4sLDWyBkc7YhhwD1GAQT+SQayQKk
k3N4wXTR97W83MA8Z19q5PLe7K/Iv7tTvMwlZCiJlaf0eq9yU+WzI4jQwASbY2d7+Jb/3gJdsIw4
JnL58U0Pi/rUytmDsi7Wty4+RbJmEsq8tg+PsJkgU+RlxZmv8aCHItXbwdKd2dm62ic+bbIVR9f7
XT5I7Mku2Xey5AdAST3alKc4LI0YeyzwYXXxtBpZSSyCvBRgkTZ6VowUfqLa+12Hoj4CPCIzoqlP
OLIQzmM0ENpqo9ZndDuMgYacN3pKugVCZ/ZVlLJ5UyePGlyEvZ9s2BpTE/J9JciCIi1jWli+akWy
BlNizDKWG7TmYpSv0zIBWyVG3HGoYhp/kAhLXBSNEIn3ucf/v6N2raQpy+lxy8BKNMThu0jJ1Y3q
/KzU+gvcldKiDnupbIzbc+Cafpn2ddlVpumu2tDXc88GWMe7bQa7daEYx9PYifVBq8tR5D0Ynuow
BfkJaTHZaxnXigucxFIPtoYDRI4U2Q55IKap7BHcMniJ2zzzy/ZEU0Gieg6lirUWlkMRRCS96a6w
PZ8tT7aAZWJ0OOHsHadRMvY/mmHMWixLGasvgomrJoodxCiQsRHTF+H9cy6Us1LC6pdMLPyBfNk/
3keAsEdlV/i2l4+6hyes8EMjO++vkekP2eiSV3TJ0lYieEDy77fp1+Djh2371oqBn5XEElDnapp+
lQDZWa8/HykZf2rTgv0sQRcUar0nSxnkJXrrNU3ub0sa5UJOtUgz7fLjuelGg1Ia94cb4g2EpMRh
9SuL3OOGqheej8pL4tS7EdE5tNgGqzvkP6ia4pp1Ceo/upNbDvcjsFJPDclKHuVEvqZtrdcTsYEX
v7YXcyPSdXqJr5WUP1SUC3fmAyHiB4JrTdxU++tmlGtCpzm1gSzbcVhXWvJHOnC3tr7ol+I2V5Ha
P50Dk0A7wEnO0l9TX9NKcoNtEaBnlCO9vQqKe9viNgPlgxmQmATgd4fGkv4o43RVDuj58xLzcFcG
aOoyLoLgX8paREbXZLm0Wi2yhbtF+2q7kHtR/kLjCjqIK0fEjaDu8yECudZdquakpoKGozO7q88D
Uhcflp7tBaettYq4YncMYLUD8h/qB3Wjez9out2v0v2iAVOJrX3gfyk91jaHq4z6HGH5hgVEyrJN
gGMMHJf5PFwZ0JhArAXbBJbYxggfJhxahr3cUNNTR6hTnCqNEh7pxDy8+CxV+J8z31vcGvOb5HjT
87DSW/E6VOaFmA+VnFt/s/D42gsaDXOa3n51g8Zyf46FAFTkQ0pJI/V8oyvBTlqXWHPr+5qrtv22
PaZ+vKo4Ckk2Oy+BaBHbP332/OMihRURn38/d8I1MdNDxNI/gREOXltunCO3RmRln2T61l2fjIbr
c0AxZMwjtDWSX6yGEw5L4CcwzMNyo56j9N0Wg+NMLjDCxSoaYYKnamZSsjNk/z99dyPnhvvkhm75
pphMWUQftqt154yH6naP7jL1VeYVQpz1/XJhX3QyC4PraY+QYZQ4IjNklrusgr2I3YqhxhjJdPB8
kX7kjd8X/jKwI0kBfkSO5Y+H2kiAgHm6dfmJSAxNgrMM2osC+Iz/GfBt9sze7JSRUVMg02xmR7h4
JQz2kEMVwj6/P6POWP/aoS2UpA4oOJSzgzdpmKFyJgO2DV3yER8BcuxRrz94Bnd2CAE8fOseSbIz
jPlicj95C/3wz7WURD3kui3fQMGDr+xG1/STMsaALLPwIzLBJ9x10P2vPvtCevbbgC8ETRjGDzGx
9RPOCWiBPjXKWw8Yq1iN6mcQBPwpyWWWQ4gNqqzlW4TAZj9igySLoUqz16/QDbsxOp8TUudenVA5
qJVtNAwP7r2RSjimnVNVIGftLgr/mhwNxQPW4l1mvxHCihk18Ni1ym5LZu//heRY9wvd3I/TUZX0
8sj7VRMS84wwTEJyTI8QyeAFHnp74nMNSSyr2k+UEFGnhtFEqda8doHw6bKTx9PXB+oLY0gJxFln
StojIKoKcVZctqUMx+YxWREkq91MzMab7g7zGLKT6eei03v9Vqd25Zq9XGdVbg8x4gUPBNfJa8tu
dzwfNdjfwDo94WS3FFPrT3QeQI0HPNIPAD4UW30YaTYGxppQ0dsRdYTaS4XgAn6z9mf3Uyqjm62Y
UH2HXDFpj57H7tZ2vsTfOOTOOz3GSExPd6rV0t5KfJJfxnVs5xOSyWAp8ZJghWMiMm+ipf61oXp1
fLpY2wIxi5NVJJhR3Me+Zrcz0rvfwoo5Sj4Z0DP6/YeGvL9AZDFi1kzlMaIIhnGNA/1IaQ5CIMyj
68rcgtM1TDpFCipIf5vOSDj4z1nVXRC5Xnyky18QPB9RGXpSf53tjNlRKXVql4fHvTUWsVlX75ZJ
0EjCn0Zeqz3EFPkybwvJQ/hh+HF+SOY9P/FHw9JGogwzCm7l9qxXSdLBJZ+z7dUgXS+gCm06Ae/Y
Q+o6Jh0ObsY7mb2lpDaker/euj1MIdFouOaaXfBZfwnkQ3STkXoc+vw/873F18TTOtoGJZ+zUMxY
1MUgYEfNM9R62e7mKhhANioK99DGyC6Ab4YH7fr0vLDNIPpq6vrIQeERF+SU6j9s1Veh15zlKXbw
g7VSeHLKclMfxlg2oGxNVLzTg1bM3vLyIKmMfV6krniseyaNvKTdRyoBbDwAAuI0BsvrxuHqtYWd
IPj2mJTHZSfxdTgbfiSQz2q0aDFghdcmwWn78px/uJcPUF0DSsekS229U0YNQanYUHHmYFWx73lC
vqdRU46tJLL8MyQf+2ijXvuhdDVCKlm3iBnv9+y3aONhswLsBACH1lOED8zLruSt37Xm8h/zX7Hf
UDl1iGqQA4dyvTYTDVg6pukuFQ2n33vEyN0Vn7b05UJQUYwqSuJX9qNrA7nkzbpUACqSssa3jmlo
/Q2Vpj/uyCNuh4kqn0RBhgWxHCiWZR5qim+inROLb0VJqtxNETEDGspGwsShM+m1FSYt1QRg38Qs
hH3wUT76SfGleAjGYFiqbYjWhMuVK0g1JZE2Zgg897zNU8tguiiWEMWNkARfe6wm7JHDJOrayfEs
hPnqOGxsHDOIIHUBR3T1OF9RhKhoCZa5iDfgj/sw4NpTlKjZ9BOF5GX7EO2DT+ecED4gqzPRBJkk
GPf93WQQc3J5g3VxPKvsX6YByuzhLwBTbpADtOI7Wc0nVrx5kKHlyj8HvYxTc/SxkCHUYtBkEGfA
JdxlQH3yfOBjbVRtikZtPyL9b/tllCVmghgnzn9JPLoBmb7o5O86oICdf/AALTPH3UGxGhlmUohA
RGBVN9gIDT/gTFUUhN3dN6cYUwqRbkMX87jQS25EryF8zeNICtbgudCQRSEMudp+cFkU64Hzbldu
SwvQjYxBu9kFSK97CuMfvhNM+ZvTCJmemedGtDQVJtLXAZIN6OyQ8Sm+TvP2xqYuaKRv6Ttjtk1M
iYr6DO6H7PQSUOekT+mV36F7s6TTtIsVjY4E9U2gS87ULVLl4318P4dk4IeyC2DcQH6CC7WaMSxd
sJsN0aDEwVj8koFaKu15KcOkX6ipg4SwlPtLFtkuT9xWyhq2I4SrGYr3HNBxz3qyIAeaWPcXIqYR
0FhFSCQei0rnQvqjjOFpkNmDM8jtENCalO/SaQnS9R5yRb1M4rbVPfkCQ1VGoCZA+aFMNla98XfE
tAvHBsvnOfGWjaTSv2rxN4WGF19KWFNnk5zb78/0kVhAhKeROnzqPH39QGBbAqrrBmZ8wp4+CsWQ
cdRUSfvpFKDQizDLu3D9TCted2rPbZxL4WVkWAOOSqmV5KwJZ1BFeARz9zwNzKdtCgl8v1CJ7COy
6/JadiARbZnHFTGjwuNiNF3RGOEu7SIPuwV2xzUXSUFy/eJIhk317Aa5B5VjBcbQM4MrJLS5dMWU
E9r6Nr4M2IOJxbdrxpn2s71rAkJ0T0YMoIP/p3B6A0g/FvrNlwrqkztyptM+tAkIQ7ntJEnoVHnD
uFXIvexpyOQFHTQ0MNJzTfpiVmClCOuzoVEoJf+ogbb3FUmqkkEFzuTBFPKWeBY4q5dp8XYJzfye
Tp8uZEmeb19L7yOP9YxVFUdODFrwL3HQJr0Wc8vbRC/s6+BjkxBEtHdrWrayyGyRiEVbz/h4gSMc
Iu4b2IS8Q5+1irMWZujbxe9zT0MyQNef7p+FD0dtkcTb2oGnGvlBIE5GivP8Hyx+yokwppRzeczL
E1fX1qsCwGXjWsjEREDH0x68UH+cPK8K6HVGKMMlHczSi0o7h+f7sm1MUxrtKx3rjbik+ryfE6k9
ut3oKJ/HF7+iQr/kqt24Ss2CNdtpHzz1JrOPE9syQB754sXu+LesXDeUBamrU+3uQ3nFaTLlbcw0
y2sUVkGycpwFKpr75ALXyKhi6uEo9OYIJiS4bDHs3uI6zqak/ykIiNaM1MyWqhz4wlwfn3FVqUyC
0qopSJH2Y8ATengUYdagSqPaLbfcUjmFuzHYl2e8T0CVq143de8O6XR4x0PMGhLDjAD3dXiV6D3C
/bFJJan8Wm7EzzhBu0tsnxlWpG976EMxFFYx7P4fOvDReeOFZWBKtH92XeayB4Oa9rPqeSSBui5C
w5c8cgsXWrx+eTW8yB+tD5sT9jF5jyuw4SV2Lc+UefhAzFvzG/xbzkhYPvnL7vTHpJgSzyBPaFO0
l2kt/oC22wuddb9mVqsYeAJHNHQQgEBgvQTezSEXi0l2OWv6pMePwJNDphBkLP0RHgCKkxp3a1O5
3wMRm2BiK8F9GBsfHU4YQC1TtHJ5PWj/A0+OugkaqYAMe0j/MtksPbYNk0PzIE1+Z3P7BC07JNwe
brNO5CuYSTr9WPsDFiAWOVXbUc8I5dXoM5tKLevwUmctYgdySVCvxrkXiaupTIqL3IHi0Ho6TcMo
jxtVmwgH3djkLGADeLl8/G3+R5xSqYk1vr10Zw5Mup+6r1b5u3NuOye35mHZjSq8Ip8YZYYuMLDS
4tSlHq2xSz0hKvCYJwTdBZ7OCo3uMSgcDI4faHFG+4YvyxG+Q2KKdgurMgoeQ5DOwjyYTySV0qjp
RtxRh9WE51ARa/I8Unl68JTm4F77NQ016/dDQFbz9LVbaOSxrrpsqFMx0nTElJnK12yzJYJdSj5j
gfBsm9dPi3QszOvPdJ6JBIqFxxaVA+suU9g3kp8zpFWk404vHFtJ2cy8IZ9WgJLiUNG6v5QSkCZk
5P7+ooXcWRNnYSWcTn2PptR+4dqgSbLRJTN9mfw5onFG8EXjKubG9pPX9Is3qlv+XtFj6Q88L3j7
uySs+oEldPvg5hnoYUbqoJKsuKu6cgL+r1Sv5JavT06P0G6kwHjv0kRqcFLJLaJFApL0oEKSog3e
Jr41/EooBZGOG0PyZrDlLa3gLFp0OgNMpXvRGk8DphIdlzAEJNhKkMnFPJfc/MZ5II50kEQ8P5g5
wXWG9HXFzmlI+bbaLmNR56Y/u94knfnJcd9Is1q+Nug8M4xoaTgX/hoDxNXRvMIFIVWHdIzNnwh9
Nx3lF+6Kpy9GlYrmYrxQMIwk4Z+LzPv7ZkZBQWTnrsb2Xqzhq4CsNgsczGPYFutLI0moEpOSuP/z
im4YKkax9iYaUaCOEOyi2wgtSxQ13XFjTN8pIgEM6x3Cvzd+rSwHXDxzMpOjSZHEPioKldIqNTf3
z56e766zn4Z//K4k0O7qNzlcIqXjWoxMwke5Zt96kRQ+nAzUaBDBJN6ShmiZhbxfaz1cMhZiLSFA
MU+h/xCQlVQTVDHyu0pCV99x435Wdi+8uZa3KACiJ+tymg3IBJ3dQYdYavKt11Ywqh/vNnggV74c
HU+9PPhE+Hg8xxBKGvkJ2MC5jC1CPTUUEU/A7mwtaWiQ5Kp8srua3NSo0QKkiDRTb2NBIw9koQg1
ZUP0qDxtn9Yew6fNdAbaux0HbeJ6r4SLydnfAwn/selQPRLj2zfhbGF2hyrnCXADJvyKdQV8V3fz
sagZ7yAPWXlPzxzA3Aj6WFUSaF+84U8RuzesPbwvto3EkFIcvbrn4xDHg81S0z6rkg6V2RFi3P2b
Lzk08v8aTVC1tDhvE6MkyzrqKFZU2UgHz+YuT4K0jctM7ES7fSFG9F7wrFQj8rz9AtsO+t3XH8iG
HsPP/+r6kd2aA8aW8no1JRAx6GQxc7mS2/f5VQRRlsJZdBj3J/MBiJOhz0hYf8t5Dzy6EO+K96zb
kyGCoqeDHxN2EJs8vUQJmTA7ZlkoR1uRXYszoUwTsIsPbDUQdV/vgTttoJmPmmu1uhwfalV3kCbu
t8U/1mEZqs93ScN9cFf07zQ79NGAuosAt2buBroDKSFoJ6bwUomjChgrgbkRAuOYsjYQvL8nzkl0
kCIEbj2C2VbhtoLqdaeCPd2qnXVI9TEgjW1RsM054snYRrj3PnwoxbZlpdSuP4PKWlpPwAa/HXRa
LVDtIicOqEipoXOExZuwtH2lhpj3y1+oqO7phU2ggQDmBAhz7fVD2TPCZpYCLttikR3Xk8wiiyo4
1UvCDWATL91+RR+v+oJrUZYOk+BEXEFnJn5a24LZGav1/4y9OTufu2iGgATc3or0qJIZ8jTNGVgr
Q6/Wc1+wJUAe8lD7FvMFZMHkFjBAXeXyfe3daV7pU9wRAx0C7+JvgdTst4BYUd4nVn57yLSO2zvY
XJSIBxXD3//h1Uv0gAIamRp5ZmLjTfvBI8Mgk4E3Eel3REiSpd9yOVyGqhZ60W5La2qGoYA/wssc
TTK+MuojSepgXpRrjqk7WZWLSKGAAoMQhA0SvXBeqxPEsoVomMbLUZHHgOCxkrXm7kR7I9DaxadE
qnMKfiriFT/4XuCLFi+SyRUnT4jNa4gqYND3KHa0w1WE7bxgXcI3ug40ep0/5BAOC9SVk5KweeVd
FI2IsCTGjlW0pSRtIpK/Uv7cn3Nhw8Lku5fiLgCRAAUYb08AnNSkTmGnAORlJ4aI/25QL0/t5Uds
s+nMRo1RM8pLUq9u2a10Pz4u33St+CvGeMnnws/k51MPSBh3jJ4jmSyI13pRuNjaEptHjvUZr42o
29OwYpn5K/9taPuwJRMopmG2ciy0Gy6vl+psX54GMDkxdt/AOl4SrufVCzeFpb+9bZGyhtnTSQbm
OZxCqDZtXxroi4DQxvWWi4Fu7sCnsI5OM+KB3YAqerH22/YRAQH3/ZJff0KSwdPydGTT7E7u3LKz
f8cEpoQGWhvYa9Ht6DjPTrh6H78Q+Q4RRctNyd7C4Sz7nyzqVXHnucBVavSiOMC4M15FVZvQ7FR6
/ZU/yJvxseMcCT9mXOt4cbPL62vfs0wU9eBVintC/7de92YBFK4McDRh+lhzzytBC1fiRORWssOt
c+96ctwaYpq1uZ8UrOyNnyQeTyygb6NVAhh61MdiHUB30nGoubDpm0LBf1YDsCywnqWzShLy8vyz
dxqSBZyzrgVG2ZgCtyis9j9TaVFtPtufx3LhTpn3Zl2ETn5QTEc46363Bn4zUkvoLEGWkifCPBcU
OiXI3sGX+eX7kpVx9VYL4dR9w1GZ1aCl6nhqZtYeUoyO3jC0yLvq7dr5lXytUXxaKFKp9Wyx/VSL
a3c/YzP3G/lw7uxOIz72n9FgfHB4l3tGQA0ceSrl1bNI7+SIjznvFa5suUsAe2W4tf1hmiTA9SJD
vgWQUjDyIPU+Fh6TREegeFA8rR8F9ktDEdqXHwN7nADamMKlJGdt8C0d8G4QGvxpGSm9xcm10ZCs
eP666+MJVEvPReurFbRfi/zPdgCLfObnqrqXCemkxob692QknvAr/3o4H+UstioM2qtt1o4TgTJj
23PxQn1FR2nfnmGxovrgtSLdG8FDSdDgxBUWUA7CTbJBMC9yY+hwMp3tbDrL6LeuOQvfHIHFotdu
KTkhakST4OfQ+2R1oWOcwtpW4YMOT6UYEMbr/cysFeN4xGWiepeJfjZtRY2TN9gYMkuxEjP3imxL
/CmLqGMe9z24ttOlIqeANA5wfDnRX3ElbWRaL3TrWub0LYZD19zHBKBbPCfyzJUXbxAhzbG6XB0R
OiwSAJK0EQI5p6j7zTOt3efS0eyiiRpQEIlKqdtSbVv9pUD5l3ARaGYzMRPQAMmg42F5bdAWgYji
gY3d+5f4RhFQQeP7Obs1D/X0wNwpXBd56pMwCkKNLVc0wJn/Wyh4dEBfjUPa8z9kn9/cIywLyirK
HUSG23p1SHE1hpP4zHtDINZUf2vwOOa1sdzsdl3AQ3ZAc8vkvWh0j0vDiNJ37LI2/Xv0ArRXGegq
6Jz8O5ZS01NDfpIWoAx8XxmJ3k4gKE76O2NdOqTXzaGink/rhZhXuj0rzlIzA5Z0tsd7E733k7B7
4Km92VKIcYkDlZOGqhGsvrkS1LQC/s8fkPEcXGn5sw7Tzg6pBng06yMeHU1NBD+xsJy7VJa9E1aV
YEjsCkt8o+nZxyFFm5mlj9xpCH8bsy3a7ZspNY7YlUS1xYDZwSXM/89KZLJwixo0n/6JBAPqxBFr
MoI8M9As01X/VRhCmSTOSk5US9EECbIbnPNnyX0pEFhPmEkgg8fMshQgl/gQZrPuUghuTARYA58h
S4Ry2kvQaLJ/ldjSGD/aG1DdWladCRSLEyeFqxVJVsn8IuOBfhVFIo7gnPCb3vPQGRIhlhHLLnBY
3hMRlW9FdDb7VsmNgDlCW4G4xPvKG2EC45PXcA54Hu6GeC3oBW818d7j0h8HNly1S7O6iyEhrqGf
qUB2fvJTIW4Yv1mRWcVRxb2z+/4golZCzAu53LLY/5+qBkR8oMllWAgAWQGDLwrYZ7jvvd/SFztP
ZjykXXFl/h16XdvIa/bSHNTJRKNgdvm0JQ+guJClpiWKC7wA3PfNrXX38vh1CTb28n2y1U7vdW/e
DXlUH47lmL5UG5d3kXOPkFG6F0+VJMNthzgoRjqq7aL+HC5yQLwI8tmPWeTBGNp5N+4XRayOmX8e
9Z227R13QjwA+pAmuZijeibAlDxrCR6k/FnYZQ1to+JbNgPZyVtlev3uV6Fww5palkgNg/YZ0s57
lAP/l/T6eimoHvXpyojbCI6miUdaDZSsmFja5H8164FYKXxGwK1mah0WK+wIhW7s72+Akh8hQvLE
lvrKYBOz8iUPEv70Ay4J/ZZ9DhzdDccbBLmpda/FHJR/DtyG6PM0OWKysfUf3yO6gT0Bx2Ya/dIc
qsnqt6yAVR4NN3FDw1yIuqXMIcqeynDS9UpOVWJanrhr4z/y7jad4D8/kiKk0IdSYD5isGpmi/Ku
asY+i0cdpuVkIhhvsLrsZoxtJwxfIYsJByJWtNbBFwsl146TLfEjN0FWJcf4C4T4qPzAC5eVDU0/
jvGZmOFHg+c0XWLs7sFKbYNdEqX7rhNbJ0QJ7ea8guk1ilo6gr81SMAOunFlrQqq2EyN48HLlKDx
3+XrZwsFXRCdNX5QQnHfYApKAm/TwaS+orDxFE0O5O3k5pRrwvkidXDCdbg9imY1epN9VRYmDyNY
aoH9RmsvjS8UxImeQoP/5ZDTltwaGc//epAww3Txn6DeEM/g2/qIXG++y67dDxH0GMd8uxxdnjjI
V2i2PQMjjRuhS3PsCO7iHk9Y78l+lxHyNglKdVrFGhm/U4k5meDwmHAk7r2sIKPVNNHIWoDBFiaj
k525dKtt/iW0qR6xq6EI4gMmvMiG1E0RR7yz7zzAKDefkv3163AlYeQ5qwJxSLwQwfdsZYvoFTVy
V+5CasvMb+V8e5ZXhX671TjyWR6VoYw16ZlV+dMwrud9jrfNjwYIesPGuklkhBXRqskk+FjQnUR8
h/CIwazFcw+F0cLfW0Y6ZCcR+QBw+pK95JlHcnl9b6yrkM26GZsNpnpTNnY3zBnbM4K1I6gGGF21
UJ5/x9GMLQD7Qn8NnPw2wmOVoTOzoL7IW/xXEVKzM77uhA05i8ZkfRtP3xREgzPx/nWHmLP1fY2+
jUGDhCxkSFskL1bcxwQDDnKaiCtAduyMRR+O1Og0lOKLx8F+rlscNWguvk9u5HG6po/QgIgG58J9
68MrKRW9H+guwsStQgdVFrDjda6tFsh8rxoZWw46pMpejfq+zIlxnABFd/H2tHzEc5NbE3hWo41S
x9duxQy3K1ytG0YGKm7z9RbWVyhq75t6CqbHHqnfbWPsSAZ69MyWUB0ll7QF8YpBH2S/p+VL8n4T
1gfmR3uzZyNzNy0eYRfAkuEL7UcvNWkpfp5LK6fpLYl4t6Nv0osy2RKIruTmeWUaoK/H212jiiOB
9WN9fm+XADGdbTHc93tYT3a149UHnOslX4YRbf8o/gOwrh3hgySBngCUsK4oYtoRypvQELjT50Xe
XAha1ay/raoBsmgDZCEO96jmHGKcj6vITW9LM/LV8p9H3kbbDBg0tuFYY4S58O0QU4ZzTIOBltRV
Uycn+EdqS3Fhwwiv1jpvYvAbnDHj8TejetboWnEC9B4fxxQcfTp9K8OFJg4y2pG+u2Xe3MRv2/qo
Hi9Q+1vPyAVKYmkG7AAlyTzvu33+kMsyOk1d9gah0LTIalq7cZItUwBzd2bSqTp+DfoEAbIJ7CUy
td6UbmN/SR2eRJ6jUerpKrVA5vvWTeuk1Cg+PLEn+BH9uyEY9oN3lq3I8z7CgRLS1P+SqvnFMqeQ
SrSxT9k+2cjOeQ7Bs33jZN3LZJHsVDOu3rkAnAf5WWIgTUSzhb7I+xur6V+BPZPCIUblx2+hIT1b
h1Dl1KGDaCYyb3f+IssWGEE/k/E5pB1fAQGvSZ8NZobl/4J1ckkQAGa/RZ/9klt9WuczUsVfRd9s
cLu8//sLkFSinKX1cZTner8eSQShnRdnFeyZRCTul5dPvN1irgK+NjSfgqJPHWi0jtYMyJN7/MRn
nkTahlRllpoAoR+1wfROECztm2LWg2FYHcnoPaBG4bzWyjrdkKev7DkK8wV8Z45f7hOtPW0E+LA0
ozcyqGKO1P0okVjmzWttwM/3v63chOcY1Z1TUHyFaEIteNu5iCOHsXZnk3l/VsmbN34ASit2bzRo
GWGy1Is6C7LV0nx3WR3nRu12bH0y7Bd4uACXPyL7nxssrncwfk2kVvsSy5xTP/iHxJkcaIZ05/xY
ImPzwFPNi6NeY+P5I7QLQ/AKuWcIcP8MkFhYh0xdhDi+d8zA2JNvzOQlqtrZGO+nv10vTGo1O/o8
DBVUHJ+ITz+sfKPjaQJpMSyRBPYQHnztW5oGXPBHAJfDvcdhrxdVSp8HFS39Hi2MFR3qN8AS5kpo
kYhdBLGgi2WdR5retTFNY+fVrHdIg6p/NizfgZb4xkme+o/8MhKRRngJW2nk2AfZl8r3Xh6ft7Du
4uCF2bSfUqQLj6omxLbofSIY3rpoWe8HqEjuk3hhpJzsOAZfdf6p2h2gxIQ0HdpaQJeO295cSw1r
lFMvFAaKv3uKd3L+P/zNOJ7kM4iG7f3DYG3HfvszsgQfwcq2SSyfqb7HYa03OruGaemN3owLQQJy
yZ/OPFSWQeoTp5gmWXpVkpUjNwmFm5B1t9ZSQT9hqOUMZTKFaQ3s1mJdAeaF635Ir9Tl1L7rNoUk
MQJgX/I7wUhQuW1YMzl0vhT1LB3H3ktUeC7QQfAV9SIr+w08y55Rh7Y+QNo9dIRKIGJGVhRtISdW
zTlfjdZJ4YTHowoM900yKV7VtN+5iunWARAlY+SpKAGdJxNM7vyN+5Y/s7YDL9aWN04Amnso88dR
vKiqN+GH8gvtM0OBtutyr2Rx4eAjwUehynccj7O8/W2fOQ9/RSRkohWAvbeug9iAE/B/cM2BCwaj
pIoiZN7+CjG14oq/aseS5c9b+bNdp5eG2hfKgS8zEbOJSryZIt7ww1oiC0t8PqfPpxfiuppKPi82
3pnUxlh5I96O1LGllMedNlR04dPwn0CHvJagZTr/Zq5TNa5fV7KOwR+PXsyRC3ckS5t/bSG9mtfP
1Hl0pn1iSQiTc4JLiJhsIadal58KL6LYR3Za8ApsXRyvaofHnuf6oF+6SxgCAr/n/2m1mWejaXnX
+xOXJyuO3oZ3od4UxcJUxhtqm0zadSrF5/oFJJnyM+WBG36cXM4hU5uH/M5Kp3MhIjm283s6qweb
d3m/9ng6kB3Rgt9zw5QWE6cC2P9yk3LwY8lZejMHd6vDOduMD4VusnZBsjte+qRJE8/yoDiKH/V/
s5lzEyfNnm2JKImeo4PPzKb0EdU1bXMUBk1VFkQYravN8Z8rFvI+DXfCcxu48zsVPlVK1Y0Oe0iW
4ACA+NfJJzuu3v00bzwyIfe7KAls/ONATLxzSE6hqQKBC1tlukxea1Ou6roFsbZjbA/FzsV4Ituf
CoCHbwCcODepEr6SB1+i+Jbgy8F7flRKmhvzHEwjTttfA5AY7WOXGERcriE/fXm8q/vPPUlWdFwh
VFKpz4dvzPDT8okdsZl0gbScmADRI60dKu3m6XrlSI3mn0NJSwR8ObrDISDV71uQVtv9VHHFrPPV
O9nsHp2b4QlJPiFlV5G6AvmWKYMdETiu8Af1wjINw423spbZNYnsBCxGMJVtLGsNGCriFwT6hlmb
OOXJjMNTWELYDWSDa1jJjpJOpCTsRPaSx/ySeq/0UE0Yh2OrJg5LEamOWdCjnCZLhwGsC4vkIDvV
Yl+M7hxW5efuOyNI90cK8ho5cJvbVuByOJL+vWzMcddvUsD74ssRLd4h9PGBFNDhHXMSSpeZOXx2
t1GYsFCLOTUm4ngkQfL+ECzSUiAbU9QbZJgvNpsg4SHAKIyGwbJSVH8377ZdBd/yjJXIrF1rtRjX
BvEf9h2Mk6zaZeIvAKzn/E4ZqcwxbAqST6t/VawATt1TNANDYafHgxulHm1VOFC9MNeZnYpQFt3/
YF7to7zF7FY9b2STmdcrGMDJD2zwQ2W9ggmVOM0DGkYP+8W9NFRmVr4TiohAdL7Pkqt/dErsEQ5Q
Ja8Jhptk4RsVbkVqLC8FUZyys24OmQHTmpykT27fnHZwqWOTTyIRLeVi6SkrAY7AAxm1syktDuJu
yzcpO4VdQqmCV7X5XyqFBSYwM+d3B8+AbvR0ZCxBGFpO5CvtPuSx1kRIJVbK9ovLChx0+CPNdEfZ
plsWc1/bbb/1fqRondpfJgSi8c4owdf1dPgP8PsmwYT8s3YdDfNxFlLTRK2KYyFI0WQtGGgZFddQ
cjJBSCZ9ihI15pwjKDuznvtpvrKdpAT1gPZN4/8SOh7PMt+6Xqsj/wdcM3BGhRK9YzWDqOkVMI1l
d01gCFyVNQVJycgFk7bB3Zr7lE9oDiSH5c5sXhY4AC6p1d6MoA5litWGKGhK30kMZIS85PfTsCD0
YV1lL9qAXN9sM++zWSoRjU1kEC6Z4944e+7ypKgXOLUtiyBrwBYvc5ubKkr+kt2oVjUicm5G7MPU
ZRjHd+YFw1u5U5qfHzHyEUo2mjhss1BrdliKLSGDWa/HMXXbWlE4EibARqkhyvWqzUCZHlAGiRe7
uOVRsIroXVsynC//4YwHiKUJyZq3BH6B/IYChTOfXk/52B6J5t7U+SUez4UugBhtib3kjYwbyr4k
E2ZD41bYjc3i+Q+Y9GrbvSQTFhnnOgDclnkPKXHpovHaxGJQLHJerO3CoWehxszP5ujsDn0gNvdC
AcQPEqpwRRJauYjkL/pVqoObc3eVBpfWdYtBg+GFmDfy00h5QWB32glXz+8mSe7pMW9P9S3gkE5A
r8rMTfdCtndKQsiObTN8p9BWSLJId5xpp+z0wREbrQgITVXsOSbch1rxwL3/di1hgi8VgLtzS7RA
2qGEHzUfVb4cecbLb/CGn6XMMmNridI3DZRA3z2iHp5PvBpVxM9scHIwNki1ml1/BZwX3ogl4ZQv
iRuCzLmAdubWHR6vQW9YA1PrSYWtkfYYrtoAOUhi5v4+6yZYFBCgqxO9g9XIxNRt5h8C1zpDJYR8
fFGHd6hphSaYrYAspKwoSwr45lNrXHeQO2Lg/riXcb9bln8z/VzTuKejgDaPivzsXPxp49JYIENc
4lh7GT77ajbXSDmH1lbKgBFwCSYJbUJxDVYklz2IWl4o+bBviFbYv4gjOzpaTI22nG1vpiGzkNP0
TjY7bzNS2C6WK0ImQ7cBnNXV6ljTY9Q1z1ELnP3zTDmNUynZRUgMmf+iFiU2x2Z54bOljyn3TyJ7
u4lzShsFbQdlKJ1KG1GBxpgUyIdbGscItB/auBULvuxAQ/coXbAyGbPuWrmW4mdcdQ7z9H0O5630
Eaa7ZuR70M+GnZ68oREZ1Vmi8VKx9J56CeBrXbaOMUG49WC9GIfdb5EjtQ9c+P2OglFSjMiMMl2H
Ek/nIsrpZ22cv6oxTSK5KyX/zrHD8+x1exJU57qL3EntqVtGernz69DWv9d+NUFuyi0PgmvyS+f0
+RGZehfc/aUdaA8FU3FPaAmogGfnSjNhznEk7iV9KYZZCIxFevPPZH4njhsPUnpuijDTv6Arm74P
M7L7S4vwub8KAuMe6Reav8u3GV2xknV29xASPDN/TJJwiLokvEV4Uyx2zawKh76WzIkth897hFig
UBHjogGjQEPVN1WjeZ+PZDLtB62WUVtxchrNOIZc3H+X0zYBpExO7lN+R7JITRj2SqsTjh30/RuU
uWP9Sh5x3RTSjlT//GiyANtHvRWm1vIw60ys8onHHnlhyX4I1H8Le6TU1h6U4P8cwk26Pgs6A51V
S4bEPZW6nlcc1VfpegoH99P7QLrvzsXjh2abghT4EVJsmsPb9b6sqQ1KQtWWXFdTeeVx7bw9Tk7n
aDzHQyAD23flT8j+i2CLsGM+dvb6Wxgp/56+i8oqJGeSZffr4Kv43xj+NdwvlZUSrOw4QJf545wm
a8evVpuvuMC55vKn2FoaZnrHOstdGp1YzpW3BWMny9lh6IFvYEZx8APBLL0i5PF8kIZEgUHCmXPI
u0EU7zUv97Gks2E3giGJc/kVJEjchM8zUkBAHWVIyVakruGUy3FbAnIQjbCNGtgw94qhpRqWX6ex
dKGlAynmJgVvWJyVIFLmwZyk3e9YdBIAdhtbO1euhF54KeO1oYAIPuUD097Usu7AZC7eHDgKkFfD
ydG/rFMrpJsYTqeI0+YCmYPzTSGPg1+BwB+XzwC2xYdNbsJIGdeFKxgI9mN1VudgS5KlMa1HNGV4
0lwVLepEEPACJ1BV1EInBo60WcFfyqmTXGO/nIRxHStl8QEL/7IYsR8bRHJ4dIHU/j2nzhU2Qt8K
oEBc5yfFZdks1APop0l/MBvoinojOL5oDg02MXs6dBxubgm0NGpiDbO7IEq/5XY136qXEtpedPRk
Pg2H+mpK+NqIYwPmcN4ViwlWROj6fF5sq1H7E937sFmlmM3TNF0WzUBhuGOa2JvuZ7gYXbnJH9Ne
rEfL0g2rbYbHoNaQbOM54reyvxEd/7cViJrFS+T95S5FQDgzCaOjSedb/Mnsr9wIKR3THlc279OX
LkLkUik2GlM1LtO5cbIZ9Br2G1CoXYTqPWP66JcmAW54buZnQyK3b7JA6/c0JtphDY+BoW41hhAt
RsEb6aelP/k6UNx5vJrMLTKuqw2sA1LTCe+4l0LvYxRNX64cBZ9WGXiv9y2rM8eHrErUo/zDVoS5
kK65VJVX4/mhU6jCu6Q9BKFln+CgM3UoD/tivFpfheIMvg/F6nji5wW1BGRDbWpippn9bkYpGh0V
nmYI3v/bE9u+nPNTVQR3+8a3S5fcHehOU0gnw4fDE37Ur0WztCDBuVXgF04k6CcrRUVv5kXROmIb
zUef70CC5pKzJSoPE2dVVqNn1uhx4sNRyaGb5BmPPZ8TJY3zGPjAJ87Ov+vjsge+fo5QtjDStER1
/hlWTQO51Dilooe3rdLorWuCKZFxo/5y5rZ5RWhFHZuFhAZxY/kQligV/Kw6/DeTQpgF3modnJSn
dFVJ+reK8hsA+5ackwD5/mmSfaX/7ZYxk2nuCX6jmrUvmb04mgaC9rGowT8r4YONIIrGHpZgrZaA
MM5rCV9OFkjmB3Y6CPwfQV4Xrv7Usy4kYhO5wZsA43SQCRj/9iai776NI835SoCprpyrFWqP1Br/
jAMPnOcrrzOsF0/Xll7CSwHdw6fCUdDDtuIcKPxO2JJHQkwdoBctJRmbxWNNZj/i1PsG5xrO/y7t
esJKFHTVTVWwzsuXEnpAeV7p/2ITgd3Qfeeurpif7iG4srv5c7mvktpGb5uZqfhHPn4lJgGkUXqa
HUKlPwIvxfN51Z9p2QQCY8ppWvIvK54QNjnh43429VWTpqjZ79wUScaSYnwXTwNxXZ6hG7lqznvE
L4ioQILjulCKuQEWKmxQ8pGatTBg3G2TEuIzZtXc0QaHpufSgY7kTF+aiARwDgxTUXCCIv8yqmtv
106sNc+4tG1fFstvy3tNvIzsZLdsS1BZmXWxz965uXt1C7Afb9IafX0qwvZjWEaPHKHtcSYdOXWs
Ghfkm1kQW+4cfQ7eUq/ZFeQPi0uAFp6mX5ghQT2yMip2XG8BP/o8MvvE+jy6o1+JwcQCGJ0goLtT
eXzYXfG19fB4LTxtmi8ESYgbPaOhktlP6k4XEITRS4Mby62N/PgKW0C3XThuKBYQX+fJAMac6mw2
4Xg1KuVgqsC2zQU97Jsk6vLnAS95fG8bhMLsXJAPmR50iohED0DjMFqgpnESPQ362pKQ7gwp/yZv
it8sAsXLIjoB/O+gZRYnczxrne8NbQhcd2KFxxipdR70ykj5oF3vy9C4KfIQ376u98Xuc4yMy3N/
l01tPapxN98AVPC7c40Orz1o+7PJaMdz+NHfdn60wUXHMoCRlQXL+XLDkJQshL2dyfRC0tL1SaCV
dVIMc2JboTIdrQJXWBSK8WfxvA692e8N4UnR1/fJBKfkN5d4NWvq4gXyVST1y8YAfCffR+mSLllN
WXdNXlFqAW3yrUK8yHS3S8nsH2v6BlSy3hIBKFxIlkiuZgJxp58y0x1WzQNH1aHfchNwPCcTTxEf
XtaujJT+9+dgz0ZpHZ+W8aXq1Yv99oxS+e9JfygsHqzScdIRomTGy6+fcV9oVfLJNeSfNckPRyDS
yCFwYNH/K3Z7WyyE1uKDAyZR1kFYxQPBjXEOMvAsh1zyByg+xVfPf3ntmeObAWk+8ypkYDIq+slU
keUOqTPEstAUzt9VVkx70w2CTGwJCpFCqlPPljguc8jwMvkqzWIiaeNje5m78/wIk8gn+dxooFdR
BXmXIfO6nuWYq1vEUkknPX7Nmr1uCOYi5jkXs2zp1tR9UoyPlKqdPr9YihmR2KWC8NMd1AMFRM6t
z0jps1okns10eRgH6RwsnOFqoBRzQGRmOrtFcIgAutu7P5G4gTPsTm4I3JmsmN9q9D9Y1q7wHqoE
naVgctuhK/MUTmCHKQuHTcw43Ys5YVCDaY8CD5+u8Jzbne6RbUv17puX6OaZ3Z76Y0r3GWQbWql+
RtJthgbAFajH46i1rGKIrajx6830Iff44q7RVCsQXZaBwzmyxzJLPUxgrE2tH+rMIpLh0U1wg2qy
DVnJNc5OAR+pU6/Omt8y6KrqJ36CdWylnyEzUGuLbGWBVKJUvcmVb7mjBo05gNxOyq/MDUcUG1BK
HRf7AtFKqaY/EKNVCnpp989cJ7cSPyUYJU4BwkdipwNNZ0Bxv6B1Exq31EHXbwhcgjhDcRQDzNkI
/XhRtmXZ5v+K5/wvTmzRIDWLv4TqVJA1RIhUYWXqnUuMovm+E3jvKZa46sh9z1ahtvdhamSEu6LM
267HMc/e8dFX975wm4vneJkdr2DooYfzl8gP3Ro9z12soQNRRxpW85qU84IslGlG1jbrBoXrfi5Q
LAl8iS4y7vj0HpL/ywDTXVIdwB6ATL7fvrrs2EIxfDHNxHUtlTUd7TTjfIndwAO0pmc+FtCyRjD0
VTZggXlvGVIB5wuI6n7hllnl3+oyKD95DGsYrrYu8EL+0q6c9AAeiRfVrrvwkL3j8sSy1sv80Yyc
v1sSfq17A3ToXXCIVGDtUjS9CXCdoh3cEkBB0e/fMrhpPmkJJRJ3cIb89XPF4wacdEPaNOE+4luK
ey4kk95Xta7kxm/Gd1zKk/FPernniD3iTkgZnZU1BYZHNFHUZ748l1KXlaRiVGmbR24Tw23lcVLJ
sb0QVgo2hycNReLdIG+clAQAt3JhhQ8Bc22RN/jbdX4LurehImWPnZ9hO3QtLOw0eU0DBUcjKtm/
UsUFQKbvBiWXfp9vXr3Kn40hjs0Sk84js2R6XVwrC5tn46oXR4gfPD0bfApEYu8K0PluYGjDsWBR
JY6M7w1tKBzkQwx+y8RlyZy03P5K/4Mri5jyxq1baJf6tQb+McEEMyu35hmfj2IbPaAc6tse4+Cw
w/BBlxQGcbhRky6w1C3laX26e/od9fhd6ktRI5jJOyMx0YPBGHF1AYsAN3Q45SEcFzj+9FzFVAbT
7+hHEeMe5DMs83wvwUxkRZGL3DvdgcYSfPlCl3H3Lu673XJD7tf5TD/q93j/5XyxSiNtzS8asZgJ
Vqs8YX1TOJjg4ivCZh3R9ZQV4KylAmiBRewrQ22fgnmy7SehVIPnNQ4UFnS0PM31iYruu/+LJ1Kt
Kov8Owx9EGkNGBwhbfOjFy5VdHyNl0vFodksjl54yvLxYwblapDIaI5LeCUqe/+3Hdb2zz2/Y1pd
haDgDog4gEXQgpGuhIlisSZwJJjwHsEUrynLrm3i8BCAmHFCa9u9MToU1bc0dhbr+U3dTf/BWIeI
PnLzhCyuLYcbwJ3UNdef9tQlUNlEuwF4/sfu52HLklxYfnH1UqkRrn5NAeawTr/KcnVqfXDOH8Oh
b1YYY52Xmsvnw1WYlJxzhv6KF82o+CeJE710CxONsNjR9l2BA5Gk6SYflb7btUJSKzR9cXDlPYp8
Gb5Rr+OUSbYm6GQ56fZpC2Pzz+IpORbZgn80oX1qg3MK9PkBHs+peTvUA8MPH4KnFtbZCpfXhi6B
c4OcmAaMkcL/E/sD/WfY1uTXXgknOP67C2TB7JlpLYXh6QPvNEBmOTJnK+cPQMMYAvzA9BQj73uL
rcURFTnFVA5vFfU1leVWcJlxOcAFt07zNHMCk5/jv8U+kFQ1MJX3pVr2zvXiV7lgeeJeKMKnKzL+
3tuGKUwuWfVSvzbWvZ0CgIbjFmNWlPh2WKI5ObXffuaIQ3OMsY5FewMT9ovZuOOfcW9BGFwcHpJX
PhFKq+/sRTPwt/XIlmDGV2l4ZL4U8rxfic2Muxef3iShd8oot3i5nrmiOMI5Y8hAMMQ2rjr1cxH+
7pm90nih7O52M4P9kd/VDC5tQv8m6KSbc3i/wHoNX0maE9kTbHI0w8CLVE205e2gHlHxt+ZMC0Db
Vsmgev6bNgCavhrbdOu35WGgsnPzHDaHY3ba9j09mC18Gq8YCCiRUIK6Iz2RoKI6/y+lXTYGj9gw
EwVBhvuaIwXWNCiqlcZUQerZssKaTy31fkYds/JhuMl6QMM/L+RlmeP4ej2Foe1oEWe0BaRgUI2B
/9gtZ6tfOPoWsV/ITdg9b4PkobO+zbJQKhGtbGxT1MvpWWFAmUU06GTv3HCpevrhv7EQlMLsfha9
UBtra3Gd6N/lpq5mSOKJ++RZuiOVyXm9QiJGjLBMwNkpJFy5ZY9bPZ/v1VHQqMFIzWP5u42y727X
uA9bAiHxc0uLI42IRD66CaGDXN37iFgPEO5fiwsN6ZIERe5w9Djsjpbs+qUpOql9q5wex89e7r3U
UfJnIaAGISRNe3YQnRWFHdBsXEyfmFSjlnADlNQJdy7NvnLsfUBul9K+o+7NmgndMdb3kV7/x+Nj
k3N7tygftH3B+m4KsITNW2pnUNqLcOqHHyY/ttJ56Bz5fEoxCEewMIRSuyeT+qWB8NpjIh1LiuB+
XnXhk5erklKgISOGfkY9v/kgwC0K3RK30mTaE75S3K3p3Mdj+2OZhNXgDuw0/2fo2uFWu/ztPDLY
Y8N3cgNwCU+rCtzkAsbsc3PQqv3xl6o6YFQ580L6hLMzlnPqEDoL2doVWzvtRLQMT99Rq/Q6ryi1
iGKmvBmXy474xcJrrsN9T/u+tkQFgHyY4bLXCLRkm+AhDh0tDkHjAys/VcuQRdfAmgF05dZ/Nib2
xyuT4Cuot885URwr47Y9iFP/zXpNyVrr2tEN15cUQeZi8WlnTqlApm0ZakrIk7xDFm/m4RelB48+
tp4d66r9uLmHlo9+92tq2ovDsiMlEwiz4R01HOoBv4o5NSdqxNy0ptLzWgf7P5qxkzmfTnediMw4
AHfjxgtGWXuGp+dM4WE3kKkaq9yUk5k/aywQWQ/sWrckTtddPZICy17YWpbgtpu1KWfHta/BHe0P
W47d+ngZsrNuhL6KX9Slqb3EZYqIqetK4+Z01PgHQgcnHXoeeDM0qAOzz8NF6iU6KXv0MTenGrmk
DfeYOJJA7uTwptFwblDJCo5VS9xSnOJgA2dKmk2arpMZ7jMmhorF5bUkhhKoJgQ8F10bdnKguzzA
zb8cDJ39bctXqNZqb/ew1bfEsHTYnKJilLbP3kXB0K4p6hYNCIUj5zsFAobwUVikGbSMzt1ppHWy
3IaifwUS5ltSYWtDtNMArF5gObRdsvTEsPnS5Ix9KbQnrE3ug6aCKvY82c25BjSaJus4/dFAXjKz
Pm2xw/juTIwjt2skObrzqfYxwKZzA3n9qSdSRA0vPZr3N0+1uwuGzQnjA/7x1bQVdLBf6CJnu3x+
DmBBQnRDF/UjYFkAodPDvb0rMmEQZVxutU8U52jfA4RiO06ReG7OeibFaIJjw453c9YDiFaQ/djA
U8D8ndBVXIxqlhFeph+xCIxHBrVfVQKMKgmycPNOC13BWapf5YPoIHa/fNkBh3qxLaNon9BIy+ya
JDcuwqpAvPvfnWuPfBYMP7St7H6SkSoOlpjnf41C0WSBnpmpX9oCW8KfBAR97iTbKCR6BFwY47Ii
UW/O/I9PGgWA2PttOJYnWBwEYQK3OFaurlDUR1KEWsvLWuirRmEnFAdasnmqAVIrHvvvHSnq9cAN
qaLtJxd44J1S10NFdvEEl/dwAQDneIf4io0My2CBwAR/xZP0GyFoqQx3AIX7uzgoFqhJUTDCroFE
9IsrKwBiAoFL1O8aLA833DDZg+MaAIJoq9I5eDZonZNVbTr+1hjmKQJPXnxYQ4WtIlHh7F+QH0Kn
tya3agt3209xPUXSZwDiw9TYvxLTu3W8PJAvRgjQp8fq8IB2ltROXUtK2aSW5w1rujJdCqESy2/4
JCl0syhQQo/CCOr6hOdrFlWKlpHSDLU+EVRQVeWFLR8wJNSgXr6n5blaZ4tC5MfvcIQd0Pat8ctA
wkZzYRfgTAjil4/svAYSRRcdoOjBm+O34OOtkKX/GNkJcSOosK2WAgomNkNfqTXNI7z+9HeOzOLG
M525iqO9VNK4xfoJOpc+NSQ3+zXEgYhyD7GS29NkLnvYnFpS8sv7y4sGOOP/LrAjovTWcJ/R0AWp
ExjS64UAsMruEqGi/TecargoMV/j6m4EPyZO6OvIzaiqyujnMklqv8d0FeY0pZ/cBiBppRjlS+j4
rmD4/gd7bVzVFQlbeE3Zg3D5eA95q3GjESd+6Z7qnPEhcC/de7Vf3wLnXnWo7qKTJ/3h9vOcCcWl
0U+LBdQTpe9tNJux2HKPvaiV5OqWmpmxNO5pRHYSgFx0G2aooihO791KZjtvoDvZIQpSTP3B3Umw
MGgtiNS+JLWrux9YHyuB4b99oCrCkKUc2By9SQecypYXFjGUQ69runvHn3MRCPxaXtkKBUmmeL2V
NwkYRMXSomDEwJUN2HY3GA9KM0wPgC6mZwVTAySJmqJ0mjyLLmKAO6+wz2L0aRgiljcuQFQfL0vo
himkPuT2D3nTKG5yxCUSVpGr92j5H7xelwyJ0qouiW681Quj8u2vILAexv9cV6sRoR4NAkofe7Qz
m9K0xl0TWVhXwVbx8j80Nc93RgQbaHvyAuV70YegajLL32yTHh9KwtLQQYfri1ipbvTV9NRdj7Tf
j74i5EY9sTtrJlNZt1e7kod/pN7TQYIf2Ocltl75wM6oX9bZrWpzMynf+1iOdAoZ93U2JkqVK0N9
AVJsAv6s/ERy9BXwvFCoQqzMlltoZhV7JbeUfBSBpDJ2wXcHjYebjeyjcyw+D1LIqh0Huva68c+/
/Vd+v+uIQWVuie4y6DhIwMk4wop9ufkZUXzfPG3krbbVBZ2o/BOouUxgCkWhoJYChmjhjwpk9Hmr
cdCIr/joArrEQHTDSs5ohgbMyIPi2i1kVvdC9+iGvEfZd57JwMYzPNb14bOW3VCvpkSmn+uVhQd2
55A2vVKrPweayGDArah9MX87IjogZNROmDshXmyDmZqpXMBZtmAtxhRLxszKnHBpQeqTJEncUXzD
P0fuYXc9puyfpAsaRHOsD1VT+4fDz6WyUUSR0I0V6x6u66OqRLSruOaIHuanrulphHcFpEfdMaBz
CPSTquu0ecD/ZyxX6IZ+Zir1PKlsmyNmqGMnM0dAVTPyqj1jb6pXE1NSwrvNxXDQB/uTHUfL3efM
JX3boEVa9+3dlj8Vb3QOf+xAdeV5vbgtMD9HB/bsstQFrSRP/S2LpNjSur6O2Nig2BTQeVE/gsBv
t5+5ui1dnndldgIpwDLhyBdk3wxFGnaiV9HCxlrA0/JizP7dLnvWN010z0sjP2q6MSGoG5pywOf3
BO8DRgqYH8nfFXAWpIi0JWcM/5Y4uZ/yLaoUI/Ul4L6aS+YeWZl8ZPywUYZ/TWuCxTqonMraGs3E
6LIXzpSAElXMZwfIeymsYkIy03SqYUhNa562z047d69oiUKxi+2MEBpB1xFnFxSK+TafpaumgPIJ
SDnqCFtjosDdW9ycfMIP89YL3v8sWcXybcnV4OgUkfMqpF84gVz9eEE+Av+KKczii7vL+vDGjqKW
piZFkEleGBidPoAvKK72LGeAYRyD7qji/WDGpgK1bGIE7YrfAQj8gbX0JhXTVhZ9gx9YmmitJoWm
0fBRTlPzFos3AZbgL9EdFZtIKJ6NuOG2vJOQreh1uurLn6UpfMeMAAfE+pdKe1guxZkFcgNNYpXH
XVcQpkdf+To5hMzBTJLdYCsrfx3OWuesJSfF77/H/n/CMSEhsynw4CM4/3Fmo2HiYJ4OIT8cuUz2
846NtZUrQkPrr+L0WVfeIVOFa8BkLqV8J0QJ44i3FyrHU0ELgEic
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
