# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do first_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ahmed/Desktop/linearproject {C:/Users/ahmed/Desktop/linearproject/first.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:06 on Feb 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ahmed/Desktop/linearproject" C:/Users/ahmed/Desktop/linearproject/first.sv 
# -- Compiling module first
# 
# Top level modules:
# 	first
# End time: 17:20:07 on Feb 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ahmed/Desktop/linearproject {C:/Users/ahmed/Desktop/linearproject/mix41.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:07 on Feb 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ahmed/Desktop/linearproject" C:/Users/ahmed/Desktop/linearproject/mix41.sv 
# -- Compiling module mix41
# 
# Top level modules:
# 	mix41
# End time: 17:20:07 on Feb 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ahmed/Desktop/linearproject {C:/Users/ahmed/Desktop/linearproject/disp_hex_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:07 on Feb 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ahmed/Desktop/linearproject" C:/Users/ahmed/Desktop/linearproject/disp_hex_mux.sv 
# -- Compiling module disp_hex_mux
# 
# Top level modules:
# 	disp_hex_mux
# End time: 17:20:07 on Feb 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.first
# vsim work.first 
# Start time: 17:22:17 on Feb 02,2022
# Loading sv_std.std
# Loading work.first
# Loading work.mix41
# Loading work.disp_hex_mux
add wave -position insertpoint sim:/first/*
force -freeze sim:/first/reset 0 0
force -freeze sim:/first/s 00 0
force -freeze sim:/first/clk 1 0, 0 {50 ps} -r 100
run
run
force -freeze sim:/first/reset 1 0
run
run
run
force -freeze sim:/first/reset 0 0
run
run
run
run
force -freeze sim:/first/reset 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/first/s 01 0
run
force -freeze sim:/first/s 10 0
run
# End time: 20:23:04 on Feb 02,2022, Elapsed time: 3:00:47
# Errors: 0, Warnings: 0
