;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <0
	ADD 271, 60
	SUB @127, 106
	SUB @127, 106
	ADD 830, 9
	SUB @127, 106
	CMP @-127, <101
	CMP @-127, <101
	CMP #172, @200
	SPL 0, <-2
	MOV -7, <-20
	SLT 312, @10
	SUB #172, @200
	MOV -7, <-20
	MOV -7, <-20
	SUB 210, 20
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB -207, <-120
	SUB @127, 106
	SUB 12, @-10
	JMP 12, <15
	SUB #-60, @-10
	MOV -7, <-20
	SUB #-60, @-10
	SPL 0, <2
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB 312, @10
	CMP #272, @-201
	CMP @127, 106
	SUB 312, @10
	SUB @13, 0
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @-10
	MOV -7, <-724
	SPL 0, <-2
	CMP -207, <-120
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-20
	MOV -7, <-20
