m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1672424272
!i10b 1
!s100 Gg>Ab2F;XKSdoCn3IbT=71
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IaFB81iZn[k4ojVcF2@5>c3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/arch_project/RISC-pipelined-processor/phase_2
Z5 w1672416331
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv
!i122 164
L0 1 89
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1672424272.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/alu.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vbranch_controller
R0
R1
!i10b 1
!s100 l@RmClccTPiCG1Il:NN;13
R2
Iof4bCo>P034hR<ce8iV8T3
R3
S1
R4
w1672263427
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv
!i122 165
L0 1 40
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/branch_controller.sv|
!i113 1
R8
R9
vdecode_stage
R0
R1
!i10b 1
!s100 z=f;o:m96O09Y[:D46__h3
R2
IoIf3aFIFA71HQFC@k=:P80
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv
!i122 161
L0 1 170
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/decode_stage.sv|
!i113 1
R8
R9
vexecute_stage
R0
R1
!i10b 1
!s100 ZG9PF6cTLhRG^;9j;7NI72
R2
I`VCLHOizLAQ]4SdgP2m680
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv
!i122 166
L0 1 264
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage.sv|
!i113 1
R8
R9
vexecute_stage_tb
R0
R1
!i10b 1
!s100 5BMXmVg8<Dh0Z`O?UW[KM3
R2
I4Y6LNR:Rbg8J^NczVb2La0
R3
S1
R4
Z10 w1672085610
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv
!i122 167
L0 1 88
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/execute_stage_tb.sv|
!i113 1
R8
R9
vfetch_stage
R0
Z11 !s110 1672424273
!i10b 1
!s100 eCnIQ>?XO4hFkz1dhCnL91
R2
Ib:3zJlT]aFF9b1AGaf2?81
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv
!i122 169
L0 1 46
R6
r1
!s85 0
31
Z12 !s108 1672424273.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/fetch/fetch_stage.sv|
!i113 1
R8
R9
vforwarding_unit
R0
R11
!i10b 1
!s100 PSlO=jDR=WoS8UB8ik1<U0
R2
IlfDaB?J:1^8j2a>5c>oI?2
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv
!i122 168
L0 1 58
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/execute_stage/forwarding_unit.sv|
!i113 1
R8
R9
vhazard_controller
R0
Z13 !s110 1672424274
!i10b 1
!s100 W;AcJ;L19<>B4PN;T>_2M1
R2
Ig?WlAMKb;j9h5[:iLDQ0c3
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv
!i122 176
Z14 L0 1 32
R6
r1
!s85 0
31
Z15 !s108 1672424274.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/hazard_controller.sv|
!i113 1
R8
R9
vmem_fetch
R0
R11
!i10b 1
!s100 T2WKdlo25zzQg]19l<K;83
R2
I@F[@Nkn_b6eHCHPAV?zPT1
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv
!i122 170
L0 1 45
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/fetch/mem_fetch.sv|
!i113 1
R8
R9
vmemory_stage
R0
R11
!i10b 1
!s100 _Y0IP?=?GAbXS43YHRCQ<1
R2
I?9UBUadbbjjYS@VI73f=`3
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv
!i122 171
L0 1 147
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage.sv|
!i113 1
R8
R9
vmemory_stage_tb
R0
R11
!i10b 1
!s100 _4enhF`k<:@d_ah;dUN6A0
R2
IJn[YVCW`>j^30cfUNa[h83
R3
S1
R4
R10
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv
!i122 172
Z16 L0 1 74
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_tb.sv|
!i113 1
R8
R9
vmemory_stage_without_buffers
R0
R11
!i10b 1
!s100 0:UO8W@ZfUziWPkJRedX72
R2
IXiN>AJcSoB`7CiGOoa1Bb0
R3
S1
R4
w1672424266
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv
!i122 173
L0 1 86
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers.sv|
!i113 1
R8
R9
vmemory_stage_without_buffers_tb
R0
R11
!i10b 1
!s100 X<4amMYUdHgLkEKXNmK?K3
R2
I70Hk7cj]BZHWI:BXM94i=1
R3
S1
R4
R10
8D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv
!i122 174
R16
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/memory/memory_stage_without_buffers_tb.sv|
!i113 1
R8
R9
vprocessor
R0
R1
!i10b 1
!s100 mJcmL<2aM0VjH6kWd;2E<0
R2
IlD]QBK1UiC?Y0f6_M9EHG3
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/processor.sv
!i122 160
L0 1 271
R6
r1
!s85 0
31
!s108 1672424271.000000
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/processor.sv|
!i113 1
R8
R9
vreg_file
R1
!i10b 1
!s100 ENDJTIT@Xn_ZcW6d_bah21
R2
I;LN3?j0N:da3i9njS>hTN1
R3
R4
w1672266660
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v
!i122 162
L0 1 55
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/reg_file.v|
!i113 1
Z17 o-work work
R9
vsm
R0
R1
!i10b 1
!s100 >oE4Ql5;Nn52_[EiKYXoG0
R2
IkeQn88_18J@fz[K]:hT^n2
R3
S1
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv
FD:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv
!i122 163
L0 1 548
R6
r1
!s85 0
31
R7
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/decode_stage/sm.sv|
!i113 1
R8
R9
vvar_reg
R13
!i10b 1
!s100 :G5_cHCBfIjNiZS;<4<kc3
R2
IZk?Y7?Yh_2`TTlXSU;2XI3
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v
!i122 177
L0 1 15
R6
r1
!s85 0
31
R15
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg.v|
!i113 1
R17
R9
vvar_reg_with_enable
R13
!i10b 1
!s100 IfUe_e3<PWgj:l[QC`zT]2
R2
IU1=;?fCD[[[?PXn2oRXcQ0
R3
R4
w1672150262
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v
!i122 178
L0 1 17
R6
r1
!s85 0
31
R15
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_enable.v|
!i113 1
R17
R9
vvar_reg_with_mux
R13
!i10b 1
!s100 NjH^69]N@k6[Q3d]dj>=41
R2
Iob8;gWkJ2e`YnB[zcgE`A1
R3
R4
R5
8D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v
FD:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v
!i122 179
L0 1 18
R6
r1
!s85 0
31
R15
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/var_reg_with_mux.v|
!i113 1
R17
R9
vwrite_back_stage
R13
!i10b 1
!s100 =3FETJU<Re;RDJzf[lUM22
R2
I5;GQf]Rn58a2:Q>VnkaUi0
R3
R4
w1672249571
8D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v
FD:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v
!i122 175
R14
R6
r1
!s85 0
31
R12
!s107 D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/arch_project/RISC-pipelined-processor/phase_2/write back/write_back_stage.v|
!i113 1
R17
R9
