#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct  5 17:00:28 2017
# Process ID: 45716
# Current directory: C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1
# Command line: vivado.exe -log wifipmod_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source wifipmod_wrapper.tcl -notrace
# Log file: C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper.vdi
# Journal file: C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source wifipmod_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 282.617 ; gain = 62.984
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/dev/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 340.980 ; gain = 50.219
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/wifipmod_PmodWIFI_0_0.dcp' for cell 'wifipmod_i/PmodWIFI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_0_0/wifipmod_axi_gpio_0_0.dcp' for cell 'wifipmod_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_1_0/wifipmod_axi_gpio_1_0.dcp' for cell 'wifipmod_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_processing_system7_0_1/wifipmod_processing_system7_0_1.dcp' for cell 'wifipmod_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_rst_ps7_0_100M_0/wifipmod_rst_ps7_0_100M_0.dcp' for cell 'wifipmod_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_xbar_0/wifipmod_xbar_0.dcp' for cell 'wifipmod_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_auto_pc_0/wifipmod_auto_pc_0.dcp' for cell 'wifipmod_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_processing_system7_0_1/wifipmod_processing_system7_0_1.xdc] for cell 'wifipmod_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_processing_system7_0_1/wifipmod_processing_system7_0_1.xdc] for cell 'wifipmod_i/processing_system7_0/inst'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_0_0/wifipmod_axi_gpio_0_0_board.xdc] for cell 'wifipmod_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_0_0/wifipmod_axi_gpio_0_0_board.xdc] for cell 'wifipmod_i/axi_gpio_0/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_0_0/wifipmod_axi_gpio_0_0.xdc] for cell 'wifipmod_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_0_0/wifipmod_axi_gpio_0_0.xdc] for cell 'wifipmod_i/axi_gpio_0/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_1_0/wifipmod_axi_gpio_1_0_board.xdc] for cell 'wifipmod_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_1_0/wifipmod_axi_gpio_1_0_board.xdc] for cell 'wifipmod_i/axi_gpio_1/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_1_0/wifipmod_axi_gpio_1_0.xdc] for cell 'wifipmod_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_axi_gpio_1_0/wifipmod_axi_gpio_1_0.xdc] for cell 'wifipmod_i/axi_gpio_1/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_rst_ps7_0_100M_0/wifipmod_rst_ps7_0_100M_0_board.xdc] for cell 'wifipmod_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_rst_ps7_0_100M_0/wifipmod_rst_ps7_0_100M_0_board.xdc] for cell 'wifipmod_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_rst_ps7_0_100M_0/wifipmod_rst_ps7_0_100M_0.xdc] for cell 'wifipmod_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_rst_ps7_0_100M_0/wifipmod_rst_ps7_0_100M_0.xdc] for cell 'wifipmod_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_pmod_bridge_0_0/PmodWIFI_pmod_bridge_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_pmod_bridge_0_0/PmodWIFI_pmod_bridge_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_cs/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_cs/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_cs/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_0_0/PmodWIFI_axi_gpio_0_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_cs/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_wf/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_wf/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_wf/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_gpio_1_0/PmodWIFI_axi_gpio_1_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_gpio_wf/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_timer_0_0/PmodWIFI_axi_timer_0_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_timer_0_0/PmodWIFI_axi_timer_0_0.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_timer_0/U0'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/wifipmod_PmodWIFI_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst'
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/wifipmod_PmodWIFI_0_0_board.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst'
Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0_clocks.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0_clocks.xdc:51]
get_clocks: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1132.730 ; gain = 498.953
Finished Parsing XDC File [c:/dev/workspace/zybo-wifi/zybo-wifi.srcs/sources_1/bd/wifipmod/ip/wifipmod_PmodWIFI_0_0/src/PmodWIFI_axi_quad_spi_0_0/PmodWIFI_axi_quad_spi_0_0_clocks.xdc] for cell 'wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 1132.730 ; gain = 791.750
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2194419bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c1062eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 93 cells and removed 222 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138bf5e01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 138bf5e01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 138bf5e01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1132.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 138bf5e01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1132.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: df648694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1132.730 ; gain = 0.000
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1132.730 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper_opt.dcp' has been generated.
Command: report_drc -file wifipmod_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1132.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9cd22ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1132.730 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1117a759b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d754fdbd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d754fdbd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d754fdbd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: dbc77ac5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dbc77ac5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d703204c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b4ea9e50

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13c5a73f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17d170c46

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 9cfd6da8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f4a35e94

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f4a35e94

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1132.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f4a35e94

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1132.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15b15ad6b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15b15ad6b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1145.383 ; gain = 12.652
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.847. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11d357552

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1145.383 ; gain = 12.652
Phase 4.1 Post Commit Optimization | Checksum: 11d357552

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1145.383 ; gain = 12.652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d357552

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1145.383 ; gain = 12.652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11d357552

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1145.383 ; gain = 12.652

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a973b080

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1145.383 ; gain = 12.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a973b080

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1145.383 ; gain = 12.652
Ending Placer Task | Checksum: 13a52e846

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1145.383 ; gain = 12.652
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1145.383 ; gain = 12.652
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1146.313 ; gain = 0.930
INFO: [Common 17-1381] The checkpoint 'C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1151.332 ; gain = 2.512
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1151.332 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1151.332 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 90647132 ConstDB: 0 ShapeSum: a9ee7714 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11d65a5c2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1233.273 ; gain = 80.699

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d65a5c2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 1233.273 ; gain = 80.699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d65a5c2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 1233.273 ; gain = 80.699

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d65a5c2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 1233.273 ; gain = 80.699
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 77b995c1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1233.273 ; gain = 80.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.818  | TNS=0.000  | WHS=-0.194 | THS=-50.865|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 6a72192a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1233.273 ; gain = 80.699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.818  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 5c714479

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1252.039 ; gain = 99.465
Phase 2 Router Initialization | Checksum: 4fcd5d98

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 255a26bce

Time (s): cpu = 00:01:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.598  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d628670e

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.598  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 185891f46

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465
Phase 4 Rip-up And Reroute | Checksum: 185891f46

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22affd50a

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.713  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e181ff8e

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e181ff8e

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465
Phase 5 Delay and Skew Optimization | Checksum: 1e181ff8e

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24541745b

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1252.039 ; gain = 99.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.713  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d8a6fc6d

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1252.039 ; gain = 99.465
Phase 6 Post Hold Fix | Checksum: 1d8a6fc6d

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.06011 %
  Global Horizontal Routing Utilization  = 1.45519 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a92e2a8f

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a92e2a8f

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 128e22a02

Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 1252.039 ; gain = 99.465

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.713  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 128e22a02

Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 1252.039 ; gain = 99.465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 1252.039 ; gain = 99.465

Routing Is Done.
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:11 . Memory (MB): peak = 1252.039 ; gain = 100.707
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper_routed.dcp' has been generated.
Command: report_drc -file wifipmod_wrapper_drc_routed.rpt -pb wifipmod_wrapper_drc_routed.pb -rpx wifipmod_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.039 ; gain = 0.000
Command: report_methodology -file wifipmod_wrapper_methodology_drc_routed.rpt -rpx wifipmod_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/wifipmod_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.039 ; gain = 0.000
Command: report_power -file wifipmod_wrapper_power_routed.rpt -pb wifipmod_wrapper_power_summary_routed.pb -rpx wifipmod_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: write_bitstream -force wifipmod_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer je_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC RTSTAT-10] No routable loads: 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2], and wifipmod_i/PmodWIFI_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2].
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./wifipmod_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/dev/workspace/zybo-wifi/zybo-wifi.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct  5 17:07:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1593.941 ; gain = 335.203
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 17:07:26 2017...
