# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zibo_tp1.srcs/sources_1/imports/Downloads/pulse_gen.vhd" \
"../../../../zibo_tp1.srcs/sim_1/imports/Downloads/test_pulse_gen.vhd" \

# Do not sort compile order
nosort
