UART_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/UART/ip/UART_processing_system7_0_0/sim/UART_processing_system7_0_0.v,incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"
UART_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/UART/ip/UART_axi_uartlite_0_0/sim/UART_axi_uartlite_0_0.vhd,incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"
UART_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/UART/ip/UART_auto_pc_0/sim/UART_auto_pc_0.v,incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"
UART_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/UART/ip/UART_rst_ps7_0_50M_0/sim/UART_rst_ps7_0_50M_0.vhd,incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"
UART.v,verilog,xil_defaultlib,../../../bd/UART/sim/UART.v,incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/ec67/hdl"incdir="../../../../UART_sample.gen/sources_1/bd/UART/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
