Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 13 15:46:10 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_10000_counter_timing_summary_routed.rpt -pb TOP_10000_counter_timing_summary_routed.pb -rpx TOP_10000_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_10000_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_CLK_DIV_100/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.188        0.000                      0                   73        0.182        0.000                      0                   73        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.188        0.000                      0                   73        0.182        0.000                      0                   73        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.982ns (18.126%)  route 4.436ns (81.874%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          1.008     9.524    U_CLK_DIV_100/r_count_0
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.774    13.806    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[1]/C
                         clock pessimism              0.349    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.408    13.712    U_CLK_DIV_100/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.982ns (18.126%)  route 4.436ns (81.874%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          1.008     9.524    U_CLK_DIV_100/r_count_0
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.774    13.806    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[3]/C
                         clock pessimism              0.349    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.408    13.712    U_CLK_DIV_100/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.982ns (18.126%)  route 4.436ns (81.874%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 13.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          1.008     9.524    U_CLK_DIV_100/r_count_0
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.774    13.806    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[4]/C
                         clock pessimism              0.349    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.408    13.712    U_CLK_DIV_100/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.982ns (18.150%)  route 4.429ns (81.850%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 13.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          1.001     9.517    U_CLK_DIV_100/r_count_0
    SLICE_X51Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.786    13.819    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[0]/C
                         clock pessimism              0.349    14.168    
                         clock uncertainty           -0.035    14.133    
    SLICE_X51Y1          FDCE (Setup_fdce_C_CE)      -0.408    13.725    U_CLK_DIV_100/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.982ns (18.631%)  route 4.289ns (81.369%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          0.861     9.377    U_CLK_DIV_100/r_count_0
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.658    13.691    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
                         clock pessimism              0.349    14.040    
                         clock uncertainty           -0.035    14.005    
    SLICE_X51Y2          FDCE (Setup_fdce_C_CE)      -0.408    13.597    U_CLK_DIV_100/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.982ns (18.631%)  route 4.289ns (81.369%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          0.861     9.377    U_CLK_DIV_100/r_count_0
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.658    13.691    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[7]/C
                         clock pessimism              0.349    14.040    
                         clock uncertainty           -0.035    14.005    
    SLICE_X51Y2          FDCE (Setup_fdce_C_CE)      -0.408    13.597    U_CLK_DIV_100/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.982ns (18.631%)  route 4.289ns (81.369%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 13.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          0.861     9.377    U_CLK_DIV_100/r_count_0
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.658    13.691    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[8]/C
                         clock pessimism              0.349    14.040    
                         clock uncertainty           -0.035    14.005    
    SLICE_X51Y2          FDCE (Setup_fdce_C_CE)      -0.408    13.597    U_CLK_DIV_100/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.982ns (19.256%)  route 4.118ns (80.744%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 13.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          0.690     9.206    U_CLK_DIV_100/r_count_0
    SLICE_X51Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.503    13.536    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[15]/C
                         clock pessimism              0.382    13.918    
                         clock uncertainty           -0.035    13.883    
    SLICE_X51Y4          FDCE (Setup_fdce_C_CE)      -0.408    13.475    U_CLK_DIV_100/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.982ns (19.256%)  route 4.118ns (80.744%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 13.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          0.690     9.206    U_CLK_DIV_100/r_count_0
    SLICE_X51Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.503    13.536    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[16]/C
                         clock pessimism              0.382    13.918    
                         clock uncertainty           -0.035    13.883    
    SLICE_X51Y4          FDCE (Setup_fdce_C_CE)      -0.408    13.475    U_CLK_DIV_100/r_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 U_CLK_DIV_100/r_count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.982ns (18.676%)  route 4.276ns (81.324%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 13.813 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.800     3.258    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.382 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.724     4.106    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y4          FDCE                                         r  U_CLK_DIV_100/r_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.456     4.562 r  U_CLK_DIV_100/r_count_reg[13]/Q
                         net (fo=4, routed)           0.980     5.542    U_CLK_DIV_100/r_count[13]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.124     5.666 f  U_CLK_DIV_100/r_count[26]_i_12/O
                         net (fo=1, routed)           0.433     6.099    U_CLK_DIV_100/r_count[26]_i_12_n_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I2_O)        0.124     6.223 f  U_CLK_DIV_100/r_count[26]_i_8/O
                         net (fo=29, routed)          0.899     7.122    U_CLK_DIV_100/r_count[26]_i_8_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  U_CLK_DIV_100/r_count[26]_i_5/O
                         net (fo=2, routed)           1.115     8.362    U_CLK_DIV_100/r_count[26]_i_5_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.154     8.516 r  U_CLK_DIV_100/r_count[26]_i_1/O
                         net (fo=27, routed)          0.848     9.364    U_CLK_DIV_100/r_count_0
    SLICE_X53Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.545    12.933    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.100    13.033 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.780    13.813    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[2]/C
                         clock pessimism              0.349    14.162    
                         clock uncertainty           -0.035    14.127    
    SLICE_X53Y2          FDCE (Setup_fdce_C_CE)      -0.408    13.719    U_CLK_DIV_100/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  4.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.305%)  route 0.184ns (49.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.184     1.753    U_CLK_DIV_100/r_count[6]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  U_CLK_DIV_100/r_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_CLK_DIV_100/r_count[0]_i_1_n_0
    SLICE_X51Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.475     1.869    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[0]/C
                         clock pessimism             -0.344     1.525    
    SLICE_X51Y1          FDCE (Hold_fdce_C_D)         0.091     1.616    U_CLK_DIV_100/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.009%)  route 0.201ns (51.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.201     1.771    U_CLK_DIV_100/r_count[6]
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.816 r  U_CLK_DIV_100/r_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_CLK_DIV_100/r_count[1]_i_1_n_0
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.460     1.853    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[1]/C
                         clock pessimism             -0.344     1.510    
    SLICE_X53Y1          FDCE (Hold_fdce_C_D)         0.091     1.601    U_CLK_DIV_100/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.886%)  route 0.202ns (52.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.202     1.772    U_CLK_DIV_100/r_count[6]
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.817 r  U_CLK_DIV_100/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    U_CLK_DIV_100/r_count[3]_i_1_n_0
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.460     1.853    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[3]/C
                         clock pessimism             -0.344     1.510    
    SLICE_X53Y1          FDCE (Hold_fdce_C_D)         0.092     1.602    U_CLK_DIV_100/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.005%)  route 0.172ns (47.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.172     1.741    U_CLK_DIV_100/r_count[6]
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  U_CLK_DIV_100/r_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_CLK_DIV_100/r_count[6]_i_1_n_0
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.401     1.795    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
                         clock pessimism             -0.367     1.428    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.091     1.519    U_CLK_DIV_100/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.398     1.473    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X54Y4          FDCE                                         r  U_CLK_DIV_100/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_CLK_DIV_100/r_clk_reg/Q
                         net (fo=15, routed)          0.187     1.824    U_CLK_DIV_100/r_clk_reg_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  U_CLK_DIV_100/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    U_CLK_DIV_100/r_clk_i_1__0_n_0
    SLICE_X54Y4          FDCE                                         r  U_CLK_DIV_100/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.453     1.847    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X54Y4          FDCE                                         r  U_CLK_DIV_100/r_clk_reg/C
                         clock pessimism             -0.374     1.473    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.120     1.593    U_CLK_DIV_100/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.227%)  route 0.276ns (59.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.276     1.846    U_CLK_DIV_100/r_count[6]
    SLICE_X53Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.891 r  U_CLK_DIV_100/r_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_CLK_DIV_100/r_count[5]_i_1_n_0
    SLICE_X53Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.463     1.857    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[5]/C
                         clock pessimism             -0.344     1.513    
    SLICE_X53Y2          FDCE (Hold_fdce_C_D)         0.092     1.605    U_CLK_DIV_100/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.857%)  route 0.203ns (52.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.203     1.772    U_CLK_DIV_100/r_count[6]
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.817 r  U_CLK_DIV_100/r_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.817    U_CLK_DIV_100/r_count[8]_i_1_n_0
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.401     1.795    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[8]/C
                         clock pessimism             -0.367     1.428    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.092     1.520    U_CLK_DIV_100/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.364%)  route 0.207ns (52.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.207     1.776    U_CLK_DIV_100/r_count[6]
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  U_CLK_DIV_100/r_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_CLK_DIV_100/r_count[7]_i_1_n_0
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.401     1.795    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[7]/C
                         clock pessimism             -0.367     1.428    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.092     1.520    U_CLK_DIV_100/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.322%)  route 0.234ns (55.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.234     1.803    U_CLK_DIV_100/r_count[6]
    SLICE_X51Y3          LUT5 (Prop_lut5_I3_O)        0.045     1.848 r  U_CLK_DIV_100/r_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_CLK_DIV_100/r_count[11]_i_1_n_0
    SLICE_X51Y3          FDCE                                         r  U_CLK_DIV_100/r_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.371     1.765    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y3          FDCE                                         r  U_CLK_DIV_100/r_count_reg[11]/C
                         clock pessimism             -0.319     1.446    
    SLICE_X51Y3          FDCE (Hold_fdce_C_D)         0.092     1.538    U_CLK_DIV_100/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U_CLK_DIV_100/r_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLK_DIV_100/r_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.266%)  route 0.341ns (64.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.804     1.030    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.353     1.428    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X51Y2          FDCE                                         r  U_CLK_DIV_100/r_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDCE (Prop_fdce_C_Q)         0.141     1.569 f  U_CLK_DIV_100/r_count_reg[6]/Q
                         net (fo=30, routed)          0.341     1.911    U_CLK_DIV_100/r_count[6]
    SLICE_X53Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.956 r  U_CLK_DIV_100/r_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.956    U_CLK_DIV_100/r_count[4]_i_1_n_0
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.924     1.338    U_CLK_DIV_100/clk_IBUF
    SLICE_X50Y11         LUT2 (Prop_lut2_I0_O)        0.056     1.394 r  U_CLK_DIV_100/r_count[26]_i_3/O
                         net (fo=28, routed)          0.460     1.853    U_CLK_DIV_100/w_run_stop_clk
    SLICE_X53Y1          FDCE                                         r  U_CLK_DIV_100/r_count_reg[4]/C
                         clock pessimism             -0.344     1.510    
    SLICE_X53Y1          FDCE (Hold_fdce_C_D)         0.092     1.602    U_CLK_DIV_100/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    U_CLK_DIV_100/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y6    U_CLK_DIV_100/r_count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y6    U_CLK_DIV_100/r_count_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y6    U_CLK_DIV_100/r_count_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y2    U_CLK_DIV_100/r_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y1    U_CLK_DIV_100/r_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y1    U_CLK_DIV_100/r_count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y2    U_CLK_DIV_100/r_count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y2    U_CLK_DIV_100/r_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y1    U_CLK_DIV_100/r_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_CLK_DIV_100/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y6    U_CLK_DIV_100/r_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y6    U_CLK_DIV_100/r_count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y3    U_CLK_DIV_100/r_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    U_CLK_DIV_100/r_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    U_CLK_DIV_100/r_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y6    U_CLK_DIV_100/r_count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y5    U_CLK_DIV_100/r_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y6    U_CLK_DIV_100/r_count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_CLK_DIV_100/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y6    U_CLK_DIV_100/r_count_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y2    U_CLK_DIV_100/r_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y1    U_CLK_DIV_100/r_count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y1    U_CLK_DIV_100/r_count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y2    U_CLK_DIV_100/r_count_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y2    U_CLK_DIV_100/r_count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y2    U_CLK_DIV_100/r_count_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y2    U_CLK_DIV_100/r_count_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    U_CLK_DIV_100/r_count_reg[9]/C



