

================================================================
== Vitis HLS Report for 'gSum'
================================================================
* Date:           Sun Jun 23 03:40:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gSum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.690 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5071|     5071|  25.355 us|  25.355 us|  5072|  5072|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |     5069|     5069|        75|          5|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     183|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    14|     1287|    1523|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     267|    -|
|Register             |        -|     -|     1456|     160|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    14|     2743|    2133|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U2  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U4     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|   8|  373|  121|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14| 1287| 1523|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_140_p2     |         +|   0|  0|  17|          10|           1|
    |and_ln18_fu_202_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_304       |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_134_p2    |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln18_1_fu_188_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln18_fu_182_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln18_fu_198_p2      |        or|   0|  0|   2|           1|           1|
    |s_2_fu_207_p3          |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 183|          88|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|   10|         20|
    |ap_sig_allocacmp_s_load    |   9|          2|   64|        128|
    |ap_sig_allocacmp_s_load_1  |   9|          2|   64|        128|
    |grp_fu_102_p0              |  20|          4|   64|        256|
    |grp_fu_102_p1              |  20|          4|   64|        256|
    |grp_fu_112_p0              |  31|          6|   64|        384|
    |grp_fu_112_p1              |  31|          6|   64|        384|
    |grp_fu_98_p0               |  31|          6|   64|        384|
    |grp_fu_98_p1               |  31|          6|   64|        384|
    |i_fu_68                    |   9|          2|   10|         20|
    |s_fu_64                    |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 267|         54|  600|       2484|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_250                     |  64|   0|   64|          0|
    |B_load_reg_255                     |  64|   0|   64|          0|
    |add1_i_reg_288                     |  64|   0|   64|          0|
    |add3_i_reg_298                     |  64|   0|   64|          0|
    |add5_i_reg_308                     |  64|   0|   64|          0|
    |add7_i_reg_318                     |  64|   0|   64|          0|
    |add9_i_reg_343                     |  64|   0|   64|          0|
    |add_i_reg_278                      |  64|   0|   64|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_reg_270                          |  64|   0|   64|          0|
    |i_fu_68                            |  10|   0|   10|          0|
    |icmp_ln16_reg_236                  |   1|   0|    1|          0|
    |icmp_ln18_1_reg_328                |   1|   0|    1|          0|
    |icmp_ln18_reg_323                  |   1|   0|    1|          0|
    |mul2_i_reg_293                     |  64|   0|   64|          0|
    |mul4_i_reg_303                     |  64|   0|   64|          0|
    |mul6_i_reg_313                     |  64|   0|   64|          0|
    |mul8_i_reg_338                     |  64|   0|   64|          0|
    |mul_i_reg_283                      |  64|   0|   64|          0|
    |s_2_reg_354                        |  64|   0|   64|          0|
    |s_fu_64                            |  64|   0|   64|          0|
    |s_load_reg_348                     |  64|   0|   64|          0|
    |tmp_1_reg_333                      |   1|   0|    1|          0|
    |d_reg_270                          |  64|  32|   64|          0|
    |icmp_ln16_reg_236                  |  64|  32|    1|          0|
    |icmp_ln18_1_reg_328                |  64|  32|    1|          0|
    |icmp_ln18_reg_323                  |  64|  32|    1|          0|
    |tmp_1_reg_333                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1456| 160| 1204|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_return   |  out|   64|  ap_ctrl_hs|          gSum|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|B_address0  |  out|   10|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   64|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

