indicate_1_red.v,verilog,xil_defaultlib,../../../../Proyecto Base.srcs/sources_1/ip/indicate_1_red/sim/indicate_1_red.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
