--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml practica03.twx
practica03.ncd practica03.pcf

Design file:              practica03.ncd
Physical constraint file: practica03.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
leds<0>     |    0.776(R)|    0.043(R)|clk_BUFGP         |   0.000|
leds<1>     |    0.150(R)|    0.566(R)|clk_BUFGP         |   0.000|
leds<2>     |    0.434(R)|    0.336(R)|clk_BUFGP         |   0.000|
leds<3>     |    0.424(R)|    0.347(R)|clk_BUFGP         |   0.000|
leds<4>     |    0.581(R)|    0.209(R)|clk_BUFGP         |   0.000|
leds<5>     |    0.163(R)|    0.550(R)|clk_BUFGP         |   0.000|
leds<6>     |    0.776(R)|    0.043(R)|clk_BUFGP         |   0.000|
leds<7>     |    0.179(R)|    0.532(R)|clk_BUFGP         |   0.000|
rst         |    3.474(R)|    0.204(R)|clk_BUFGP         |   0.000|
rx          |    3.458(R)|   -1.356(R)|clk_BUFGP         |   0.000|
switches<0> |    0.719(R)|    0.093(R)|clk_BUFGP         |   0.000|
switches<1> |    0.720(R)|    0.091(R)|clk_BUFGP         |   0.000|
switches<2> |    0.446(R)|    0.321(R)|clk_BUFGP         |   0.000|
switches<3> |    0.789(R)|    0.028(R)|clk_BUFGP         |   0.000|
switches<4> |    0.186(R)|    0.524(R)|clk_BUFGP         |   0.000|
switches<5> |    0.733(R)|    0.076(R)|clk_BUFGP         |   0.000|
switches<6> |    1.289(R)|   -0.374(R)|clk_BUFGP         |   0.000|
switches<7> |    0.854(R)|   -0.009(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |    8.088(R)|clk_BUFGP         |   0.000|
leds<1>     |    8.098(R)|clk_BUFGP         |   0.000|
leds<2>     |    8.104(R)|clk_BUFGP         |   0.000|
leds<3>     |    8.084(R)|clk_BUFGP         |   0.000|
leds<4>     |    8.376(R)|clk_BUFGP         |   0.000|
leds<5>     |    8.131(R)|clk_BUFGP         |   0.000|
leds<6>     |    8.387(R)|clk_BUFGP         |   0.000|
leds<7>     |    8.675(R)|clk_BUFGP         |   0.000|
switches<0> |    8.091(R)|clk_BUFGP         |   0.000|
switches<1> |    8.426(R)|clk_BUFGP         |   0.000|
switches<2> |    8.992(R)|clk_BUFGP         |   0.000|
switches<3> |    8.397(R)|clk_BUFGP         |   0.000|
switches<4> |    8.952(R)|clk_BUFGP         |   0.000|
switches<5> |    8.070(R)|clk_BUFGP         |   0.000|
switches<6> |    9.764(R)|clk_BUFGP         |   0.000|
switches<7> |    8.572(R)|clk_BUFGP         |   0.000|
tx          |    6.334(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.917|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 09 21:16:00 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



