# Verilog Coding Streak ğŸ’» â€“ Day 12

## âœ… Project Title: AND Gate Using Only NOR Gates

### ğŸ” Objective
To implement a basic **AND gate** by using **only NOR gates**, demonstrating the concept of universal gate logic design in Verilog.

### ğŸ› ï¸ Tools Used
- **Simulator**: Cadence Xcelium 23.09
- **Platform**: EDA Playground

### ğŸ§ª Whatâ€™s Covered
- Utilisation of NOR gates to build an AND gate.
- Full verification using testbench stimulus.
- Simulation log observation and waveform analysis.

### ğŸ“Œ Key Outcomes
- The output matches the expected logic behaviour of an AND gate.
- Validated using both simulation output and waveform visualisation.

### ğŸ”— Useful Links
- **EDA Playground**: [https://edaplayground.com/x/uC8F](https://edaplayground.com/x/uC8F)  
- **GitHub Repository**: [https://github.com/mitanshigaur/verilog-coding-streak](https://github.com/mitanshigaur/verilog-coding-streak)

---

ğŸ“… Stay tuned for more daily experiments in RTL design!
