
*** Running vivado
    with args -log design_1_sample_switch_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sample_switch_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_sample_switch_0_0.tcl -notrace
Command: synth_design -top design_1_sample_switch_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_sample_switch_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19680 
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:66]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in sample_switch with formal parameter declaration list [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:71]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 856.133 ; gain = 242.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_sample_switch_0_0' [d:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/bd/design_1/ip/design_1_sample_switch_0_0/synth/design_1_sample_switch_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sample_switch' [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:23]
	Parameter BPS bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter UART bound to: 2'b01 
	Parameter I2S_2HZ bound to: 2'b10 
	Parameter I2S_441kHZ bound to: 2'b11 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter UART_IDLE bound to: 4'b0001 
	Parameter UART_LOAD_SAMPLE_FROM_FIFO bound to: 4'b0010 
	Parameter UART_SEND_SAMPLE_TO_S2U bound to: 4'b0011 
	Parameter I2S_441kHz_FIRST bound to: 4'b0100 
	Parameter I2S__441kHz_LOAD_SAMPLE_FROM_FIFO bound to: 4'b0101 
	Parameter I2S__441kHz_SEND_SAMPLE_TO_I2S bound to: 4'b0110 
	Parameter I2S__441kHz_WAIT_ONE_CYCLE_AFTER_FIRST bound to: 4'b1011 
	Parameter I2S__441kHz_PEPARE_NEXT_SAMPLE_STEP_1 bound to: 4'b0111 
	Parameter I2S__441kHz_PEPARE_NEXT_SAMPLE_STEP_2 bound to: 4'b1000 
	Parameter I2S__441kHz_PEPARE_NEXT_SAMPLE_STEP_3 bound to: 4'b1001 
	Parameter I2S__441kHz_WAIT_FOR_I2S_TO_BE_READY bound to: 4'b1010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:87]
INFO: [Synth 8-6155] done synthesizing module 'sample_switch' (1#1) [D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/new/sample_switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sample_switch_0_0' (2#1) [d:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.srcs/sources_1/bd/design_1/ip/design_1_sample_switch_0_0/synth/design_1_sample_switch_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 904.387 ; gain = 290.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 904.387 ; gain = 290.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 904.387 ; gain = 290.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 904.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1012.711 ; gain = 1.145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sample_switch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_sample_switch_0_0 has port out_i2s2H_sample[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/reg_i2s2H_en_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1012.711 ; gain = 398.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1021.742 ; gain = 408.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     3|
|2     |LUT3  |     1|
|3     |LUT4  |     1|
|4     |LUT5  |     7|
|5     |LUT6  |    17|
|6     |MUXF7 |     2|
|7     |FDRE  |    41|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    72|
|2     |  inst   |sample_switch |    72|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1027.559 ; gain = 413.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1027.559 ; gain = 305.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1027.559 ; gain = 413.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1027.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 1037.914 ; gain = 708.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.runs/design_1_sample_switch_0_0_synth_1/design_1_sample_switch_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Foldery/Studia/MGR/SEM2/ZAMPF/projekt/TZ_BO_PRO/TZ_BO_PRO.runs/design_1_sample_switch_0_0_synth_1/design_1_sample_switch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sample_switch_0_0_utilization_synth.rpt -pb design_1_sample_switch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 20 18:13:16 2023...
