Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o G:/Xilinix Projects/Project_Phase_1/testbench_isim_beh.exe -prj G:/Xilinix Projects/Project_Phase_1/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Project_Package.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/MUX_32x1.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Flopr.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Decoder_5x32.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/sl2.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/signext.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" into library work
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 34: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 35: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 36: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 37: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 38: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 39: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 40: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 41: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 42: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 43: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 44: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 45: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 46: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 47: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 48: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 49: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 50: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 51: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 52: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 53: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 54: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 55: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 56: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 57: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 58: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 59: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 60: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 61: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 62: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 63: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 64: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:/Xilinix Projects/Project_Phase_1/Reg.vhd" Line 65: Actual for formal port load is neither a static name nor a globally static expression
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/MUX2x1.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/datapath_pack.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Control_Package.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/control_main_decoder.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/alu_decoder.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/ALU.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Adder.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/MIPS_Package.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Datapath.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/controller.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/mips.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Main_Module_Package.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/imem.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/dmem.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/Main_module.vhd" into library work
Parsing VHDL file "G:/Xilinix Projects/Project_Phase_1/MAIN_TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling package main_module_package
Compiling package mips_package
Compiling package textio
Compiling package std_logic_textio
Compiling package control_package
Compiling package datapath_pack
Compiling architecture behavioral of entity control_main_decoder [control_main_decoder_default]
Compiling architecture behavioral of entity alu_decoder [alu_decoder_default]
Compiling architecture behavioral of entity controller [controller_default]
Compiling package std_logic_unsigned
Compiling package project_package
Compiling architecture behavioral of entity Flopr [\Flopr(32)\]
Compiling architecture behavioral of entity Adder [\Adder(32)\]
Compiling architecture behavioral of entity sl2 [sl2_default]
Compiling architecture behavioral of entity MUX2x1 [\MUX2x1(32)\]
Compiling architecture behavioral of entity MUX2x1 [\MUX2x1(5)\]
Compiling architecture behavioral of entity signext [signext_default]
Compiling architecture behavioral of entity Decoder_5x32 [decoder_5x32_default]
Compiling architecture behavioral of entity MUX_32x1 [mux_32x1_default]
Compiling architecture behavioral of entity Reg [reg_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Datapath [datapath_default]
Compiling architecture behavioral of entity mips [mips_default]
Compiling architecture behave of entity imem [imem_default]
Compiling architecture behave of entity dmem [dmem_default]
Compiling architecture behavioral of entity Main_module [main_module_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 50 VHDL Units
Built simulation executable G:/Xilinix Projects/Project_Phase_1/testbench_isim_beh.exe
Fuse Memory Usage: 39944 KB
Fuse CPU Usage: 843 ms
