GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 26652
gpu_sim_insn = 2457600
gpu_ipc =      92.2107
gpu_tot_sim_cycle = 26652
gpu_tot_sim_insn = 2457600
gpu_tot_ipc =      92.2107
gpu_tot_issued_cta = 100
gpu_occupancy = 64.2476% 
gpu_tot_occupancy = 64.2476% 
max_total_param_size = 0
gpu_stall_dramfull = 140211
gpu_stall_icnt2sh    = 168
partiton_level_parallism =       0.7219
partiton_level_parallism_total  =       0.7219
partiton_level_parallism_util =       2.9316
partiton_level_parallism_util_total  =       2.9316
L2_BW  =      68.4243 GB/Sec
L2_BW_total  =      68.4243 GB/Sec
gpu_total_sim_rate=175542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38400
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0500
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8585
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36480
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8585
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8585
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
78, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 78, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 2457600
gpgpu_n_tot_w_icount = 76800
gpgpu_n_stall_shd_mem = 459089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 19200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:861926	W0_Idle:94791	W0_Scoreboard:931	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:76800
single_issue_nums: WS0:31848	WS1:31840	
dual_issue_nums: WS0:3276	WS1:3280	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2611200 {136:19200,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153600 {8:19200,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3837 
max_icnt2mem_latency = 1179 
maxmrqlatency = 2462 
max_icnt2sh_latency = 6 
averagemflatency = 934 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 307 
avg_icnt2sh_latency = 4 
mrq_lat_table:3429 	21 	218 	836 	1297 	3090 	5029 	7541 	9047 	6511 	1355 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92 	3735 	8160 	6756 	457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26 	10565 	2995 	1554 	726 	769 	1247 	1351 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	33 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        20        18        18        16        18        12        10        14        14        28        28        10        10        14        14 
dram[1]:        20        20        18        18        18        18        18        18        20        20        26        26        12        14        16        16 
dram[2]:        18        18        24        24        20        20        20        20        16        16        30        30        12        12        14        16 
dram[3]:        18        18        22        22        18        18        16        16        20        20        26        26        12        12        20        16 
dram[4]:        18        18        18        18        18        18        20        20        20        20        30        30        10        10        18        18 
dram[5]:        22        22        18        18        16        16        16        16        14        14        26        26        12        14        16        16 
dram[6]:        18        18        22        22        14        14        14        14        18        18        30        30        14        14        16        16 
dram[7]:        22        22        12        12        18        18        18        18        14        14        28        28        16        16        10        10 
maximum service time to same row:
dram[0]:      1340      1341      3714      3565      1311      1307      2086      2082      2012      2011      3830      3840      4022      4024      4256      4266 
dram[1]:      1234      1229      1744      1744      2057      2058      2406      2391      2381      2367      3174      3174      3756      3702      2881      2875 
dram[2]:      1420      1421      2536      2325      1814      1809      2302      2295      1827      1978      3817      3810      2665      2650      3023      3010 
dram[3]:      1246      1242      1521      1532      2337      2341      1734      1728      3447      3470      3426      3426      3655      3655      3123      3117 
dram[4]:      1633      1622      2218      2212      2002      2020      2055      2048      2016      2007      3811      3796      3970      3961      3598      3589 
dram[5]:      1259      1255      1614      1604      2336      2346      1882      1877      1949      1932      3434      3429      4453      4464      5446      5436 
dram[6]:      1271      1269      1279      1274      1297      1294      1304      1300      1323      1321      3810      3815      4350      4408      4220      4212 
dram[7]:      1266      1262      1284      1282      1502      1300      1318      1314      1368      1368      3759      3780      4385      4377      4085      4076 
average row accesses per activate:
dram[0]:  5.348485  5.515625  8.421053  7.804878  4.056338  4.056338  3.388235  3.512195  3.600000  3.645570  4.500000  4.645161  3.740260  3.891892  4.235294  4.363636 
dram[1]:  4.240964  4.292683  6.956522  6.808511  5.142857  5.142857  5.538462  5.538462  4.114286  4.173913  4.000000  3.945205  3.310345  3.388235  4.571429  4.571429 
dram[2]:  4.821918  4.888889  6.400000  6.530612  4.114286  4.000000  3.348837  3.428571  3.891892  3.945205  5.433962  5.433962  3.428571  3.428571  3.840000  3.891892 
dram[3]:  3.868132  3.911111  6.153846  6.153846  5.052631  4.881356  4.800000  4.800000  3.840000  3.789474  4.000000  3.891892  3.235955  3.272727  4.363636  4.363636 
dram[4]:  4.400000  4.455696  5.614035  5.818182  4.298508  4.235294  3.740260  3.645570  4.298508  4.114286  5.433962  5.433962  3.388235  3.469880  4.800000  4.800000 
dram[5]:  4.141177  4.141177  5.161290  5.161290  4.965517  4.965517  4.173913  4.298508  3.600000  3.740260  3.555556  3.512195  3.512195  3.789474  4.800000  4.800000 
dram[6]:  4.400000  4.400000  4.848485  4.923077  3.645570  3.789474  3.840000  3.789474  3.645570  3.645570  4.363636  4.363636  5.142857  5.142857  4.056338  4.114286 
dram[7]:  3.955056  4.000000  4.848485  4.848485  5.333333  5.333333  4.645161  4.645161  3.891892  3.891892  3.555556  3.555556  4.298508  4.298508  3.388235  3.555556 
average row locality = 38402/8925 = 4.302745
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       708       708       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[1]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[2]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[3]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[4]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[5]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[6]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[7]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
total dram reads = 76808
bank skew: 708/576 = 1.23
chip skew: 9608/9600 = 1.00
number of total write accesses:
dram[0]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[1]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[2]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[3]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[4]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[5]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[6]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
dram[7]:       704       704       640       640       576       576       576       576       576       576       576       576       576       576       576       576 
total dram writes = 76800
bank skew: 704/576 = 1.22
chip skew: 9600/9600 = 1.00
average mf latency per bank:
dram[0]:        145       147       159       159       121       127       111       116       107       111       131       138       109       117       120       122
dram[1]:        121       125       175       182       139       147       132       137       116       123       116       121       113       117       121       127
dram[2]:        125       129       136       138       106       110        91        94       101       100       124       126        90        94        99       101
dram[3]:         90        93       110       113        94        96        94        98        90        97        89        93        78        82        90        96
dram[4]:         97       100        99       104        88        91        81        79        81        84       103       106        83        86       100       105
dram[5]:         83        84        92        96        93        95        82        85        74        75        70        73        81        84        94        97
dram[6]:        142       150       142       150       133       138       139       147       129       136       157       167       198       210       149       159
dram[7]:        129       136       128       135       138       145       126       132       127       134       123       131       154       161       121       128
maximum mf latency per bank:
dram[0]:       2170      2323      2714      2782      2084      2131      1643      1761      1732      1848      2795      3403      1734      1886      2053      2061
dram[1]:       2037      2045      3611      3710      2134      2466      2126      2156      1917      2151      2219      1943      1856      1929      1882      2214
dram[2]:       2309      2322      2436      2450      2568      2576      1698      1722      2072      1994      2528      2133      1752      1862      1622      1764
dram[3]:       1975      1986      2143      2286      1820      1855      1493      1741      1835      1843      1698      1709      1360      1368      1937      1901
dram[4]:       2009      2093      1958      1968      1704      1860      1607      1632      1582      1431      2062      2071      1504      1516      1809      1824
dram[5]:       1591      1599      2051      2065      1914      1923      1980      1988      1746      1661      1192      1182      1635      1645      1646      2043
dram[6]:       2217      2225      2195      2313      2215      2224      2690      3002      2382      2390      2609      2669      3830      3837      1929      2176
dram[7]:       2865      2873      1971      1925      2071      2079      2004      2011      1976      2430      2038      2075      3170      3521      1848      2195
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24693 n_act=1088 n_pre=1072 n_ref_event=0 n_req=4802 n_rd=8 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8423
n_activity=42832 dram_eff=0.8969
bk0: 708a 11655i bk1: 708a 11605i bk2: 640a 13025i bk3: 640a 13558i bk4: 576a 16196i bk5: 576a 16026i bk6: 576a 15720i bk7: 576a 15575i bk8: 576a 16634i bk9: 576a 16377i bk10: 576a 16621i bk11: 576a 16243i bk12: 576a 16330i bk13: 576a 16237i bk14: 576a 18470i bk15: 576a 18161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773428
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.547500
Bank_Level_Parallism = 11.368265
Bank_Level_Parallism_Col = 10.980124
Bank_Level_Parallism_Ready = 6.210793
write_to_read_ratio_blp_rw_average = 0.471404
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.842327 
total_CMD = 45607 
util_bw = 38416 
Wasted_Col = 4354 
Wasted_Row = 12 
Idle = 2825 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 869 
WTRc_limit = 21946 
RTWc_limit = 21688 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21946 
RTWc_limit_alone = 21688 

Commands details: 
total_CMD = 45607 
n_nop = 24693 
Read = 8 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1088 
n_pre = 1072 
n_ref = 0 
n_req = 4802 
total_req = 19208 

Dual Bus Interface Util: 
issued_total_row = 2160 
issued_total_col = 19208 
Row_Bus_Util =  0.047361 
CoL_Bus_Util = 0.421163 
Either_Row_CoL_Bus_Util = 0.458570 
Issued_on_Two_Bus_Simul_Util = 0.009955 
issued_two_Eff = 0.021708 
queue_avg = 57.891399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.8914
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24719 n_act=1056 n_pre=1040 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.842
n_activity=42809 dram_eff=0.897
bk0: 704a 12541i bk1: 704a 12304i bk2: 640a 14222i bk3: 640a 14182i bk4: 576a 17452i bk5: 576a 17325i bk6: 576a 16489i bk7: 576a 16039i bk8: 576a 17143i bk9: 576a 17014i bk10: 576a 16877i bk11: 576a 16670i bk12: 576a 17422i bk13: 576a 17931i bk14: 576a 17742i bk15: 576a 17729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.560000
Bank_Level_Parallism = 11.110893
Bank_Level_Parallism_Col = 10.742311
Bank_Level_Parallism_Ready = 6.091651
write_to_read_ratio_blp_rw_average = 0.470810
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841976 
total_CMD = 45607 
util_bw = 38400 
Wasted_Col = 4396 
Wasted_Row = 3 
Idle = 2808 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 934 
WTRc_limit = 21988 
RTWc_limit = 21523 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21988 
RTWc_limit_alone = 21523 

Commands details: 
total_CMD = 45607 
n_nop = 24719 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1056 
n_pre = 1040 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2096 
issued_total_col = 19200 
Row_Bus_Util =  0.045958 
CoL_Bus_Util = 0.420988 
Either_Row_CoL_Bus_Util = 0.458000 
Issued_on_Two_Bus_Simul_Util = 0.008946 
issued_two_Eff = 0.019533 
queue_avg = 57.363716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.3637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24609 n_act=1126 n_pre=1110 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.842
n_activity=43032 dram_eff=0.8924
bk0: 704a 13517i bk1: 704a 13499i bk2: 640a 13874i bk3: 640a 14030i bk4: 576a 17219i bk5: 576a 16990i bk6: 576a 16863i bk7: 576a 16633i bk8: 576a 16713i bk9: 576a 16758i bk10: 576a 16268i bk11: 576a 16211i bk12: 576a 17127i bk13: 576a 17032i bk14: 576a 19011i bk15: 576a 18904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765417
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.530833
Bank_Level_Parallism = 11.020805
Bank_Level_Parallism_Col = 10.626922
Bank_Level_Parallism_Ready = 6.081934
write_to_read_ratio_blp_rw_average = 0.465635
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841976 
total_CMD = 45607 
util_bw = 38400 
Wasted_Col = 4606 
Wasted_Row = 14 
Idle = 2587 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1029 
WTRc_limit = 22380 
RTWc_limit = 21219 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22380 
RTWc_limit_alone = 21219 

Commands details: 
total_CMD = 45607 
n_nop = 24609 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1126 
n_pre = 1110 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2236 
issued_total_col = 19200 
Row_Bus_Util =  0.049028 
CoL_Bus_Util = 0.420988 
Either_Row_CoL_Bus_Util = 0.460412 
Issued_on_Two_Bus_Simul_Util = 0.009604 
issued_two_Eff = 0.020859 
queue_avg = 53.186989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24621 n_act=1127 n_pre=1111 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.842
n_activity=42964 dram_eff=0.8938
bk0: 704a 12131i bk1: 704a 11981i bk2: 640a 14291i bk3: 640a 14042i bk4: 576a 17672i bk5: 576a 17466i bk6: 576a 17016i bk7: 576a 16890i bk8: 576a 17068i bk9: 576a 16782i bk10: 576a 16874i bk11: 576a 17098i bk12: 576a 17456i bk13: 576a 17264i bk14: 576a 18440i bk15: 576a 18581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765208
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.530833
Bank_Level_Parallism = 11.032635
Bank_Level_Parallism_Col = 10.643392
Bank_Level_Parallism_Ready = 6.052150
write_to_read_ratio_blp_rw_average = 0.469480
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841976 
total_CMD = 45607 
util_bw = 38400 
Wasted_Col = 4504 
Wasted_Row = 30 
Idle = 2673 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1012 
WTRc_limit = 21909 
RTWc_limit = 21388 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21909 
RTWc_limit_alone = 21388 

Commands details: 
total_CMD = 45607 
n_nop = 24621 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1127 
n_pre = 1111 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2238 
issued_total_col = 19200 
Row_Bus_Util =  0.049071 
CoL_Bus_Util = 0.420988 
Either_Row_CoL_Bus_Util = 0.460149 
Issued_on_Two_Bus_Simul_Util = 0.009911 
issued_two_Eff = 0.021538 
queue_avg = 53.911724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.9117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xf5c1c00, atomic=0 1 entries : 0x55e8bf265f50 :  mf: uid= 85364, sid08:w60, part=4, addr=0x7f610f5c1c00, load , size=128, unknown  status = IN_PARTITION_DRAM (26651), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xf781c80, atomic=0 1 entries : 0x55e8bf0c6a80 :  mf: uid= 85355, sid18:w28, part=4, addr=0x7f610f781c80, load , size=128, unknown  status = IN_PARTITION_DRAM (26651), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24652 n_act=1093 n_pre=1077 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9594 n_write=9600 n_wr_bk=0 bw_util=0.8417
n_activity=43071 dram_eff=0.8913
bk0: 702a 13927i bk1: 700a 13801i bk2: 640a 14657i bk3: 640a 14558i bk4: 576a 17312i bk5: 576a 17229i bk6: 576a 17264i bk7: 576a 17110i bk8: 576a 16468i bk9: 576a 16222i bk10: 576a 16984i bk11: 576a 17217i bk12: 576a 18052i bk13: 576a 17619i bk14: 576a 19430i bk15: 576a 19197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772292
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.544583
Bank_Level_Parallism = 10.863365
Bank_Level_Parallism_Col = 10.486087
Bank_Level_Parallism_Ready = 6.015150
write_to_read_ratio_blp_rw_average = 0.472105
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841713 
total_CMD = 45607 
util_bw = 38388 
Wasted_Col = 4636 
Wasted_Row = 27 
Idle = 2556 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 1020 
WTRc_limit = 21811 
RTWc_limit = 21396 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21811 
RTWc_limit_alone = 21396 

Commands details: 
total_CMD = 45607 
n_nop = 24652 
Read = 0 
Write = 9600 
L2_Alloc = 9594 
L2_WB = 0 
n_act = 1093 
n_pre = 1077 
n_ref = 0 
n_req = 4800 
total_req = 19194 

Dual Bus Interface Util: 
issued_total_row = 2170 
issued_total_col = 19194 
Row_Bus_Util =  0.047580 
CoL_Bus_Util = 0.420856 
Either_Row_CoL_Bus_Util = 0.459469 
Issued_on_Two_Bus_Simul_Util = 0.008968 
issued_two_Eff = 0.019518 
queue_avg = 51.833557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24578 n_act=1144 n_pre=1128 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.842
n_activity=43050 dram_eff=0.892
bk0: 704a 13280i bk1: 704a 13107i bk2: 640a 14477i bk3: 640a 14238i bk4: 576a 17407i bk5: 576a 17359i bk6: 576a 17653i bk7: 576a 17180i bk8: 576a 17255i bk9: 576a 17305i bk10: 576a 18060i bk11: 576a 17517i bk12: 576a 18411i bk13: 576a 18234i bk14: 576a 18742i bk15: 576a 18626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761667
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.524167
Bank_Level_Parallism = 10.826531
Bank_Level_Parallism_Col = 10.428163
Bank_Level_Parallism_Ready = 5.950150
write_to_read_ratio_blp_rw_average = 0.468969
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841976 
total_CMD = 45607 
util_bw = 38400 
Wasted_Col = 4618 
Wasted_Row = 12 
Idle = 2577 

BW Util Bottlenecks: 
RCDc_limit = 3 
RCDWRc_limit = 1024 
WTRc_limit = 21897 
RTWc_limit = 20993 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21897 
RTWc_limit_alone = 20993 

Commands details: 
total_CMD = 45607 
n_nop = 24578 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1144 
n_pre = 1128 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2272 
issued_total_col = 19200 
Row_Bus_Util =  0.049817 
CoL_Bus_Util = 0.420988 
Either_Row_CoL_Bus_Util = 0.461091 
Issued_on_Two_Bus_Simul_Util = 0.009713 
issued_two_Eff = 0.021066 
queue_avg = 51.454952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.455
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24671 n_act=1140 n_pre=1124 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.842
n_activity=42585 dram_eff=0.9017
bk0: 704a 11095i bk1: 704a 11095i bk2: 640a 13302i bk3: 640a 13374i bk4: 576a 15488i bk5: 576a 15429i bk6: 576a 16930i bk7: 576a 17000i bk8: 576a 17599i bk9: 576a 17399i bk10: 576a 15158i bk11: 576a 15028i bk12: 576a 14788i bk13: 576a 14846i bk14: 576a 15986i bk15: 576a 16207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762500
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.525833
Bank_Level_Parallism = 11.601024
Bank_Level_Parallism_Col = 11.183644
Bank_Level_Parallism_Ready = 6.322539
write_to_read_ratio_blp_rw_average = 0.468061
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841976 
total_CMD = 45607 
util_bw = 38400 
Wasted_Col = 4170 
Wasted_Row = 5 
Idle = 3032 

BW Util Bottlenecks: 
RCDc_limit = 10 
RCDWRc_limit = 923 
WTRc_limit = 21672 
RTWc_limit = 21371 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21672 
RTWc_limit_alone = 21371 

Commands details: 
total_CMD = 45607 
n_nop = 24671 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1140 
n_pre = 1124 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2264 
issued_total_col = 19200 
Row_Bus_Util =  0.049642 
CoL_Bus_Util = 0.420988 
Either_Row_CoL_Bus_Util = 0.459052 
Issued_on_Two_Bus_Simul_Util = 0.011577 
issued_two_Eff = 0.025220 
queue_avg = 58.369812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.3698
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45607 n_nop=24669 n_act=1151 n_pre=1135 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.842
n_activity=42483 dram_eff=0.9039
bk0: 704a 11233i bk1: 704a 11160i bk2: 640a 11645i bk3: 640a 11535i bk4: 576a 13878i bk5: 576a 13798i bk6: 576a 13964i bk7: 576a 14093i bk8: 576a 14694i bk9: 576a 14897i bk10: 576a 14831i bk11: 576a 14701i bk12: 576a 15327i bk13: 576a 15248i bk14: 576a 15709i bk15: 576a 15617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760208
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.520833
Bank_Level_Parallism = 12.063736
Bank_Level_Parallism_Col = 11.644492
Bank_Level_Parallism_Ready = 6.553296
write_to_read_ratio_blp_rw_average = 0.469572
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.841976 
total_CMD = 45607 
util_bw = 38400 
Wasted_Col = 4070 
Wasted_Row = 3 
Idle = 3134 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 872 
WTRc_limit = 21691 
RTWc_limit = 21707 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21691 
RTWc_limit_alone = 21707 

Commands details: 
total_CMD = 45607 
n_nop = 24669 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1151 
n_pre = 1135 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 2286 
issued_total_col = 19200 
Row_Bus_Util =  0.050124 
CoL_Bus_Util = 0.420988 
Either_Row_CoL_Bus_Util = 0.459096 
Issued_on_Two_Bus_Simul_Util = 0.012016 
issued_two_Eff = 0.026173 
queue_avg = 57.671982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 16
L2_cache_bank[1]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 16
L2_cache_bank[2]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[3]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[4]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[5]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[6]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[7]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
L2_cache_bank[8]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[9]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[10]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[11]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[12]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[13]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[14]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
L2_total_cache_accesses = 19240
L2_total_cache_misses = 19202
L2_total_cache_miss_rate = 0.9980
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 260
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 260
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=19400
icnt_total_pkts_simt_to_mem=96040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 77.7679
	minimum = 6
	maximum = 2171
Network latency average = 56.0365
	minimum = 6
	maximum = 2020
Slowest packet = 1144
Flit latency average = 70.5203
	minimum = 6
	maximum = 2016
Slowest flit = 83570
Fragmentation average = 4.02773
	minimum = 0
	maximum = 1421
Injected packet rate average = 0.0156668
	minimum = 0 (at node 36)
	maximum = 0.0248356 (at node 20)
Accepted packet rate average = 0.0156668
	minimum = 0 (at node 36)
	maximum = 0.0248356 (at node 20)
Injected flit rate average = 0.0470004
	minimum = 0 (at node 36)
	maximum = 0.117297 (at node 8)
Accepted flit rate average= 0.0470004
	minimum = 0 (at node 36)
	maximum = 0.12255 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 77.7679 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2171 (1 samples)
Network latency average = 56.0365 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2020 (1 samples)
Flit latency average = 70.5203 (1 samples)
	minimum = 6 (1 samples)
	maximum = 2016 (1 samples)
Fragmentation average = 4.02773 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1421 (1 samples)
Injected packet rate average = 0.0156668 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0248356 (1 samples)
Accepted packet rate average = 0.0156668 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0248356 (1 samples)
Injected flit rate average = 0.0470004 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.117297 (1 samples)
Accepted flit rate average = 0.0470004 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.12255 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 175542 (inst/sec)
gpgpu_simulation_rate = 1903 (cycle/sec)
gpgpu_silicon_slowdown = 844456x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 6725
gpu_sim_insn = 1536000
gpu_ipc =     228.4015
gpu_tot_sim_cycle = 33377
gpu_tot_sim_insn = 3993600
gpu_tot_ipc =     119.6513
gpu_tot_issued_cta = 200
gpu_occupancy = 67.6227% 
gpu_tot_occupancy = 64.9249% 
max_total_param_size = 0
gpu_stall_dramfull = 171826
gpu_stall_icnt2sh    = 47529
partiton_level_parallism =       1.9033
partiton_level_parallism_total  =       0.9599
partiton_level_parallism_util =       3.2479
partiton_level_parallism_util_total  =       3.0503
L2_BW  =     180.4067 GB/Sec
L2_BW_total  =      90.9872 GB/Sec
gpu_total_sim_rate=221866

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64000
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8585
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8585
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8585
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
110, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 110, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 3993600
gpgpu_n_tot_w_icount = 124800
gpgpu_n_stall_shd_mem = 545790
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6400
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:987660	W0_Idle:138259	W0_Scoreboard:45054	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:124800
single_issue_nums: WS0:52648	WS1:52642	
dual_issue_nums: WS0:4876	WS1:4879	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51200 {8:6400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3481600 {136:25600,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 870400 {136:6400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3837 
max_icnt2mem_latency = 1179 
maxmrqlatency = 2462 
max_icnt2sh_latency = 210 
averagemflatency = 720 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 298 
avg_icnt2sh_latency = 9 
mrq_lat_table:4195 	49 	288 	972 	1503 	3452 	5616 	8694 	10569 	7055 	1425 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6383 	7306 	10367 	7442 	502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	362 	14554 	6044 	3444 	2306 	1848 	2113 	1362 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24059 	3259 	3104 	945 	546 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	3 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        20        32        32        32        32        14        14        32        32        28        28        10        10        14        14 
dram[1]:        22        22        28        28        30        30        18        18        32        32        26        26        12        14        16        16 
dram[2]:        18        18        32        32        28        28        20        20        32        32        30        30        12        12        14        16 
dram[3]:        18        18        32        32        30        30        16        16        32        32        26        26        12        12        20        16 
dram[4]:        20        20        32        32        32        32        20        20        30        30        30        30        10        10        18        18 
dram[5]:        22        22        32        32        32        32        16        16        32        32        30        30        12        14        16        16 
dram[6]:        18        18        30        30        30        30        30        30        32        32        30        30        14        14        16        16 
dram[7]:        22        22        30        30        28        28        30        30        32        32        32        32        16        16        10        10 
maximum service time to same row:
dram[0]:      1340      1341      3714      3565      2020      2020      2086      2082      2012      2011      3830      3840      4022      4024      4256      4266 
dram[1]:      2916      2916      1760      1744      2057      2058      2406      2391      2381      2367      3174      3174      3756      3702      2881      2875 
dram[2]:      1420      1421      2536      2325      1820      1809      2302      2295      1984      1978      3817      3810      2665      2650      3023      3010 
dram[3]:      2989      2952      2102      2033      2337      2341      1734      1728      3447      3470      3426      3426      3655      3655      3123      3117 
dram[4]:      1633      1622      2218      2212      2002      2020      2055      2048      2016      2007      3811      3796      3970      3961      3598      3589 
dram[5]:      1830      1870      1791      1837      2336      2346      1882      1877      2209      2195      3434      3429      4453      4464      5446      5436 
dram[6]:      1271      1269      1660      1775      1921      1885      1883      1867      1974      2077      3810      3815      4350      4408      4220      4212 
dram[7]:      2781      2786      1796      1774      1668      1678      1839      1830      1977      1968      3759      3780      4385      4377      4085      4076 
average row accesses per activate:
dram[0]:  5.642857  5.808824  8.818182  8.255320  4.539474  4.539474  3.839081  3.976191  4.209302  4.258823  4.750000  4.893939  3.759494  3.907895  4.214286  4.338235 
dram[1]:  4.231579  4.276596  7.132075  7.132075  5.830509  5.830509  6.222222  6.222222  4.959459  5.027397  4.310811  4.253334  3.337079  3.413793  4.523077  4.523077 
dram[2]:  5.280000  5.351351  6.890909  7.018518  4.602740  4.480000  3.772727  3.860465  4.666667  4.727273  5.701755  5.701755  3.558140  3.558140  3.831169  3.881579 
dram[3]:  4.000000  4.040404  6.684210  6.684210  5.650000  5.467742  5.338710  5.338710  4.670886  4.612500  4.337838  4.223684  3.230769  3.266667  4.304348  4.304348 
dram[4]:  4.568182  4.620690  6.015625  6.209677  4.842857  4.774648  4.202532  4.098765  4.945206  4.750000  5.872727  5.872727  3.390805  3.470588  4.698413  4.698413 
dram[5]:  4.218750  4.402174  5.647059  5.761194  5.564516  5.655738  4.732394  4.869565  4.232558  4.439024  3.833333  3.788235  3.511905  3.782051  4.593750  4.593750 
dram[6]:  4.627907  4.627907  5.164383  5.236111  4.154762  4.308642  4.346154  4.291139  4.282353  4.282353  4.647887  4.676056  5.155172  5.155172  4.027778  4.084507 
dram[7]:  4.144330  4.187500  5.536232  5.536232  5.862069  5.862069  5.184616  5.184616  4.705128  4.705128  3.860465  3.860465  4.333333  4.333333  3.448276  3.614458 
average row locality = 43852/9429 = 4.650758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       824       824       820       820       724       724       696       696       788       788       652       652       600       600       596       596 
dram[1]:       848       848       800       800       720       720       704       704       792       792       640       640       600       600       592       592 
dram[2]:       824       824       796       796       700       700       692       692       792       792       664       664       624       624       596       596 
dram[3]:       840       840       800       800       708       708       688       688       792       792       644       644       592       592       600       600 
dram[4]:       844       844       812       812       708       708       692       692       784       784       652       652       596       596       604       604 
dram[5]:       852       852       804       808       720       720       704       704       780       780       652       652       592       592       592       592 
dram[6]:       836       836       796       796       736       736       708       708       792       792       672       676       600       600       584       584 
dram[7]:       844       844       796       796       716       716       700       700       788       788       676       676       604       604       608       608 
total dram reads = 91192
bank skew: 852/584 = 1.46
chip skew: 11464/11328 = 1.01
number of total write accesses:
dram[0]:       756       756       732       732       656       656       640       640       660       660       640       640       588       588       584       584 
dram[1]:       760       760       712       712       656       656       640       640       676       676       636       636       588       588       584       584 
dram[2]:       760       760       720       720       644       644       636       636       664       664       636       636       600       600       584       584 
dram[3]:       760       760       724       724       648       648       636       636       684       684       640       640       584       584       588       588 
dram[4]:       764       764       728       728       648       648       636       636       660       660       640       640       584       584       580       580 
dram[5]:       768       768       732       736       660       660       640       640       676       676       636       636       588       588       584       584 
dram[6]:       756       756       712       712       660       660       648       648       664       664       648       652       596       596       576       576 
dram[7]:       764       764       732       732       644       644       648       648       680       680       652       652       592       592       592       592 
total dram writes = 84216
bank skew: 768/576 = 1.33
chip skew: 10608/10480 = 1.01
average mf latency per bank:
dram[0]:        154       157       170       172       132       137       128       132       114       119       143       150       127       136       136       140
dram[1]:        129       133       182       188       150       156       148       153       122       127       129       133       130       133       137       143
dram[2]:        138       140       155       155       123       125       113       114       114       111       140       138       111       111       121       119
dram[3]:        102       105       129       133       112       113       116       120       100       107       106       109        97       101       110       115
dram[4]:        110       112       118       123       104       107       100        99        93        96       117       119       102       107       117       123
dram[5]:         94        97       110       115       109       111       104       108        92        95        88        92       101       105       114       118
dram[6]:        151       159       153       161       144       149       148       157       134       141       166       177       214       228       171       182
dram[7]:        136       143       139       144       145       151       137       141       130       135       133       140       167       174       137       144
maximum mf latency per bank:
dram[0]:       2170      2323      2714      2782      2084      2131      1675      1814      1732      1848      2795      3403      1734      1886      2053      2061
dram[1]:       2037      2045      3611      3710      2153      2466      2126      2156      1917      2151      2219      1943      1856      1929      1882      2214
dram[2]:       2309      2322      2458      2450      2568      2576      1698      1722      2072      1994      2528      2133      1752      1862      1622      1764
dram[3]:       1975      1986      2614      2627      1820      1855      1493      1741      1835      1843      1698      1709      1360      1368      1937      1901
dram[4]:       2009      2093      2317      2334      1704      1860      1607      1632      1582      1431      2062      2071      1504      1516      1809      1824
dram[5]:       1591      1599      2384      2389      2569      1923      1980      1988      1746      1661      1304      1313      1635      1645      1646      2043
dram[6]:       2217      2225      2195      2313      2215      2224      2690      3002      2382      2390      2609      2669      3830      3837      1929      2176
dram[7]:       2865      2873      2074      2119      2071      2079      2004      2011      1976      2430      2650      2647      3170      3521      1848      2195
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33386 n_act=1150 n_pre=1134 n_ref_event=0 n_req=5478 n_rd=888 n_rd_L2_A=10512 n_write=10512 n_wr_bk=0 bw_util=0.7673
n_activity=48898 dram_eff=0.8962
bk0: 824a 19738i bk1: 824a 19407i bk2: 820a 19135i bk3: 820a 19615i bk4: 724a 23143i bk5: 724a 23019i bk6: 696a 22780i bk7: 696a 22664i bk8: 788a 23074i bk9: 788a 22750i bk10: 652a 24024i bk11: 652a 23586i bk12: 600a 26877i bk13: 600a 26806i bk14: 596a 29534i bk15: 596a 28922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790069
Row_Buffer_Locality_read = 0.987368
Row_Buffer_Locality_write = 0.576104
Bank_Level_Parallism = 11.161221
Bank_Level_Parallism_Col = 10.812440
Bank_Level_Parallism_Ready = 6.167369
write_to_read_ratio_blp_rw_average = 0.464089
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.767281 
total_CMD = 57116 
util_bw = 43824 
Wasted_Col = 4913 
Wasted_Row = 57 
Idle = 8322 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 882 
WTRc_limit = 23989 
RTWc_limit = 23812 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 23989 
RTWc_limit_alone = 23812 

Commands details: 
total_CMD = 57116 
n_nop = 33386 
Read = 888 
Write = 10512 
L2_Alloc = 10512 
L2_WB = 0 
n_act = 1150 
n_pre = 1134 
n_ref = 0 
n_req = 5478 
total_req = 21912 

Dual Bus Interface Util: 
issued_total_row = 2284 
issued_total_col = 21912 
Row_Bus_Util =  0.039989 
CoL_Bus_Util = 0.383640 
Either_Row_CoL_Bus_Util = 0.415470 
Issued_on_Two_Bus_Simul_Util = 0.008159 
issued_two_Eff = 0.019638 
queue_avg = 51.391537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33418 n_act=1123 n_pre=1107 n_ref_event=0 n_req=5474 n_rd=888 n_rd_L2_A=10504 n_write=10504 n_wr_bk=0 bw_util=0.7667
n_activity=48991 dram_eff=0.8939
bk0: 848a 20667i bk1: 848a 20136i bk2: 800a 20957i bk3: 800a 20864i bk4: 720a 23960i bk5: 720a 23746i bk6: 704a 23608i bk7: 704a 23099i bk8: 792a 23554i bk9: 792a 23177i bk10: 640a 24544i bk11: 640a 24349i bk12: 600a 28187i bk13: 600a 28791i bk14: 592a 28804i bk15: 592a 28859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794848
Row_Buffer_Locality_read = 0.984902
Row_Buffer_Locality_write = 0.588728
Bank_Level_Parallism = 10.889378
Bank_Level_Parallism_Col = 10.558670
Bank_Level_Parallism_Ready = 6.065131
write_to_read_ratio_blp_rw_average = 0.460909
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.766720 
total_CMD = 57116 
util_bw = 43792 
Wasted_Col = 5028 
Wasted_Row = 59 
Idle = 8237 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 976 
WTRc_limit = 24161 
RTWc_limit = 23598 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24161 
RTWc_limit_alone = 23598 

Commands details: 
total_CMD = 57116 
n_nop = 33418 
Read = 888 
Write = 10504 
L2_Alloc = 10504 
L2_WB = 0 
n_act = 1123 
n_pre = 1107 
n_ref = 0 
n_req = 5474 
total_req = 21896 

Dual Bus Interface Util: 
issued_total_row = 2230 
issued_total_col = 21896 
Row_Bus_Util =  0.039043 
CoL_Bus_Util = 0.383360 
Either_Row_CoL_Bus_Util = 0.414910 
Issued_on_Two_Bus_Simul_Util = 0.007494 
issued_two_Eff = 0.018061 
queue_avg = 50.883430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33369 n_act=1174 n_pre=1158 n_ref_event=0 n_req=5466 n_rd=888 n_rd_L2_A=10488 n_write=10488 n_wr_bk=0 bw_util=0.7656
n_activity=49009 dram_eff=0.8922
bk0: 824a 21413i bk1: 824a 21139i bk2: 796a 20256i bk3: 796a 20464i bk4: 700a 24360i bk5: 700a 24146i bk6: 692a 23975i bk7: 692a 23755i bk8: 792a 23074i bk9: 792a 23107i bk10: 664a 24006i bk11: 664a 23892i bk12: 624a 27345i bk13: 624a 27218i bk14: 596a 29885i bk15: 596a 29769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785218
Row_Buffer_Locality_read = 0.991561
Row_Buffer_Locality_write = 0.561404
Bank_Level_Parallism = 10.878921
Bank_Level_Parallism_Col = 10.527197
Bank_Level_Parallism_Ready = 6.064736
write_to_read_ratio_blp_rw_average = 0.455929
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.765600 
total_CMD = 57116 
util_bw = 43728 
Wasted_Col = 5107 
Wasted_Row = 54 
Idle = 8227 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 1041 
WTRc_limit = 24405 
RTWc_limit = 23224 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24405 
RTWc_limit_alone = 23224 

Commands details: 
total_CMD = 57116 
n_nop = 33369 
Read = 888 
Write = 10488 
L2_Alloc = 10488 
L2_WB = 0 
n_act = 1174 
n_pre = 1158 
n_ref = 0 
n_req = 5466 
total_req = 21864 

Dual Bus Interface Util: 
issued_total_row = 2332 
issued_total_col = 21864 
Row_Bus_Util =  0.040829 
CoL_Bus_Util = 0.382800 
Either_Row_CoL_Bus_Util = 0.415768 
Issued_on_Two_Bus_Simul_Util = 0.007861 
issued_two_Eff = 0.018908 
queue_avg = 47.651394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.6514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33373 n_act=1187 n_pre=1171 n_ref_event=0 n_req=5464 n_rd=800 n_rd_L2_A=10528 n_write=10528 n_wr_bk=0 bw_util=0.7653
n_activity=49105 dram_eff=0.8902
bk0: 840a 20772i bk1: 840a 20536i bk2: 800a 20847i bk3: 800a 20590i bk4: 708a 24854i bk5: 708a 24523i bk6: 688a 24338i bk7: 688a 24220i bk8: 792a 23284i bk9: 792a 22880i bk10: 644a 24410i bk11: 644a 24735i bk12: 592a 28550i bk13: 592a 28200i bk14: 600a 29157i bk15: 600a 29201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782760
Row_Buffer_Locality_read = 0.987641
Row_Buffer_Locality_write = 0.562310
Bank_Level_Parallism = 10.795468
Bank_Level_Parallism_Col = 10.452229
Bank_Level_Parallism_Ready = 6.004816
write_to_read_ratio_blp_rw_average = 0.460677
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.765320 
total_CMD = 57116 
util_bw = 43712 
Wasted_Col = 5147 
Wasted_Row = 104 
Idle = 8153 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 1051 
WTRc_limit = 24008 
RTWc_limit = 23528 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24008 
RTWc_limit_alone = 23528 

Commands details: 
total_CMD = 57116 
n_nop = 33373 
Read = 800 
Write = 10528 
L2_Alloc = 10528 
L2_WB = 0 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 5464 
total_req = 21856 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 21856 
Row_Bus_Util =  0.041284 
CoL_Bus_Util = 0.382660 
Either_Row_CoL_Bus_Util = 0.415698 
Issued_on_Two_Bus_Simul_Util = 0.008246 
issued_two_Eff = 0.019837 
queue_avg = 48.189877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.1899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33380 n_act=1159 n_pre=1143 n_ref_event=0 n_req=5466 n_rd=904 n_rd_L2_A=10480 n_write=10480 n_wr_bk=0 bw_util=0.7656
n_activity=48972 dram_eff=0.8929
bk0: 844a 21690i bk1: 844a 21471i bk2: 812a 20998i bk3: 812a 20786i bk4: 708a 24787i bk5: 708a 24278i bk6: 692a 24547i bk7: 692a 24308i bk8: 784a 23003i bk9: 784a 22651i bk10: 652a 24857i bk11: 652a 25105i bk12: 596a 29059i bk13: 596a 28520i bk14: 604a 30405i bk15: 604a 29988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787962
Row_Buffer_Locality_read = 0.986648
Row_Buffer_Locality_write = 0.572137
Bank_Level_Parallism = 10.705211
Bank_Level_Parallism_Col = 10.353074
Bank_Level_Parallism_Ready = 5.988782
write_to_read_ratio_blp_rw_average = 0.459377
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.765600 
total_CMD = 57116 
util_bw = 43728 
Wasted_Col = 5105 
Wasted_Row = 39 
Idle = 8244 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 1038 
WTRc_limit = 23826 
RTWc_limit = 23560 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 23826 
RTWc_limit_alone = 23560 

Commands details: 
total_CMD = 57116 
n_nop = 33380 
Read = 904 
Write = 10480 
L2_Alloc = 10480 
L2_WB = 0 
n_act = 1159 
n_pre = 1143 
n_ref = 0 
n_req = 5466 
total_req = 21864 

Dual Bus Interface Util: 
issued_total_row = 2302 
issued_total_col = 21864 
Row_Bus_Util =  0.040304 
CoL_Bus_Util = 0.382800 
Either_Row_CoL_Bus_Util = 0.415575 
Issued_on_Two_Bus_Simul_Util = 0.007529 
issued_two_Eff = 0.018116 
queue_avg = 45.970955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33203 n_act=1213 n_pre=1197 n_ref_event=0 n_req=5492 n_rd=824 n_rd_L2_A=10572 n_write=10572 n_wr_bk=0 bw_util=0.7692
n_activity=49488 dram_eff=0.8878
bk0: 852a 22343i bk1: 852a 21908i bk2: 804a 21408i bk3: 808a 21002i bk4: 720a 24203i bk5: 720a 24172i bk6: 704a 25254i bk7: 704a 24813i bk8: 780a 24162i bk9: 780a 24293i bk10: 652a 26085i bk11: 652a 25602i bk12: 592a 29094i bk13: 592a 29004i bk14: 592a 29709i bk15: 592a 29606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779133
Row_Buffer_Locality_read = 0.985960
Row_Buffer_Locality_write = 0.556186
Bank_Level_Parallism = 10.478177
Bank_Level_Parallism_Col = 10.115829
Bank_Level_Parallism_Ready = 5.827032
write_to_read_ratio_blp_rw_average = 0.459696
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769242 
total_CMD = 57116 
util_bw = 43936 
Wasted_Col = 5355 
Wasted_Row = 51 
Idle = 7774 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 1049 
WTRc_limit = 24131 
RTWc_limit = 23127 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24131 
RTWc_limit_alone = 23127 

Commands details: 
total_CMD = 57116 
n_nop = 33203 
Read = 824 
Write = 10572 
L2_Alloc = 10572 
L2_WB = 0 
n_act = 1213 
n_pre = 1197 
n_ref = 0 
n_req = 5492 
total_req = 21968 

Dual Bus Interface Util: 
issued_total_row = 2410 
issued_total_col = 21968 
Row_Bus_Util =  0.042195 
CoL_Bus_Util = 0.384621 
Either_Row_CoL_Bus_Util = 0.418674 
Issued_on_Two_Bus_Simul_Util = 0.008141 
issued_two_Eff = 0.019445 
queue_avg = 45.878456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.8785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33277 n_act=1210 n_pre=1194 n_ref_event=0 n_req=5494 n_rd=928 n_rd_L2_A=10524 n_write=10524 n_wr_bk=0 bw_util=0.7695
n_activity=48953 dram_eff=0.8978
bk0: 836a 19011i bk1: 836a 18694i bk2: 796a 20231i bk3: 796a 19897i bk4: 736a 21671i bk5: 736a 21614i bk6: 708a 23892i bk7: 708a 23913i bk8: 792a 24651i bk9: 792a 24157i bk10: 672a 22890i bk11: 676a 22689i bk12: 600a 25254i bk13: 600a 25279i bk14: 584a 27378i bk15: 584a 27623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779760
Row_Buffer_Locality_read = 0.986029
Row_Buffer_Locality_write = 0.555302
Bank_Level_Parallism = 11.274027
Bank_Level_Parallism_Col = 10.899211
Bank_Level_Parallism_Ready = 6.237587
write_to_read_ratio_blp_rw_average = 0.457484
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769522 
total_CMD = 57116 
util_bw = 43952 
Wasted_Col = 4844 
Wasted_Row = 56 
Idle = 8264 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 946 
WTRc_limit = 23774 
RTWc_limit = 23518 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 23774 
RTWc_limit_alone = 23518 

Commands details: 
total_CMD = 57116 
n_nop = 33277 
Read = 928 
Write = 10524 
L2_Alloc = 10524 
L2_WB = 0 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 5494 
total_req = 21976 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 21976 
Row_Bus_Util =  0.042090 
CoL_Bus_Util = 0.384761 
Either_Row_CoL_Bus_Util = 0.417379 
Issued_on_Two_Bus_Simul_Util = 0.009472 
issued_two_Eff = 0.022694 
queue_avg = 51.445969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57116 n_nop=33198 n_act=1213 n_pre=1197 n_ref_event=0 n_req=5518 n_rd=856 n_rd_L2_A=10608 n_write=10608 n_wr_bk=0 bw_util=0.7729
n_activity=48984 dram_eff=0.9012
bk0: 844a 19680i bk1: 844a 19221i bk2: 796a 18068i bk3: 796a 18006i bk4: 716a 21186i bk5: 716a 20947i bk6: 700a 20821i bk7: 700a 20811i bk8: 788a 20446i bk9: 788a 20497i bk10: 676a 22199i bk11: 676a 22206i bk12: 604a 25844i bk13: 604a 25827i bk14: 608a 26300i bk15: 608a 26160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780174
Row_Buffer_Locality_read = 0.987788
Row_Buffer_Locality_write = 0.555807
Bank_Level_Parallism = 11.689711
Bank_Level_Parallism_Col = 11.316864
Bank_Level_Parallism_Ready = 6.469489
write_to_read_ratio_blp_rw_average = 0.456641
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.772883 
total_CMD = 57116 
util_bw = 44144 
Wasted_Col = 4691 
Wasted_Row = 51 
Idle = 8230 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 903 
WTRc_limit = 24004 
RTWc_limit = 23975 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24004 
RTWc_limit_alone = 23975 

Commands details: 
total_CMD = 57116 
n_nop = 33198 
Read = 856 
Write = 10608 
L2_Alloc = 10608 
L2_WB = 0 
n_act = 1213 
n_pre = 1197 
n_ref = 0 
n_req = 5518 
total_req = 22072 

Dual Bus Interface Util: 
issued_total_row = 2410 
issued_total_col = 22072 
Row_Bus_Util =  0.042195 
CoL_Bus_Util = 0.386442 
Either_Row_CoL_Bus_Util = 0.418762 
Issued_on_Two_Bus_Simul_Util = 0.009875 
issued_two_Eff = 0.023581 
queue_avg = 50.689754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.6898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2020, Miss = 1425, Miss_rate = 0.705, Pending_hits = 19, Reservation_fails = 21
L2_cache_bank[1]: Access = 2020, Miss = 1425, Miss_rate = 0.705, Pending_hits = 19, Reservation_fails = 24
L2_cache_bank[2]: Access = 2000, Miss = 1424, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[3]: Access = 2000, Miss = 1424, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[4]: Access = 2000, Miss = 1422, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[5]: Access = 2000, Miss = 1422, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 34
L2_cache_bank[6]: Access = 2000, Miss = 1416, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[7]: Access = 2000, Miss = 1416, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[8]: Access = 2000, Miss = 1423, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 10
L2_cache_bank[9]: Access = 2000, Miss = 1423, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[10]: Access = 2000, Miss = 1424, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[11]: Access = 2000, Miss = 1425, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[12]: Access = 2000, Miss = 1431, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[13]: Access = 2000, Miss = 1432, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[14]: Access = 2000, Miss = 1433, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 25
L2_cache_bank[15]: Access = 2000, Miss = 1433, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 21
L2_total_cache_accesses = 32040
L2_total_cache_misses = 22798
L2_total_cache_miss_rate = 0.7115
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 308
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 308
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.171

icnt_total_pkts_mem_to_simt=57800
icnt_total_pkts_simt_to_mem=134440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.4395
	minimum = 6
	maximum = 2171
Network latency average = 50.4421
	minimum = 6
	maximum = 2020
Slowest packet = 1144
Flit latency average = 54.6658
	minimum = 6
	maximum = 2016
Slowest flit = 83570
Fragmentation average = 2.64293
	minimum = 0
	maximum = 1421
Injected packet rate average = 0.0208326
	minimum = 0 (at node 36)
	maximum = 0.0328354 (at node 20)
Accepted packet rate average = 0.0208326
	minimum = 0 (at node 36)
	maximum = 0.0328354 (at node 20)
Injected flit rate average = 0.0624978
	minimum = 0 (at node 36)
	maximum = 0.131114 (at node 8)
Accepted flit rate average= 0.0624978
	minimum = 0 (at node 36)
	maximum = 0.136868 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 75.6037 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2171 (2 samples)
Network latency average = 53.2393 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2020 (2 samples)
Flit latency average = 62.593 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2016 (2 samples)
Fragmentation average = 3.33533 (2 samples)
	minimum = 0 (2 samples)
	maximum = 1421 (2 samples)
Injected packet rate average = 0.0182497 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0288355 (2 samples)
Accepted packet rate average = 0.0182497 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0288355 (2 samples)
Injected flit rate average = 0.0547491 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.124206 (2 samples)
Accepted flit rate average = 0.0547491 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.129709 (2 samples)
Injected packet size average = 3 (2 samples)
Accepted packet size average = 3 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 221866 (inst/sec)
gpgpu_simulation_rate = 1854 (cycle/sec)
gpgpu_silicon_slowdown = 866774x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 9630
gpu_sim_insn = 1638400
gpu_ipc =     170.1350
gpu_tot_sim_cycle = 43007
gpu_tot_sim_insn = 5632000
gpu_tot_ipc =     130.9554
gpu_tot_issued_cta = 300
gpu_occupancy = 69.6304% 
gpu_tot_occupancy = 65.9670% 
max_total_param_size = 0
gpu_stall_dramfull = 237068
gpu_stall_icnt2sh    = 71391
partiton_level_parallism =       1.3292
partiton_level_parallism_total  =       1.0426
partiton_level_parallism_util =       3.1465
partiton_level_parallism_util_total  =       3.0771
L2_BW  =     125.9850 GB/Sec
L2_BW_total  =      98.8238 GB/Sec
gpu_total_sim_rate=234666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 89600
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0214
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8585
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8585
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 89600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8585
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
164, 165, 165, 165, 165, 165, 165, 165, 165, 165, 165, 165, 165, 165, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 164, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 121, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 5632000
gpgpu_n_tot_w_icount = 176000
gpgpu_n_stall_shd_mem = 680946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12800
gpgpu_n_mem_write_global = 32000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1176854	W0_Idle:229164	W0_Scoreboard:86009	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:176000
single_issue_nums: WS0:71844	WS1:71842	
dual_issue_nums: WS0:8078	WS1:8079	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102400 {8:12800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4352000 {136:32000,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1740800 {136:12800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256000 {8:32000,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3837 
max_icnt2mem_latency = 1179 
maxmrqlatency = 2462 
max_icnt2sh_latency = 210 
averagemflatency = 698 
avg_icnt2mem_latency = 93 
avg_mrq_latency = 302 
avg_icnt2sh_latency = 9 
mrq_lat_table:5181 	59 	347 	1174 	1827 	4166 	6958 	11267 	14666 	9293 	1668 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8012 	11547 	15069 	9563 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	545 	17871 	8807 	5042 	3501 	3513 	3845 	1709 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31284 	6638 	5024 	1214 	553 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	6 	51 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        30        30        32        32 
dram[1]:        32        32        28        28        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      2440      2302      3714      3565      2825      2832      2744      2859      3020      3086      3830      3840      4022      4024      4466      4542 
dram[1]:      2916      2916      1760      1744      3034      3029      2854      2850      3180      3175      3174      3174      3756      3702      4476      4467 
dram[2]:      2753      2753      2536      2325      3037      3034      2856      2866      3279      3283      3817      3810      3174      3185      3781      3781 
dram[3]:      2989      2952      2102      2033      3050      3046      2854      2834      3447      3470      3426      3426      3655      3655      4465      4462 
dram[4]:      2623      2605      2218      2212      2731      2726      2772      2763      3189      3256      3811      3796      3970      3961      4568      4556 
dram[5]:      2748      2749      2327      2321      3009      3003      2892      2877      3122      3117      3434      3429      4453      4464      5446      5436 
dram[6]:      2652      2652      1740      1775      2965      2968      2792      2785      3163      3198      3810      3815      4350      4408      4220      4212 
dram[7]:      2781      2786      1796      2476      3069      3064      2897      2885      3016      3010      3759      3780      4385      4377      4340      4335 
average row accesses per activate:
dram[0]:  6.973333  7.164383 10.083333  9.490196  5.582278  5.582278  4.777778  4.942529  5.146068  5.204545  5.901409  6.072464  4.678571  4.851852  5.356164  5.507042 
dram[1]:  5.247525  5.300000  7.770492  7.770492  7.096774  7.096774  7.578948  7.578948  6.012987  6.092105  5.389610  5.320513  4.271739  4.366667  5.735294  5.735294 
dram[2]:  6.390244  6.469136  7.786885  7.916667  5.684210  5.538462  4.703297  4.808989  5.679012  5.750000  7.016667  7.016667  4.516854  4.516854  4.887500  4.949367 
dram[3]:  5.028572  5.076923  7.819672  7.819672  6.904762  6.692307  6.569231  6.569231  5.670732  5.602410  5.415585  5.278481  4.148936  4.193548  5.458333  5.458333 
dram[4]:  5.578948  5.638298  6.971014  7.179104  5.958904  5.878378  5.219512  5.095238  6.013158  5.784810  7.224138  7.224138  4.344444  4.443182  5.939394  5.939394 
dram[5]:  5.225490  5.438776  6.400000  6.513514  6.784616  6.890625  5.837838  6.000000  5.168540  5.411765  4.804598  4.750000  4.494253  4.827160  5.820896  5.820896 
dram[6]:  5.717391  5.717391  6.142857  6.223684  5.114943  5.297619  5.345679  5.280488  5.227273  5.227273  5.756757  5.783784  6.409836  6.409836  5.146667  5.216216 
dram[7]:  5.247525  5.300000  6.547945  6.638889  7.147541  7.147541  6.367647  6.367647  5.716049  5.716049  4.808989  4.808989  5.486111  5.486111  4.304348  4.500000 
average row locality = 56640/9900 = 5.721212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1080      1080      1012      1012       916       916       888       888       980       980       844       844       792       792       788       788 
dram[1]:      1104      1104       992       992       912       912       896       896       984       984       832       832       792       792       784       784 
dram[2]:      1080      1080       988       988       892       892       884       884       984       984       856       856       816       816       788       788 
dram[3]:      1096      1096       992       992       900       900       880       880       984       984       836       836       784       784       792       792 
dram[4]:      1100      1100      1004      1004       900       900       884       884       976       976       844       844       788       788       796       796 
dram[5]:      1108      1108       996      1000       912       912       896       896       972       972       844       844       784       784       784       784 
dram[6]:      1092      1092       988       988       928       928       896       896       984       984       864       868       784       784       776       776 
dram[7]:      1100      1100       988       988       908       908       892       892       980       980       868       868       796       796       800       800 
total dram reads = 116768
bank skew: 1108/776 = 1.43
chip skew: 14664/14528 = 1.01
number of total write accesses:
dram[0]:      1012      1012       924       924       848       848       832       832       852       852       832       832       780       780       776       776 
dram[1]:      1016      1016       904       904       848       848       832       832       868       868       828       828       780       780       776       776 
dram[2]:      1016      1016       912       912       836       836       828       828       856       856       828       828       792       792       776       776 
dram[3]:      1016      1016       916       916       840       840       828       828       876       876       832       832       776       776       780       780 
dram[4]:      1020      1020       920       920       840       840       828       828       852       852       832       832       776       776       772       772 
dram[5]:      1024      1024       924       928       852       852       832       832       868       868       828       828       780       780       776       776 
dram[6]:      1012      1012       904       904       852       852       836       836       856       856       840       844       780       780       768       768 
dram[7]:      1020      1020       924       924       836       836       840       840       872       872       844       844       784       784       784       784 
total dram writes = 109792
bank skew: 1024/768 = 1.33
chip skew: 13808/13680 = 1.01
average mf latency per bank:
dram[0]:        166       165       185       184       143       146       137       137       126       128       150       154       137       143       146       147
dram[1]:        144       148       191       195       153       159       149       153       128       133       139       144       135       138       146       151
dram[2]:        142       145       161       162       129       132       120       122       120       119       143       143       117       118       128       128
dram[3]:        122       125       146       150       121       122       121       126       109       115       120       122       110       116       122       127
dram[4]:        119       122       127       132       112       115       108       108       102       105       122       126       108       112       124       128
dram[5]:        114       117       130       135       120       123       111       115       102       105       104       107       110       114       124       127
dram[6]:        155       163       158       166       145       149       147       155       135       142       160       169       194       206       164       174
dram[7]:        147       154       155       160       145       151       138       142       133       138       138       145       164       169       141       147
maximum mf latency per bank:
dram[0]:       2504      2354      2714      2782      2084      2131      1708      1814      1732      1848      2795      3403      2439      2444      2053      2061
dram[1]:       2408      2490      3611      3710      2153      2466      2126      2156      1917      2151      2219      1943      1856      1929      1882      2214
dram[2]:       2309      2322      2458      2450      2568      2576      1698      1722      2072      1994      2528      2133      1752      1862      1622      1764
dram[3]:       2430      2438      2638      2646      1820      1855      1493      1741      1835      1843      1698      1709      1360      1525      1937      1901
dram[4]:       2009      2093      2317      2334      1704      1860      1607      1632      1582      1431      2062      2071      1504      1516      1809      1824
dram[5]:       2276      2284      2384      2389      2569      1923      1980      1988      1746      1661      1567      1576      1635      1645      1646      2043
dram[6]:       2302      2316      2411      2420      2215      2224      2690      3002      2382      2390      2609      2669      3830      3837      1929      2176
dram[7]:       2865      2873      2704      2123      2071      2079      2004      2011      1976      2430      2650      2647      3170      3521      1848      2195
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xf6c7800, atomic=0 1 entries : 0x55e8befe2b60 :  mf: uid=170421, sid06:w56, part=0, addr=0x7f610f6c7800, load , size=128, unknown  status = IN_PARTITION_DRAM (43006), 

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xf6c7880, atomic=0 1 entries : 0x55e8bf34d550 :  mf: uid=170420, sid06:w56, part=0, addr=0x7f610f6c7880, load , size=128, unknown  status = IN_PARTITION_DRAM (43006), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43371 n_act=1208 n_pre=1192 n_ref_event=0 n_req=7078 n_rd=888 n_rd_L2_A=13706 n_write=13712 n_wr_bk=0 bw_util=0.7692
n_activity=63132 dram_eff=0.8967
bk0: 1078a 23806i bk1: 1076a 23332i bk2: 1012a 25420i bk3: 1012a 25861i bk4: 916a 29404i bk5: 916a 29126i bk6: 888a 29429i bk7: 888a 29562i bk8: 980a 29609i bk9: 980a 29369i bk10: 844a 31353i bk11: 844a 30419i bk12: 792a 33699i bk13: 792a 33749i bk14: 788a 37080i bk15: 788a 36744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829330
Row_Buffer_Locality_read = 0.990137
Row_Buffer_Locality_write = 0.658110
Bank_Level_Parallism = 11.218341
Bank_Level_Parallism_Col = 10.939439
Bank_Level_Parallism_Ready = 6.197617
write_to_read_ratio_blp_rw_average = 0.468824
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769237 
total_CMD = 73595 
util_bw = 56612 
Wasted_Col = 6325 
Wasted_Row = 81 
Idle = 10577 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 942 
WTRc_limit = 31253 
RTWc_limit = 31135 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31253 
RTWc_limit_alone = 31135 

Commands details: 
total_CMD = 73595 
n_nop = 43371 
Read = 888 
Write = 13712 
L2_Alloc = 13706 
L2_WB = 0 
n_act = 1208 
n_pre = 1192 
n_ref = 0 
n_req = 7078 
total_req = 28306 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 28306 
Row_Bus_Util =  0.032611 
CoL_Bus_Util = 0.384619 
Either_Row_CoL_Bus_Util = 0.410680 
Issued_on_Two_Bus_Simul_Util = 0.006549 
issued_two_Eff = 0.015948 
queue_avg = 51.583275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.5833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43386 n_act=1187 n_pre=1171 n_ref_event=0 n_req=7074 n_rd=888 n_rd_L2_A=13704 n_write=13704 n_wr_bk=0 bw_util=0.769
n_activity=63298 dram_eff=0.8941
bk0: 1104a 25336i bk1: 1104a 24795i bk2: 992a 27899i bk3: 992a 27905i bk4: 912a 30936i bk5: 912a 30662i bk6: 896a 30371i bk7: 896a 30119i bk8: 984a 30649i bk9: 984a 30098i bk10: 832a 31710i bk11: 832a 31641i bk12: 792a 35946i bk13: 792a 36397i bk14: 784a 36455i bk15: 784a 36680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832202
Row_Buffer_Locality_read = 0.988213
Row_Buffer_Locality_write = 0.666083
Bank_Level_Parallism = 10.879627
Bank_Level_Parallism_Col = 10.612858
Bank_Level_Parallism_Ready = 6.056020
write_to_read_ratio_blp_rw_average = 0.466485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.768965 
total_CMD = 73595 
util_bw = 56592 
Wasted_Col = 6491 
Wasted_Row = 83 
Idle = 10429 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 1024 
WTRc_limit = 31363 
RTWc_limit = 30900 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31363 
RTWc_limit_alone = 30900 

Commands details: 
total_CMD = 73595 
n_nop = 43386 
Read = 888 
Write = 13704 
L2_Alloc = 13704 
L2_WB = 0 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 7074 
total_req = 28296 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 28296 
Row_Bus_Util =  0.032040 
CoL_Bus_Util = 0.384483 
Either_Row_CoL_Bus_Util = 0.410476 
Issued_on_Two_Bus_Simul_Util = 0.006047 
issued_two_Eff = 0.014731 
queue_avg = 51.225788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.2258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43345 n_act=1236 n_pre=1220 n_ref_event=0 n_req=7066 n_rd=888 n_rd_L2_A=13688 n_write=13688 n_wr_bk=0 bw_util=0.7681
n_activity=63263 dram_eff=0.8935
bk0: 1080a 25968i bk1: 1080a 25630i bk2: 988a 26940i bk3: 988a 27119i bk4: 892a 31024i bk5: 892a 30769i bk6: 884a 30403i bk7: 884a 30357i bk8: 984a 30011i bk9: 984a 30064i bk10: 856a 30985i bk11: 856a 30919i bk12: 816a 34782i bk13: 816a 34759i bk14: 788a 37104i bk15: 788a 36940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825078
Row_Buffer_Locality_read = 0.993414
Row_Buffer_Locality_write = 0.645821
Bank_Level_Parallism = 10.949151
Bank_Level_Parallism_Col = 10.663668
Bank_Level_Parallism_Ready = 6.090641
write_to_read_ratio_blp_rw_average = 0.462875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.768096 
total_CMD = 73595 
util_bw = 56528 
Wasted_Col = 6529 
Wasted_Row = 66 
Idle = 10472 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 1082 
WTRc_limit = 31586 
RTWc_limit = 30666 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31586 
RTWc_limit_alone = 30666 

Commands details: 
total_CMD = 73595 
n_nop = 43345 
Read = 888 
Write = 13688 
L2_Alloc = 13688 
L2_WB = 0 
n_act = 1236 
n_pre = 1220 
n_ref = 0 
n_req = 7066 
total_req = 28264 

Dual Bus Interface Util: 
issued_total_row = 2456 
issued_total_col = 28264 
Row_Bus_Util =  0.033372 
CoL_Bus_Util = 0.384048 
Either_Row_CoL_Bus_Util = 0.411033 
Issued_on_Two_Bus_Simul_Util = 0.006386 
issued_two_Eff = 0.015537 
queue_avg = 48.465084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4651
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43360 n_act=1241 n_pre=1225 n_ref_event=0 n_req=7064 n_rd=800 n_rd_L2_A=13728 n_write=13728 n_wr_bk=0 bw_util=0.7679
n_activity=63437 dram_eff=0.8908
bk0: 1096a 25295i bk1: 1096a 25224i bk2: 992a 27523i bk3: 992a 27239i bk4: 900a 31786i bk5: 900a 31658i bk6: 880a 31182i bk7: 880a 30938i bk8: 984a 30670i bk9: 984a 30145i bk10: 836a 31602i bk11: 836a 32502i bk12: 784a 35733i bk13: 784a 35459i bk14: 792a 36737i bk15: 792a 36793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824320
Row_Buffer_Locality_read = 0.990363
Row_Buffer_Locality_write = 0.648601
Bank_Level_Parallism = 10.817853
Bank_Level_Parallism_Col = 10.544197
Bank_Level_Parallism_Ready = 6.015380
write_to_read_ratio_blp_rw_average = 0.465904
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.767878 
total_CMD = 73595 
util_bw = 56512 
Wasted_Col = 6631 
Wasted_Row = 128 
Idle = 10324 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 1105 
WTRc_limit = 31298 
RTWc_limit = 30776 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31298 
RTWc_limit_alone = 30776 

Commands details: 
total_CMD = 73595 
n_nop = 43360 
Read = 800 
Write = 13728 
L2_Alloc = 13728 
L2_WB = 0 
n_act = 1241 
n_pre = 1225 
n_ref = 0 
n_req = 7064 
total_req = 28256 

Dual Bus Interface Util: 
issued_total_row = 2466 
issued_total_col = 28256 
Row_Bus_Util =  0.033508 
CoL_Bus_Util = 0.383939 
Either_Row_CoL_Bus_Util = 0.410830 
Issued_on_Two_Bus_Simul_Util = 0.006617 
issued_two_Eff = 0.016107 
queue_avg = 49.035259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.0353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43349 n_act=1219 n_pre=1203 n_ref_event=0 n_req=7066 n_rd=904 n_rd_L2_A=13680 n_write=13680 n_wr_bk=0 bw_util=0.7681
n_activity=63204 dram_eff=0.8944
bk0: 1100a 26052i bk1: 1100a 26105i bk2: 1004a 27497i bk3: 1004a 27272i bk4: 900a 30930i bk5: 900a 30467i bk6: 884a 30947i bk7: 884a 30664i bk8: 976a 29427i bk9: 976a 29170i bk10: 844a 31433i bk11: 844a 31462i bk12: 788a 36150i bk13: 788a 35282i bk14: 796a 37855i bk15: 796a 37348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827484
Row_Buffer_Locality_read = 0.989578
Row_Buffer_Locality_write = 0.654678
Bank_Level_Parallism = 10.887732
Bank_Level_Parallism_Col = 10.605467
Bank_Level_Parallism_Ready = 6.058186
write_to_read_ratio_blp_rw_average = 0.466166
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.768096 
total_CMD = 73595 
util_bw = 56528 
Wasted_Col = 6493 
Wasted_Row = 63 
Idle = 10511 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 1097 
WTRc_limit = 31034 
RTWc_limit = 30985 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31034 
RTWc_limit_alone = 30985 

Commands details: 
total_CMD = 73595 
n_nop = 43349 
Read = 904 
Write = 13680 
L2_Alloc = 13680 
L2_WB = 0 
n_act = 1219 
n_pre = 1203 
n_ref = 0 
n_req = 7066 
total_req = 28264 

Dual Bus Interface Util: 
issued_total_row = 2422 
issued_total_col = 28264 
Row_Bus_Util =  0.032910 
CoL_Bus_Util = 0.384048 
Either_Row_CoL_Bus_Util = 0.410979 
Issued_on_Two_Bus_Simul_Util = 0.005979 
issued_two_Eff = 0.014547 
queue_avg = 47.120457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1205
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xf6c7d00, atomic=0 1 entries : 0x55e8bed32120 :  mf: uid=170417, sid06:w61, part=5, addr=0x7f610f6c7d00, load , size=128, unknown  status = IN_PARTITION_DRAM (43001), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43174 n_act=1275 n_pre=1259 n_ref_event=0 n_req=7092 n_rd=824 n_rd_L2_A=13772 n_write=13772 n_wr_bk=0 bw_util=0.7709
n_activity=63796 dram_eff=0.8893
bk0: 1108a 27387i bk1: 1108a 26930i bk2: 996a 28618i bk3: 1000a 28211i bk4: 912a 30908i bk5: 912a 30808i bk6: 896a 31902i bk7: 896a 31524i bk8: 972a 30870i bk9: 972a 31017i bk10: 844a 33319i bk11: 844a 32972i bk12: 784a 36216i bk13: 784a 36271i bk14: 784a 37646i bk15: 784a 37485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820220
Row_Buffer_Locality_read = 0.989038
Row_Buffer_Locality_write = 0.641301
Bank_Level_Parallism = 10.573636
Bank_Level_Parallism_Col = 10.281602
Bank_Level_Parallism_Ready = 5.880238
write_to_read_ratio_blp_rw_average = 0.465363
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.770922 
total_CMD = 73595 
util_bw = 56736 
Wasted_Col = 6821 
Wasted_Row = 75 
Idle = 9963 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 1129 
WTRc_limit = 31326 
RTWc_limit = 30410 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31326 
RTWc_limit_alone = 30410 

Commands details: 
total_CMD = 73595 
n_nop = 43174 
Read = 824 
Write = 13772 
L2_Alloc = 13772 
L2_WB = 0 
n_act = 1275 
n_pre = 1259 
n_ref = 0 
n_req = 7092 
total_req = 28368 

Dual Bus Interface Util: 
issued_total_row = 2534 
issued_total_col = 28368 
Row_Bus_Util =  0.034432 
CoL_Bus_Util = 0.385461 
Either_Row_CoL_Bus_Util = 0.413357 
Issued_on_Two_Bus_Simul_Util = 0.006536 
issued_two_Eff = 0.015811 
queue_avg = 47.248550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2486
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43312 n_act=1266 n_pre=1250 n_ref_event=0 n_req=7082 n_rd=928 n_rd_L2_A=13700 n_write=13700 n_wr_bk=0 bw_util=0.7698
n_activity=63106 dram_eff=0.8978
bk0: 1092a 23698i bk1: 1092a 23336i bk2: 988a 26918i bk3: 988a 26573i bk4: 928a 27969i bk5: 928a 28017i bk6: 896a 30695i bk7: 896a 30651i bk8: 984a 31884i bk9: 984a 30915i bk10: 864a 30214i bk11: 868a 29895i bk12: 784a 33277i bk13: 784a 33100i bk14: 776a 34905i bk15: 776a 35012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821237
Row_Buffer_Locality_read = 0.989062
Row_Buffer_Locality_write = 0.642044
Bank_Level_Parallism = 11.237451
Bank_Level_Parallism_Col = 10.937405
Bank_Level_Parallism_Ready = 6.211162
write_to_read_ratio_blp_rw_average = 0.463326
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769835 
total_CMD = 73595 
util_bw = 56656 
Wasted_Col = 6249 
Wasted_Row = 80 
Idle = 10610 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 1000 
WTRc_limit = 30925 
RTWc_limit = 30729 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 30925 
RTWc_limit_alone = 30729 

Commands details: 
total_CMD = 73595 
n_nop = 43312 
Read = 928 
Write = 13700 
L2_Alloc = 13700 
L2_WB = 0 
n_act = 1266 
n_pre = 1250 
n_ref = 0 
n_req = 7082 
total_req = 28328 

Dual Bus Interface Util: 
issued_total_row = 2516 
issued_total_col = 28328 
Row_Bus_Util =  0.034187 
CoL_Bus_Util = 0.384917 
Either_Row_CoL_Bus_Util = 0.411482 
Issued_on_Two_Bus_Simul_Util = 0.007623 
issued_two_Eff = 0.018525 
queue_avg = 51.398941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3989
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xf6c7700, atomic=0 1 entries : 0x55e8bef77350 :  mf: uid=170433, sid06:w55, part=7, addr=0x7f610f6c7700, load , size=128, unknown  status = IN_PARTITION_DRAM (43006), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xf6c7780, atomic=0 1 entries : 0x55e8bf42c890 :  mf: uid=170432, sid06:w55, part=7, addr=0x7f610f6c7780, load , size=128, unknown  status = IN_PARTITION_DRAM (43006), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73595 n_nop=43195 n_act=1268 n_pre=1252 n_ref_event=0 n_req=7118 n_rd=856 n_rd_L2_A=13803 n_write=13808 n_wr_bk=0 bw_util=0.7736
n_activity=63309 dram_eff=0.8993
bk0: 1099a 24582i bk1: 1096a 24184i bk2: 988a 25126i bk3: 988a 25053i bk4: 908a 28963i bk5: 908a 28350i bk6: 892a 27568i bk7: 892a 27547i bk8: 980a 27438i bk9: 980a 27546i bk10: 868a 29603i bk11: 868a 29627i bk12: 796a 33057i bk13: 796a 33189i bk14: 800a 34196i bk15: 800a 34203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821860
Row_Buffer_Locality_read = 0.990453
Row_Buffer_Locality_write = 0.642816
Bank_Level_Parallism = 11.465858
Bank_Level_Parallism_Col = 11.168491
Bank_Level_Parallism_Ready = 6.359660
write_to_read_ratio_blp_rw_average = 0.463325
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.773612 
total_CMD = 73595 
util_bw = 56934 
Wasted_Col = 6192 
Wasted_Row = 75 
Idle = 10394 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 965 
WTRc_limit = 31202 
RTWc_limit = 31366 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31202 
RTWc_limit_alone = 31366 

Commands details: 
total_CMD = 73595 
n_nop = 43195 
Read = 856 
Write = 13808 
L2_Alloc = 13803 
L2_WB = 0 
n_act = 1268 
n_pre = 1252 
n_ref = 0 
n_req = 7118 
total_req = 28467 

Dual Bus Interface Util: 
issued_total_row = 2520 
issued_total_col = 28467 
Row_Bus_Util =  0.034241 
CoL_Bus_Util = 0.386806 
Either_Row_CoL_Bus_Util = 0.413072 
Issued_on_Two_Bus_Simul_Util = 0.007976 
issued_two_Eff = 0.019309 
queue_avg = 51.083279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2820, Miss = 1825, Miss_rate = 0.647, Pending_hits = 19, Reservation_fails = 51
L2_cache_bank[1]: Access = 2820, Miss = 1825, Miss_rate = 0.647, Pending_hits = 19, Reservation_fails = 62
L2_cache_bank[2]: Access = 2800, Miss = 1824, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[3]: Access = 2800, Miss = 1824, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[4]: Access = 2800, Miss = 1822, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 42
L2_cache_bank[5]: Access = 2800, Miss = 1822, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[6]: Access = 2800, Miss = 1816, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[7]: Access = 2800, Miss = 1816, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 55
L2_cache_bank[8]: Access = 2800, Miss = 1823, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 32
L2_cache_bank[9]: Access = 2800, Miss = 1823, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 41
L2_cache_bank[10]: Access = 2800, Miss = 1824, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[11]: Access = 2800, Miss = 1825, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 31
L2_cache_bank[12]: Access = 2800, Miss = 1828, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 41
L2_cache_bank[13]: Access = 2800, Miss = 1829, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 44
L2_cache_bank[14]: Access = 2800, Miss = 1833, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 36
L2_cache_bank[15]: Access = 2800, Miss = 1833, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 42
L2_total_cache_accesses = 44840
L2_total_cache_misses = 29192
L2_total_cache_miss_rate = 0.6510
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 698
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 698
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.170

icnt_total_pkts_mem_to_simt=96200
icnt_total_pkts_simt_to_mem=172840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.3804
	minimum = 6
	maximum = 2171
Network latency average = 52.3044
	minimum = 6
	maximum = 2020
Slowest packet = 1144
Flit latency average = 50.4074
	minimum = 6
	maximum = 2016
Slowest flit = 83570
Fragmentation average = 2.1842
	minimum = 0
	maximum = 1421
Injected packet rate average = 0.0226268
	minimum = 0 (at node 36)
	maximum = 0.0355751 (at node 20)
Accepted packet rate average = 0.0226268
	minimum = 0 (at node 36)
	maximum = 0.0355751 (at node 20)
Injected flit rate average = 0.0678803
	minimum = 0 (at node 36)
	maximum = 0.125976 (at node 8)
Accepted flit rate average= 0.0678803
	minimum = 0 (at node 36)
	maximum = 0.136497 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 76.5293 (3 samples)
	minimum = 6 (3 samples)
	maximum = 2171 (3 samples)
Network latency average = 52.9277 (3 samples)
	minimum = 6 (3 samples)
	maximum = 2020 (3 samples)
Flit latency average = 58.5312 (3 samples)
	minimum = 6 (3 samples)
	maximum = 2016 (3 samples)
Fragmentation average = 2.95162 (3 samples)
	minimum = 0 (3 samples)
	maximum = 1421 (3 samples)
Injected packet rate average = 0.0197087 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.031082 (3 samples)
Accepted packet rate average = 0.0197087 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.031082 (3 samples)
Injected flit rate average = 0.0591261 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.124796 (3 samples)
Accepted flit rate average = 0.0591261 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.131972 (3 samples)
Injected packet size average = 3 (3 samples)
Accepted packet size average = 3 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 234666 (inst/sec)
gpgpu_simulation_rate = 1791 (cycle/sec)
gpgpu_silicon_slowdown = 897264x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 12835
gpu_sim_insn = 1945600
gpu_ipc =     151.5855
gpu_tot_sim_cycle = 55842
gpu_tot_sim_insn = 7577600
gpu_tot_ipc =     135.6971
gpu_tot_issued_cta = 400
gpu_occupancy = 66.5892% 
gpu_tot_occupancy = 66.1083% 
max_total_param_size = 0
gpu_stall_dramfull = 328232
gpu_stall_icnt2sh    = 113210
partiton_level_parallism =       1.4959
partiton_level_parallism_total  =       1.1468
partiton_level_parallism_util =       2.9685
partiton_level_parallism_util_total  =       3.0437
L2_BW  =     141.7883 GB/Sec
L2_BW_total  =     108.6990 GB/Sec
gpu_total_sim_rate=236800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 121600
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8585
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 119680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8585
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 121600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8585
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
223, 224, 224, 223, 223, 224, 223, 224, 222, 224, 222, 223, 223, 223, 222, 222, 221, 221, 224, 222, 221, 221, 223, 224, 222, 221, 221, 223, 222, 221, 221, 221, 158, 158, 158, 158, 158, 159, 158, 158, 159, 158, 158, 158, 159, 159, 158, 159, 159, 158, 159, 158, 159, 158, 158, 158, 159, 159, 159, 158, 159, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 7577600
gpgpu_n_tot_w_icount = 236800
gpgpu_n_stall_shd_mem = 865346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 38400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1478813	W0_Idle:271049	W0_Scoreboard:167777	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236800
single_issue_nums: WS0:101128	WS1:101166	
dual_issue_nums: WS0:8636	WS1:8617	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5222400 {136:38400,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3481600 {136:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 307200 {8:38400,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3837 
max_icnt2mem_latency = 1179 
maxmrqlatency = 2742 
max_icnt2sh_latency = 210 
averagemflatency = 688 
avg_icnt2mem_latency = 104 
avg_mrq_latency = 294 
avg_icnt2sh_latency = 9 
mrq_lat_table:8482 	120 	550 	1617 	2616 	5528 	9215 	14041 	17884 	11013 	2475 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12299 	16268 	21519 	12864 	1050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	897 	21401 	13270 	7857 	5755 	5837 	6280 	2735 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41786 	11934 	8049 	1588 	556 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	11 	61 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        35        35        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        33        33 
dram[4]:        32        32        32        32        32        32        32        32        34        34        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        35        35        32        32        32        32        32        32 
dram[6]:        32        32        34        34        32        32        32        32        33        37        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      2440      2302      3714      3565      2825      2832      2744      2859      3020      3086      3830      3840      4022      4024      4466      4542 
dram[1]:      2916      2916      1888      1852      3034      3029      2854      2850      3180      3175      3174      3174      3756      3702      4476      4467 
dram[2]:      2753      2753      2536      2325      3037      3034      2856      2866      3279      3283      3817      3810      3174      3185      3856      3894 
dram[3]:      2989      2952      2102      2033      3050      3046      2854      2834      3447      3470      3426      3426      3655      3655      4465      4462 
dram[4]:      2623      2605      2218      2226      2731      2726      2772      2763      3189      3256      3811      3796      3970      3961      4568      4556 
dram[5]:      2748      2749      2327      2321      3009      3003      2892      2877      3122      3117      3434      3429      4453      4464      5446      5436 
dram[6]:      2652      2652      2710      2710      2965      2968      2792      2785      3163      3198      3810      3815      4350      4408      4220      4212 
dram[7]:      2781      2786      1796      2476      3069      3064      2897      2885      3016      3010      3759      3780      4385      4377      4340      4335 
average row accesses per activate:
dram[0]:  6.221239  6.458715  7.829268  7.829268  5.572917  5.572917  4.702703  4.833333  5.304348  5.258621  5.141593  5.429906  4.361344  4.474138  4.922330  4.951457 
dram[1]:  5.166667  5.320896  7.044944  6.815217  6.555555  6.721519  6.658228  6.831169  6.019608  6.202020  5.266055  5.364486  4.364407  4.401710  5.555555  5.747127 
dram[2]:  5.619048  5.900000  6.934066  7.170455  5.452631  5.340206  4.610620  4.693694  5.623853  5.675926  6.573034  6.428571  4.141732  4.241935  4.790476  4.790476 
dram[3]:  5.007042  5.078571  6.784946  6.784946  6.226191  6.081395  6.166667  6.395061  5.738318  5.792453  4.940171  4.982759  4.152000  4.152000  4.941176  4.846154 
dram[4]:  5.136691  5.288889  6.414141  6.546392  5.515790  5.458333  4.675676  4.592920  5.819047  5.657407  6.225806  6.579545  4.277311  4.350427  5.142857  5.195876 
dram[5]:  4.746666  5.159420  6.105769  6.306931  5.846154  5.911111  5.747253  5.876404  5.100000  5.513514  5.017391  5.106194  4.145161  4.431035  5.430108  5.315790 
dram[6]:  5.078571  5.227941  5.743119  5.796296  4.953704  5.095238  4.943925  4.943925  5.446429  5.545455  5.105263  5.615385  5.257732  5.257732  4.638889  4.771429 
dram[7]:  5.264706  5.507692  5.754546  5.971698  6.921052  6.575000  5.788889  5.788889  5.847619  5.903846  4.731707  4.770492  4.951923  4.951923  4.040323  4.245763 
average row locality = 73686/13631 = 5.405766
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1548      1376      1376      1172      1172      1144      1144      1364      1364      1232      1232      1128      1128      1116      1120 
dram[1]:      1580      1580      1348      1348      1164      1164      1152      1152      1368      1368      1224      1224      1120      1120      1096      1096 
dram[2]:      1560      1560      1340      1340      1140      1140      1144      1144      1372      1372      1240      1240      1152      1152      1108      1108 
dram[3]:      1572      1572      1352      1352      1148      1148      1132      1132      1368      1368      1224      1224      1124      1124      1108      1108 
dram[4]:      1580      1580      1352      1352      1152      1152      1144      1144      1364      1364      1228      1228      1116      1116      1116      1116 
dram[5]:      1588      1588      1356      1360      1164      1164      1148      1148      1356      1356      1232      1232      1116      1116      1108      1108 
dram[6]:      1572      1572      1340      1340      1176      1176      1172      1172      1360      1360      1244      1248      1108      1108      1100      1100 
dram[7]:      1588      1588      1352      1352      1156      1156      1140      1140      1368      1368      1248      1248      1116      1116      1092      1092 
total dram reads = 160944
bank skew: 1588/1092 = 1.45
chip skew: 20160/20056 = 1.01
number of total write accesses:
dram[0]:      1268      1268      1192      1192       968       968       944       944      1076      1076      1092      1092       948       948       912       920 
dram[1]:      1272      1272      1160      1160       960       960       952       952      1088      1088      1072      1072       940       940       904       904 
dram[2]:      1272      1272      1184      1184       932       932       940       940      1080      1080      1100      1100       952       952       904       904 
dram[3]:      1272      1272      1172      1172       944       944       940       940      1088      1088      1088      1088       952       952       908       908 
dram[4]:      1276      1276      1188      1188       944       944       932       932      1080      1080      1088      1088       920       920       900       900 
dram[5]:      1260      1260      1184      1188       964       964       944       944      1092      1092      1076      1076       940       940       912       912 
dram[6]:      1272      1272      1164      1164       964       964       944       944      1080      1080      1084      1088       932       932       904       904 
dram[7]:      1276      1276      1180      1180       948       948       944       944      1088      1088      1080      1080       944       944       912       912 
total dram writes = 133800
bank skew: 1276/900 = 1.42
chip skew: 16808/16656 = 1.01
average mf latency per bank:
dram[0]:        178       176       184       184       160       161       155       155       151       155       156       161       148       152       162       164
dram[1]:        160       167       190       197       167       176       160       168       147       162       147       156       144       150       159       169
dram[2]:        148       154       160       160       142       145       136       139       139       143       151       153       129       133       150       149
dram[3]:        140       147       150       155       136       141       136       142       131       146       127       132       122       128       138       144
dram[4]:        131       135       130       136       123       128       122       123       123       129       129       135       120       125       133       138
dram[5]:        127       134       136       141       131       134       124       130       120       125       118       123       119       124       144       148
dram[6]:        155       163       159       166       151       156       155       163       156       163       156       170       188       198       168       179
dram[7]:        158       168       152       159       158       160       150       158       148       159       139       147       162       169       148       157
maximum mf latency per bank:
dram[0]:       3382      2777      2945      2782      2221      2241      1708      1814      3221      3278      2795      3403      2439      2444      2101      2280
dram[1]:       3147      3177      3611      3710      2153      2466      2126      2156      2784      3597      2219      2159      3002      1929      2029      2214
dram[2]:       2573      3086      2769      2450      2568      2576      1722      1737      2751      2732      2528      2578      1881      2692      2916      2420
dram[3]:       2672      2692      2638      2646      2102      2377      1499      1899      2955      3627      1698      1900      1454      1550      2443      2556
dram[4]:       2009      2093      2812      2818      1704      1860      1607      1632      2449      2577      2302      2473      2465      2475      1809      1824
dram[5]:       2276      2661      2384      2389      2569      1923      1980      1988      2922      2946      2551      2568      1794      1800      2858      3017
dram[6]:       2302      2316      2647      2665      2215      2224      2690      3002      2968      3046      2609      2669      3830      3837      1929      2176
dram[7]:       2865      2873      2704      2123      3212      2356      2004      2011      2824      3475      2650      2647      3170      3521      1848      2195
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xf775800, atomic=0 1 entries : 0x55e8bf369ff0 :  mf: uid=227635, sid07:w24, part=0, addr=0x7f610f775800, load , size=128, unknown  status = IN_PARTITION_DRAM (55841), 

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xf775880, atomic=0 1 entries : 0x55e8bf1c0250 :  mf: uid=227634, sid07:w24, part=0, addr=0x7f610f775880, load , size=128, unknown  status = IN_PARTITION_DRAM (55841), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=55840 n_act=1689 n_pre=1673 n_ref_event=0 n_req=9242 n_rd=4892 n_rd_L2_A=15262 n_write=15268 n_wr_bk=1540 bw_util=0.7736
n_activity=82331 dram_eff=0.8979
bk0: 1544a 32738i bk1: 1548a 31721i bk2: 1376a 35654i bk3: 1376a 35334i bk4: 1172a 42437i bk5: 1172a 41989i bk6: 1144a 42521i bk7: 1144a 42111i bk8: 1364a 39135i bk9: 1364a 38549i bk10: 1232a 40858i bk11: 1232a 39527i bk12: 1126a 44905i bk13: 1124a 45406i bk14: 1116a 49800i bk15: 1120a 48933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817247
Row_Buffer_Locality_read = 0.936310
Row_Buffer_Locality_write = 0.674441
Bank_Level_Parallism = 10.816789
Bank_Level_Parallism_Col = 10.510842
Bank_Level_Parallism_Ready = 6.031526
write_to_read_ratio_blp_rw_average = 0.455274
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.773595 
total_CMD = 95559 
util_bw = 73923 
Wasted_Col = 7904 
Wasted_Row = 177 
Idle = 13555 

BW Util Bottlenecks: 
RCDc_limit = 455 
RCDWRc_limit = 1073 
WTRc_limit = 36281 
RTWc_limit = 36546 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36281 
RTWc_limit_alone = 36546 

Commands details: 
total_CMD = 95559 
n_nop = 55840 
Read = 4892 
Write = 15268 
L2_Alloc = 15262 
L2_WB = 1540 
n_act = 1689 
n_pre = 1673 
n_ref = 0 
n_req = 9242 
total_req = 36962 

Dual Bus Interface Util: 
issued_total_row = 3362 
issued_total_col = 36962 
Row_Bus_Util =  0.035182 
CoL_Bus_Util = 0.386798 
Either_Row_CoL_Bus_Util = 0.415649 
Issued_on_Two_Bus_Simul_Util = 0.006331 
issued_two_Eff = 0.015232 
queue_avg = 50.197334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=56142 n_act=1598 n_pre=1582 n_ref_event=0 n_req=9200 n_rd=4856 n_rd_L2_A=15248 n_write=15248 n_wr_bk=1448 bw_util=0.7702
n_activity=82033 dram_eff=0.8972
bk0: 1580a 33760i bk1: 1580a 32933i bk2: 1348a 37442i bk3: 1348a 37056i bk4: 1164a 44085i bk5: 1164a 44240i bk6: 1152a 43680i bk7: 1152a 43494i bk8: 1368a 40924i bk9: 1368a 39367i bk10: 1224a 42647i bk11: 1224a 41676i bk12: 1120a 48030i bk13: 1120a 47973i bk14: 1096a 49606i bk15: 1096a 50571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826304
Row_Buffer_Locality_read = 0.941106
Row_Buffer_Locality_write = 0.688069
Bank_Level_Parallism = 10.540651
Bank_Level_Parallism_Col = 10.254910
Bank_Level_Parallism_Ready = 5.839150
write_to_read_ratio_blp_rw_average = 0.458610
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.770205 
total_CMD = 95559 
util_bw = 73600 
Wasted_Col = 7929 
Wasted_Row = 153 
Idle = 13877 

BW Util Bottlenecks: 
RCDc_limit = 348 
RCDWRc_limit = 1140 
WTRc_limit = 35850 
RTWc_limit = 36522 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35850 
RTWc_limit_alone = 36522 

Commands details: 
total_CMD = 95559 
n_nop = 56142 
Read = 4856 
Write = 15248 
L2_Alloc = 15248 
L2_WB = 1448 
n_act = 1598 
n_pre = 1582 
n_ref = 0 
n_req = 9200 
total_req = 36800 

Dual Bus Interface Util: 
issued_total_row = 3180 
issued_total_col = 36800 
Row_Bus_Util =  0.033278 
CoL_Bus_Util = 0.385102 
Either_Row_CoL_Bus_Util = 0.412489 
Issued_on_Two_Bus_Simul_Util = 0.005892 
issued_two_Eff = 0.014283 
queue_avg = 49.610073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=55929 n_act=1699 n_pre=1683 n_ref_event=0 n_req=9210 n_rd=4896 n_rd_L2_A=15216 n_write=15216 n_wr_bk=1512 bw_util=0.771
n_activity=82070 dram_eff=0.8978
bk0: 1560a 34519i bk1: 1560a 33197i bk2: 1340a 35443i bk3: 1340a 35810i bk4: 1140a 45073i bk5: 1140a 43918i bk6: 1144a 42830i bk7: 1144a 43172i bk8: 1372a 39617i bk9: 1372a 38419i bk10: 1240a 40388i bk11: 1240a 39916i bk12: 1152a 46464i bk13: 1152a 46546i bk14: 1108a 50274i bk15: 1108a 50372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815527
Row_Buffer_Locality_read = 0.940334
Row_Buffer_Locality_write = 0.665471
Bank_Level_Parallism = 10.674323
Bank_Level_Parallism_Col = 10.361136
Bank_Level_Parallism_Ready = 5.902085
write_to_read_ratio_blp_rw_average = 0.453485
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.771042 
total_CMD = 95559 
util_bw = 73680 
Wasted_Col = 7949 
Wasted_Row = 125 
Idle = 13805 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 1195 
WTRc_limit = 36508 
RTWc_limit = 36430 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36508 
RTWc_limit_alone = 36430 

Commands details: 
total_CMD = 95559 
n_nop = 55929 
Read = 4896 
Write = 15216 
L2_Alloc = 15216 
L2_WB = 1512 
n_act = 1699 
n_pre = 1683 
n_ref = 0 
n_req = 9210 
total_req = 36840 

Dual Bus Interface Util: 
issued_total_row = 3382 
issued_total_col = 36840 
Row_Bus_Util =  0.035392 
CoL_Bus_Util = 0.385521 
Either_Row_CoL_Bus_Util = 0.414718 
Issued_on_Two_Bus_Simul_Util = 0.006195 
issued_two_Eff = 0.014938 
queue_avg = 47.724598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=56002 n_act=1705 n_pre=1689 n_ref_event=0 n_req=9196 n_rd=4784 n_rd_L2_A=15272 n_write=15272 n_wr_bk=1456 bw_util=0.7699
n_activity=82239 dram_eff=0.8946
bk0: 1572a 33706i bk1: 1572a 32970i bk2: 1352a 36553i bk3: 1352a 35891i bk4: 1148a 45254i bk5: 1148a 44873i bk6: 1132a 44069i bk7: 1132a 43776i bk8: 1368a 39195i bk9: 1368a 38463i bk10: 1224a 41579i bk11: 1224a 42485i bk12: 1124a 46352i bk13: 1124a 46129i bk14: 1108a 49453i bk15: 1108a 49245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814593
Row_Buffer_Locality_read = 0.937375
Row_Buffer_Locality_write = 0.667384
Bank_Level_Parallism = 10.602757
Bank_Level_Parallism_Col = 10.299100
Bank_Level_Parallism_Ready = 5.906082
write_to_read_ratio_blp_rw_average = 0.453923
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769870 
total_CMD = 95559 
util_bw = 73568 
Wasted_Col = 8134 
Wasted_Row = 221 
Idle = 13636 

BW Util Bottlenecks: 
RCDc_limit = 433 
RCDWRc_limit = 1223 
WTRc_limit = 35906 
RTWc_limit = 36359 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35906 
RTWc_limit_alone = 36359 

Commands details: 
total_CMD = 95559 
n_nop = 56002 
Read = 4784 
Write = 15272 
L2_Alloc = 15272 
L2_WB = 1456 
n_act = 1705 
n_pre = 1689 
n_ref = 0 
n_req = 9196 
total_req = 36784 

Dual Bus Interface Util: 
issued_total_row = 3394 
issued_total_col = 36784 
Row_Bus_Util =  0.035517 
CoL_Bus_Util = 0.384935 
Either_Row_CoL_Bus_Util = 0.413954 
Issued_on_Two_Bus_Simul_Util = 0.006499 
issued_two_Eff = 0.015699 
queue_avg = 47.899830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=55989 n_act=1710 n_pre=1694 n_ref_event=0 n_req=9190 n_rd=4928 n_rd_L2_A=15176 n_write=15176 n_wr_bk=1480 bw_util=0.7694
n_activity=81994 dram_eff=0.8967
bk0: 1580a 34398i bk1: 1580a 34043i bk2: 1352a 37650i bk3: 1352a 37300i bk4: 1152a 43802i bk5: 1152a 42905i bk6: 1144a 43529i bk7: 1144a 43009i bk8: 1364a 38729i bk9: 1364a 38180i bk10: 1228a 41725i bk11: 1228a 41296i bk12: 1116a 48396i bk13: 1116a 47218i bk14: 1116a 51433i bk15: 1116a 50726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813928
Row_Buffer_Locality_read = 0.931556
Row_Buffer_Locality_write = 0.671950
Bank_Level_Parallism = 10.578879
Bank_Level_Parallism_Col = 10.256805
Bank_Level_Parallism_Ready = 5.904276
write_to_read_ratio_blp_rw_average = 0.457368
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769368 
total_CMD = 95559 
util_bw = 73520 
Wasted_Col = 8045 
Wasted_Row = 127 
Idle = 13867 

BW Util Bottlenecks: 
RCDc_limit = 455 
RCDWRc_limit = 1205 
WTRc_limit = 35841 
RTWc_limit = 36666 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35841 
RTWc_limit_alone = 36666 

Commands details: 
total_CMD = 95559 
n_nop = 55989 
Read = 4928 
Write = 15176 
L2_Alloc = 15176 
L2_WB = 1480 
n_act = 1710 
n_pre = 1694 
n_ref = 0 
n_req = 9190 
total_req = 36760 

Dual Bus Interface Util: 
issued_total_row = 3404 
issued_total_col = 36760 
Row_Bus_Util =  0.035622 
CoL_Bus_Util = 0.384684 
Either_Row_CoL_Bus_Util = 0.414090 
Issued_on_Two_Bus_Simul_Util = 0.006216 
issued_two_Eff = 0.015011 
queue_avg = 46.439644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.4396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=55827 n_act=1741 n_pre=1725 n_ref_event=0 n_req=9222 n_rd=4824 n_rd_L2_A=15316 n_write=15316 n_wr_bk=1432 bw_util=0.772
n_activity=82442 dram_eff=0.8949
bk0: 1588a 36288i bk1: 1588a 34953i bk2: 1356a 37449i bk3: 1360a 36823i bk4: 1164a 43162i bk5: 1164a 43024i bk6: 1148a 45783i bk7: 1148a 44749i bk8: 1356a 38889i bk9: 1356a 38969i bk10: 1232a 42828i bk11: 1232a 42003i bk12: 1116a 47892i bk13: 1116a 47375i bk14: 1108a 49568i bk15: 1108a 49285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811212
Row_Buffer_Locality_read = 0.935849
Row_Buffer_Locality_write = 0.661333
Bank_Level_Parallism = 10.464933
Bank_Level_Parallism_Col = 10.140210
Bank_Level_Parallism_Ready = 5.790515
write_to_read_ratio_blp_rw_average = 0.455605
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.772047 
total_CMD = 95559 
util_bw = 73776 
Wasted_Col = 8247 
Wasted_Row = 121 
Idle = 13415 

BW Util Bottlenecks: 
RCDc_limit = 418 
RCDWRc_limit = 1215 
WTRc_limit = 35812 
RTWc_limit = 36268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35812 
RTWc_limit_alone = 36268 

Commands details: 
total_CMD = 95559 
n_nop = 55827 
Read = 4824 
Write = 15316 
L2_Alloc = 15316 
L2_WB = 1432 
n_act = 1741 
n_pre = 1725 
n_ref = 0 
n_req = 9222 
total_req = 36888 

Dual Bus Interface Util: 
issued_total_row = 3466 
issued_total_col = 36888 
Row_Bus_Util =  0.036271 
CoL_Bus_Util = 0.386023 
Either_Row_CoL_Bus_Util = 0.415785 
Issued_on_Two_Bus_Simul_Util = 0.006509 
issued_two_Eff = 0.015655 
queue_avg = 46.755608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7556
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=55926 n_act=1767 n_pre=1751 n_ref_event=0 n_req=9210 n_rd=4928 n_rd_L2_A=15220 n_write=15220 n_wr_bk=1472 bw_util=0.771
n_activity=81810 dram_eff=0.9006
bk0: 1572a 31385i bk1: 1572a 30479i bk2: 1340a 35199i bk3: 1340a 34486i bk4: 1176a 40809i bk5: 1176a 40628i bk6: 1172a 43127i bk7: 1172a 43112i bk8: 1360a 39985i bk9: 1360a 38953i bk10: 1244a 40368i bk11: 1248a 39651i bk12: 1108a 44731i bk13: 1108a 44446i bk14: 1100a 47709i bk15: 1100a 47455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808143
Row_Buffer_Locality_read = 0.930911
Row_Buffer_Locality_write = 0.659957
Bank_Level_Parallism = 10.994403
Bank_Level_Parallism_Col = 10.659761
Bank_Level_Parallism_Ready = 6.069416
write_to_read_ratio_blp_rw_average = 0.455223
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.771042 
total_CMD = 95559 
util_bw = 73680 
Wasted_Col = 7673 
Wasted_Row = 146 
Idle = 14060 

BW Util Bottlenecks: 
RCDc_limit = 473 
RCDWRc_limit = 1104 
WTRc_limit = 35574 
RTWc_limit = 36252 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35574 
RTWc_limit_alone = 36252 

Commands details: 
total_CMD = 95559 
n_nop = 55926 
Read = 4928 
Write = 15220 
L2_Alloc = 15220 
L2_WB = 1472 
n_act = 1767 
n_pre = 1751 
n_ref = 0 
n_req = 9210 
total_req = 36840 

Dual Bus Interface Util: 
issued_total_row = 3518 
issued_total_col = 36840 
Row_Bus_Util =  0.036815 
CoL_Bus_Util = 0.385521 
Either_Row_CoL_Bus_Util = 0.414749 
Issued_on_Two_Bus_Simul_Util = 0.007587 
issued_two_Eff = 0.018293 
queue_avg = 49.627457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6275
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95559 n_nop=55998 n_act=1722 n_pre=1706 n_ref_event=0 n_req=9216 n_rd=4784 n_rd_L2_A=15336 n_write=15336 n_wr_bk=1408 bw_util=0.7715
n_activity=81831 dram_eff=0.901
bk0: 1588a 32310i bk1: 1588a 32017i bk2: 1352a 34923i bk3: 1352a 35487i bk4: 1156a 41948i bk5: 1156a 42078i bk6: 1140a 40622i bk7: 1140a 40453i bk8: 1368a 36393i bk9: 1368a 35828i bk10: 1248a 41021i bk11: 1248a 41144i bk12: 1116a 44739i bk13: 1116a 44854i bk14: 1092a 47360i bk15: 1092a 47770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813151
Row_Buffer_Locality_read = 0.942147
Row_Buffer_Locality_write = 0.658146
Bank_Level_Parallism = 11.033448
Bank_Level_Parallism_Col = 10.711233
Bank_Level_Parallism_Ready = 6.142078
write_to_read_ratio_blp_rw_average = 0.453367
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.771544 
total_CMD = 95559 
util_bw = 73728 
Wasted_Col = 7653 
Wasted_Row = 147 
Idle = 14031 

BW Util Bottlenecks: 
RCDc_limit = 319 
RCDWRc_limit = 1085 
WTRc_limit = 35820 
RTWc_limit = 36315 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35820 
RTWc_limit_alone = 36315 

Commands details: 
total_CMD = 95559 
n_nop = 55998 
Read = 4784 
Write = 15336 
L2_Alloc = 15336 
L2_WB = 1408 
n_act = 1722 
n_pre = 1706 
n_ref = 0 
n_req = 9216 
total_req = 36864 

Dual Bus Interface Util: 
issued_total_row = 3428 
issued_total_col = 36864 
Row_Bus_Util =  0.035873 
CoL_Bus_Util = 0.385772 
Either_Row_CoL_Bus_Util = 0.413996 
Issued_on_Two_Bus_Simul_Util = 0.007650 
issued_two_Eff = 0.018478 
queue_avg = 49.403530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.4035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4020, Miss = 2519, Miss_rate = 0.627, Pending_hits = 19, Reservation_fails = 56
L2_cache_bank[1]: Access = 4020, Miss = 2521, Miss_rate = 0.627, Pending_hits = 19, Reservation_fails = 70
L2_cache_bank[2]: Access = 4000, Miss = 2513, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 47
L2_cache_bank[3]: Access = 4000, Miss = 2513, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[4]: Access = 4000, Miss = 2514, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[5]: Access = 4000, Miss = 2514, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 58
L2_cache_bank[6]: Access = 4000, Miss = 2507, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 55
L2_cache_bank[7]: Access = 4000, Miss = 2507, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 56
L2_cache_bank[8]: Access = 4000, Miss = 2513, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[9]: Access = 4000, Miss = 2513, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[10]: Access = 4000, Miss = 2517, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[11]: Access = 4000, Miss = 2518, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[12]: Access = 4000, Miss = 2518, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[13]: Access = 4000, Miss = 2519, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 51
L2_cache_bank[14]: Access = 4000, Miss = 2515, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[15]: Access = 4000, Miss = 2515, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 49
L2_total_cache_accesses = 64040
L2_total_cache_misses = 40236
L2_total_cache_miss_rate = 0.6283
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 784
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 765
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=166600
icnt_total_pkts_simt_to_mem=217640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.0622
	minimum = 6
	maximum = 2171
Network latency average = 55.4188
	minimum = 6
	maximum = 2020
Slowest packet = 1144
Flit latency average = 46.5791
	minimum = 6
	maximum = 2016
Slowest flit = 83570
Fragmentation average = 1.82652
	minimum = 0
	maximum = 1421
Injected packet rate average = 0.0248878
	minimum = 0 (at node 36)
	maximum = 0.0390572 (at node 20)
Accepted packet rate average = 0.0248878
	minimum = 0 (at node 36)
	maximum = 0.0390572 (at node 20)
Injected flit rate average = 0.0746634
	minimum = 0 (at node 36)
	maximum = 0.118784 (at node 8)
Accepted flit rate average= 0.0746634
	minimum = 0 (at node 36)
	maximum = 0.132328 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 78.9125 (4 samples)
	minimum = 6 (4 samples)
	maximum = 2171 (4 samples)
Network latency average = 53.5504 (4 samples)
	minimum = 6 (4 samples)
	maximum = 2020 (4 samples)
Flit latency average = 55.5431 (4 samples)
	minimum = 6 (4 samples)
	maximum = 2016 (4 samples)
Fragmentation average = 2.67035 (4 samples)
	minimum = 0 (4 samples)
	maximum = 1421 (4 samples)
Injected packet rate average = 0.0210035 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0330758 (4 samples)
Accepted packet rate average = 0.0210035 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0330758 (4 samples)
Injected flit rate average = 0.0630104 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.123293 (4 samples)
Accepted flit rate average = 0.0630104 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.132061 (4 samples)
Injected packet size average = 3 (4 samples)
Accepted packet size average = 3 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 236800 (inst/sec)
gpgpu_simulation_rate = 1745 (cycle/sec)
gpgpu_silicon_slowdown = 920916x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 15637
gpu_sim_insn = 1945600
gpu_ipc =     124.4228
gpu_tot_sim_cycle = 71479
gpu_tot_sim_insn = 9523200
gpu_tot_ipc =     133.2307
gpu_tot_issued_cta = 500
gpu_occupancy = 63.8603% 
gpu_tot_occupancy = 65.6207% 
max_total_param_size = 0
gpu_stall_dramfull = 442509
gpu_stall_icnt2sh    = 134440
partiton_level_parallism =       1.2279
partiton_level_parallism_total  =       1.1645
partiton_level_parallism_util =       2.5907
partiton_level_parallism_util_total  =       2.9257
L2_BW  =     116.3812 GB/Sec
L2_BW_total  =     110.3796 GB/Sec
gpu_total_sim_rate=232273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 153600
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8585
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 151680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8585
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 153600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8585
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
263, 262, 263, 261, 262, 262, 261, 262, 261, 262, 260, 261, 262, 263, 260, 261, 260, 260, 263, 260, 259, 259, 261, 262, 261, 259, 259, 261, 261, 260, 261, 260, 217, 216, 216, 216, 216, 217, 215, 215, 216, 215, 215, 215, 216, 216, 215, 218, 216, 215, 216, 216, 216, 217, 216, 216, 217, 217, 216, 215, 217, 216, 216, 216, 
gpgpu_n_tot_thrd_icount = 9523200
gpgpu_n_tot_w_icount = 297600
gpgpu_n_stall_shd_mem = 1070915
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38400
gpgpu_n_mem_write_global = 44800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1780615	W0_Idle:332471	W0_Scoreboard:336822	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:297600
single_issue_nums: WS0:130284	WS1:130564	
dual_issue_nums: WS0:9258	WS1:9118	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 307200 {8:38400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6092800 {136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5222400 {136:38400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358400 {8:44800,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 3837 
max_icnt2mem_latency = 1179 
maxmrqlatency = 3273 
max_icnt2sh_latency = 210 
averagemflatency = 718 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 296 
avg_icnt2sh_latency = 9 
mrq_lat_table:12144 	154 	792 	2120 	3615 	7450 	11851 	17606 	22357 	14153 	3718 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13420 	20032 	31210 	17032 	1506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1298 	24712 	16549 	10128 	7843 	9279 	10073 	3347 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54810 	16490 	9481 	1771 	561 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	13 	86 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        35        36        32        32        32        32        35        35        32        32        32        32        32        32 
dram[2]:        32        32        34        34        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        39        39        32        32        32        32        32        32        32        32        32        32        33        33 
dram[4]:        32        32        32        32        32        32        32        32        34        34        32        32        32        32        32        32 
dram[5]:        32        32        38        38        32        32        32        32        35        35        32        32        32        32        32        32 
dram[6]:        32        32        34        34        32        32        32        32        33        37        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      2574      2657      3714      3565      2825      2832      2744      2859      3020      3086      3830      3840      4022      4024      4466      4542 
dram[1]:      2916      2916      2506      2451      3034      3029      2854      2850      3180      3175      3174      3174      3756      3702      4476      4467 
dram[2]:      2753      2753      2536      2325      3037      3034      2893      2899      3279      3283      3817      3810      3174      3185      3856      3894 
dram[3]:      2989      2952      2102      2033      3050      3046      2854      2834      3447      3470      3426      3426      3655      3655      4465      4462 
dram[4]:      2623      2605      2218      2226      2731      2726      2772      2763      3189      3256      3811      3796      3970      3961      4568      4556 
dram[5]:      2748      2749      2327      2321      3009      3003      2892      2877      3179      3192      3434      3429      4453      4464      5446      5436 
dram[6]:      2652      2652      2710      2710      2965      2968      2792      2785      3163      3198      3810      3815      4350      4408      4220      4212 
dram[7]:      2781      2786      1796      2476      3069      3064      2897      2885      3770      3486      3759      3780      4385      4377      4340      4335 
average row accesses per activate:
dram[0]:  5.520468  5.558824  7.292036  6.991526  5.153846  5.201550  4.643836  4.808511  4.987577  5.121019  4.849673  5.188811  4.376623  4.348387  4.878572  4.858156 
dram[1]:  4.856410  5.174863  6.314960  6.075758  5.801724  5.955752  6.137615  6.252337  5.737589  5.778572  4.801282  5.026845  4.314103  4.341936  5.169231  5.291338 
dram[2]:  4.684729  4.827411  6.351562  6.556452  5.274194  5.360656  4.727273  4.934307  5.018633  5.179487  6.114754  6.216667  4.278481  4.418301  4.533333  4.533333 
dram[3]:  4.622549  4.715000  6.096296  6.141791  5.655172  5.559322  5.901786  6.064220  5.503401  5.697183  4.417647  4.497006  4.158536  4.209877  4.650685  4.715278 
dram[4]:  4.897959  5.052631  5.829787  5.949275  5.360000  5.360000  4.598639  4.536913  5.206451  5.309210  5.445255  6.073171  4.342105  4.370861  4.856115  4.821429 
dram[5]:  4.540670  4.817259  5.298701  5.346405  5.456000  5.683333  5.384000  5.471545  5.113924  5.496599  4.753165  4.723270  4.109756  4.320513  5.052239  5.207692 
dram[6]:  4.631068  4.722772  5.294117  5.328948  4.646258  4.678082  4.865248  4.865248  5.107595  5.274510  5.095238  5.467153  4.840580  4.840580  4.500000  4.720280 
dram[7]:  4.921875  5.250000  5.602740  5.720280  6.365385  6.129630  5.537190  5.447155  5.683099  5.723404  4.720497  4.871795  4.805756  4.805756  4.309678  4.483222 
average row locality = 96200/18799 = 5.117293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2188      2192      1844      1848      1460      1464      1500      1500      1876      1880      1664      1664      1504      1504      1540      1540 
dram[1]:      2204      2204      1796      1796      1468      1468      1484      1484      1892      1892      1704      1704      1508      1508      1504      1504 
dram[2]:      2212      2212      1812      1812      1428      1428      1504      1504      1892      1892      1676      1676      1508      1508      1532      1532 
dram[3]:      2188      2188      1848      1848      1440      1440      1464      1464      1892      1892      1704      1704      1524      1524      1520      1520 
dram[4]:      2244      2244      1840      1840      1468      1468      1500      1500      1888      1888      1676      1676      1476      1476      1520      1520 
dram[5]:      2220      2220      1816      1820      1496      1496      1504      1504      1888      1888      1704      1704      1512      1512      1512      1512 
dram[6]:      2228      2228      1812      1812      1496      1496      1532      1532      1888      1888      1688      1688      1484      1484      1512      1512 
dram[7]:      2200      2200      1812      1812      1452      1452      1480      1480      1884      1884      1732      1732      1484      1484      1480      1480 
total dram reads = 217436
bank skew: 2244/1428 = 1.57
chip skew: 27308/27048 = 1.01
number of total write accesses:
dram[0]:      1588      1588      1452      1452      1220      1220      1212      1212      1336      1336      1304      1304      1192      1192      1192      1200 
dram[1]:      1584      1584      1412      1412      1224      1224      1192      1192      1344      1344      1292      1292      1184      1184      1184      1184 
dram[2]:      1592      1592      1440      1440      1188      1188      1200      1200      1340      1340      1308      1308      1196      1196      1188      1188 
dram[3]:      1584      1584      1444      1444      1184      1184      1180      1180      1344      1344      1300      1300      1204      1204      1196      1196 
dram[4]:      1596      1596      1448      1444      1212      1212      1204      1204      1340      1340      1308      1312      1164      1164      1180      1180 
dram[5]:      1576      1576      1448      1452      1232      1232      1188      1188      1344      1344      1300      1300      1184      1184      1196      1196 
dram[6]:      1588      1588      1428      1428      1236      1236      1212      1212      1340      1340      1308      1308      1188      1188      1188      1188 
dram[7]:      1580      1580      1460      1460      1196      1196      1200      1200      1344      1344      1308      1308      1188      1188      1192      1192 
total dram writes = 167364
bank skew: 1596/1164 = 1.37
chip skew: 21000/20832 = 1.01
average mf latency per bank:
dram[0]:        178       171       196       193       171       166       168       166       159       159       164       164       159       158       173       168
dram[1]:        161       169       191       198       168       179       164       173       149       162       151       162       149       156       158       167
dram[2]:        153       157       173       174       152       155       150       151       145       147       157       157       140       142       153       150
dram[3]:        143       149       160       166       144       150       149       156       135       149       132       137       131       137       143       149
dram[4]:        138       142       141       147       131       136       133       135       127       133       135       142       127       132       140       146
dram[5]:        139       142       145       145       135       137       140       144       128       132       127       130       131       134       148       151
dram[6]:        157       165       169       177       156       162       162       170       159       166       159       172       185       195       169       178
dram[7]:        157       169       159       168       164       167       155       162       147       158       143       151       161       167       151       158
maximum mf latency per bank:
dram[0]:       3382      2777      3159      3122      3306      2241      3019      3024      3221      3278      2795      3403      3053      2444      3071      2799
dram[1]:       3147      3177      3611      3710      2153      2466      3311      3324      2784      3597      2659      2670      3002      1929      2029      2214
dram[2]:       3212      3217      3157      3161      2568      2576      3127      2923      2751      2732      2528      2578      1912      2914      2916      2420
dram[3]:       2672      2692      3271      3287      2931      2952      2648      2669      2955      3627      1698      1900      2475      2145      2443      2556
dram[4]:       2009      2100      3113      2818      2570      2579      2983      2996      2495      2577      2342      3091      2465      2475      2660      2674
dram[5]:       3585      3106      2384      2389      2569      1995      3067      3075      2922      2946      2713      2568      2299      2317      2858      3017
dram[6]:       2302      2365      3232      3248      2406      2440      2926      3002      2968      3046      2609      2669      3830      3837      2772      2785
dram[7]:       2865      2873      2842      2592      3212      2584      2719      2022      2824      3475      2717      2799      3170      3521      2445      2462
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70313 n_act=2322 n_pre=2306 n_ref_event=0 n_req=12042 n_rd=8732 n_rd_L2_A=18436 n_write=18436 n_wr_bk=2564 bw_util=0.7876
n_activity=107544 dram_eff=0.8958
bk0: 2188a 39483i bk1: 2192a 38681i bk2: 1844a 45956i bk3: 1848a 45352i bk4: 1460a 53820i bk5: 1464a 53570i bk6: 1500a 53389i bk7: 1500a 53049i bk8: 1876a 49235i bk9: 1880a 48362i bk10: 1664a 53230i bk11: 1664a 51993i bk12: 1504a 57840i bk13: 1504a 56822i bk14: 1540a 60030i bk15: 1540a 59639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807175
Row_Buffer_Locality_read = 0.899882
Row_Buffer_Locality_write = 0.687238
Bank_Level_Parallism = 10.733431
Bank_Level_Parallism_Col = 10.418335
Bank_Level_Parallism_Ready = 5.857084
write_to_read_ratio_blp_rw_average = 0.464180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.787586 
total_CMD = 122318 
util_bw = 96336 
Wasted_Col = 10411 
Wasted_Row = 307 
Idle = 15264 

BW Util Bottlenecks: 
RCDc_limit = 970 
RCDWRc_limit = 1304 
WTRc_limit = 45481 
RTWc_limit = 46617 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45481 
RTWc_limit_alone = 46617 

Commands details: 
total_CMD = 122318 
n_nop = 70313 
Read = 8732 
Write = 18436 
L2_Alloc = 18436 
L2_WB = 2564 
n_act = 2322 
n_pre = 2306 
n_ref = 0 
n_req = 12042 
total_req = 48168 

Dual Bus Interface Util: 
issued_total_row = 4628 
issued_total_col = 48168 
Row_Bus_Util =  0.037836 
CoL_Bus_Util = 0.393793 
Either_Row_CoL_Bus_Util = 0.425162 
Issued_on_Two_Bus_Simul_Util = 0.006467 
issued_two_Eff = 0.015210 
queue_avg = 51.071552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.0716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70671 n_act=2236 n_pre=2220 n_ref_event=0 n_req=11988 n_rd=8712 n_rd_L2_A=18408 n_write=18408 n_wr_bk=2424 bw_util=0.7841
n_activity=106797 dram_eff=0.898
bk0: 2204a 42163i bk1: 2204a 41082i bk2: 1796a 47336i bk3: 1796a 46804i bk4: 1468a 54172i bk5: 1468a 53846i bk6: 1484a 55382i bk7: 1484a 55122i bk8: 1892a 50778i bk9: 1892a 48417i bk10: 1704a 53337i bk11: 1704a 51732i bk12: 1508a 58558i bk13: 1508a 58191i bk14: 1504a 60716i bk15: 1504a 61996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813480
Row_Buffer_Locality_read = 0.903097
Row_Buffer_Locality_write = 0.696813
Bank_Level_Parallism = 10.623107
Bank_Level_Parallism_Col = 10.311952
Bank_Level_Parallism_Ready = 5.704092
write_to_read_ratio_blp_rw_average = 0.470044
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.784055 
total_CMD = 122318 
util_bw = 95904 
Wasted_Col = 10226 
Wasted_Row = 220 
Idle = 15968 

BW Util Bottlenecks: 
RCDc_limit = 743 
RCDWRc_limit = 1368 
WTRc_limit = 44822 
RTWc_limit = 46494 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44822 
RTWc_limit_alone = 46494 

Commands details: 
total_CMD = 122318 
n_nop = 70671 
Read = 8712 
Write = 18408 
L2_Alloc = 18408 
L2_WB = 2424 
n_act = 2236 
n_pre = 2220 
n_ref = 0 
n_req = 11988 
total_req = 47952 

Dual Bus Interface Util: 
issued_total_row = 4456 
issued_total_col = 47952 
Row_Bus_Util =  0.036430 
CoL_Bus_Util = 0.392027 
Either_Row_CoL_Bus_Util = 0.422235 
Issued_on_Two_Bus_Simul_Util = 0.006221 
issued_two_Eff = 0.014735 
queue_avg = 50.576717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.5767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70420 n_act=2348 n_pre=2332 n_ref_event=0 n_req=12008 n_rd=8736 n_rd_L2_A=18392 n_write=18392 n_wr_bk=2512 bw_util=0.7854
n_activity=107177 dram_eff=0.8963
bk0: 2212a 41965i bk1: 2212a 40227i bk2: 1812a 45225i bk3: 1812a 45560i bk4: 1428a 56554i bk5: 1428a 55205i bk6: 1504a 54034i bk7: 1504a 54392i bk8: 1892a 50054i bk9: 1892a 48140i bk10: 1676a 52458i bk11: 1676a 51520i bk12: 1508a 58169i bk13: 1508a 58266i bk14: 1532a 61889i bk15: 1532a 61904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804464
Row_Buffer_Locality_read = 0.901504
Row_Buffer_Locality_write = 0.678530
Bank_Level_Parallism = 10.625246
Bank_Level_Parallism_Col = 10.300001
Bank_Level_Parallism_Ready = 5.736453
write_to_read_ratio_blp_rw_average = 0.463596
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.785363 
total_CMD = 122318 
util_bw = 96064 
Wasted_Col = 10394 
Wasted_Row = 266 
Idle = 15594 

BW Util Bottlenecks: 
RCDc_limit = 944 
RCDWRc_limit = 1502 
WTRc_limit = 45753 
RTWc_limit = 46153 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45753 
RTWc_limit_alone = 46153 

Commands details: 
total_CMD = 122318 
n_nop = 70420 
Read = 8736 
Write = 18392 
L2_Alloc = 18392 
L2_WB = 2512 
n_act = 2348 
n_pre = 2332 
n_ref = 0 
n_req = 12008 
total_req = 48032 

Dual Bus Interface Util: 
issued_total_row = 4680 
issued_total_col = 48032 
Row_Bus_Util =  0.038261 
CoL_Bus_Util = 0.392681 
Either_Row_CoL_Bus_Util = 0.424287 
Issued_on_Two_Bus_Simul_Util = 0.006655 
issued_two_Eff = 0.015685 
queue_avg = 49.064415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.0644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70405 n_act=2370 n_pre=2354 n_ref_event=0 n_req=12008 n_rd=8744 n_rd_L2_A=18416 n_write=18416 n_wr_bk=2456 bw_util=0.7854
n_activity=107273 dram_eff=0.8955
bk0: 2188a 41440i bk1: 2188a 40476i bk2: 1848a 47155i bk3: 1848a 46201i bk4: 1440a 58089i bk5: 1440a 57137i bk6: 1464a 55911i bk7: 1464a 55025i bk8: 1892a 50937i bk9: 1892a 49352i bk10: 1704a 53372i bk11: 1704a 54015i bk12: 1524a 57945i bk13: 1524a 57172i bk14: 1520a 60603i bk15: 1520a 60465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.897791
Row_Buffer_Locality_write = 0.678804
Bank_Level_Parallism = 10.518785
Bank_Level_Parallism_Col = 10.187911
Bank_Level_Parallism_Ready = 5.693191
write_to_read_ratio_blp_rw_average = 0.463792
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.785363 
total_CMD = 122318 
util_bw = 96064 
Wasted_Col = 10550 
Wasted_Row = 271 
Idle = 15433 

BW Util Bottlenecks: 
RCDc_limit = 859 
RCDWRc_limit = 1502 
WTRc_limit = 45207 
RTWc_limit = 46265 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45207 
RTWc_limit_alone = 46265 

Commands details: 
total_CMD = 122318 
n_nop = 70405 
Read = 8744 
Write = 18416 
L2_Alloc = 18416 
L2_WB = 2456 
n_act = 2370 
n_pre = 2354 
n_ref = 0 
n_req = 12008 
total_req = 48032 

Dual Bus Interface Util: 
issued_total_row = 4724 
issued_total_col = 48032 
Row_Bus_Util =  0.038621 
CoL_Bus_Util = 0.392681 
Either_Row_CoL_Bus_Util = 0.424410 
Issued_on_Two_Bus_Simul_Util = 0.006892 
issued_two_Eff = 0.016239 
queue_avg = 49.195415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.1954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70290 n_act=2360 n_pre=2344 n_ref_event=0 n_req=12032 n_rd=8888 n_rd_L2_A=18336 n_write=18336 n_wr_bk=2568 bw_util=0.7869
n_activity=107158 dram_eff=0.8983
bk0: 2244a 41571i bk1: 2244a 40842i bk2: 1840a 46888i bk3: 1840a 46533i bk4: 1468a 55388i bk5: 1468a 53916i bk6: 1500a 53492i bk7: 1500a 52697i bk8: 1888a 48500i bk9: 1888a 47690i bk10: 1676a 52879i bk11: 1676a 51990i bk12: 1476a 60842i bk13: 1476a 59308i bk14: 1520a 62772i bk15: 1520a 61720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803856
Row_Buffer_Locality_read = 0.893770
Row_Buffer_Locality_write = 0.686759
Bank_Level_Parallism = 10.603290
Bank_Level_Parallism_Col = 10.262992
Bank_Level_Parallism_Ready = 5.715332
write_to_read_ratio_blp_rw_average = 0.468913
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.786932 
total_CMD = 122318 
util_bw = 96256 
Wasted_Col = 10358 
Wasted_Row = 188 
Idle = 15516 

BW Util Bottlenecks: 
RCDc_limit = 917 
RCDWRc_limit = 1421 
WTRc_limit = 44751 
RTWc_limit = 46938 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44751 
RTWc_limit_alone = 46938 

Commands details: 
total_CMD = 122318 
n_nop = 70290 
Read = 8888 
Write = 18336 
L2_Alloc = 18336 
L2_WB = 2568 
n_act = 2360 
n_pre = 2344 
n_ref = 0 
n_req = 12032 
total_req = 48128 

Dual Bus Interface Util: 
issued_total_row = 4704 
issued_total_col = 48128 
Row_Bus_Util =  0.038457 
CoL_Bus_Util = 0.393466 
Either_Row_CoL_Bus_Util = 0.425350 
Issued_on_Two_Bus_Simul_Util = 0.006573 
issued_two_Eff = 0.015453 
queue_avg = 48.421024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70132 n_act=2412 n_pre=2396 n_ref_event=0 n_req=12062 n_rd=8848 n_rd_L2_A=18460 n_write=18460 n_wr_bk=2480 bw_util=0.7889
n_activity=107592 dram_eff=0.8969
bk0: 2220a 43514i bk1: 2220a 42282i bk2: 1816a 47438i bk3: 1820a 46560i bk4: 1496a 54995i bk5: 1496a 54824i bk6: 1504a 56767i bk7: 1504a 55380i bk8: 1888a 49433i bk9: 1888a 48758i bk10: 1704a 54011i bk11: 1704a 52433i bk12: 1512a 58954i bk13: 1512a 58411i bk14: 1512a 60245i bk15: 1512a 59538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800033
Row_Buffer_Locality_read = 0.897612
Row_Buffer_Locality_write = 0.672779
Bank_Level_Parallism = 10.508705
Bank_Level_Parallism_Col = 10.159645
Bank_Level_Parallism_Ready = 5.647256
write_to_read_ratio_blp_rw_average = 0.465408
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.788895 
total_CMD = 122318 
util_bw = 96496 
Wasted_Col = 10456 
Wasted_Row = 205 
Idle = 15161 

BW Util Bottlenecks: 
RCDc_limit = 811 
RCDWRc_limit = 1405 
WTRc_limit = 44933 
RTWc_limit = 45762 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44933 
RTWc_limit_alone = 45762 

Commands details: 
total_CMD = 122318 
n_nop = 70132 
Read = 8848 
Write = 18460 
L2_Alloc = 18460 
L2_WB = 2480 
n_act = 2412 
n_pre = 2396 
n_ref = 0 
n_req = 12062 
total_req = 48248 

Dual Bus Interface Util: 
issued_total_row = 4808 
issued_total_col = 48248 
Row_Bus_Util =  0.039307 
CoL_Bus_Util = 0.394447 
Either_Row_CoL_Bus_Util = 0.426642 
Issued_on_Two_Bus_Simul_Util = 0.007113 
issued_two_Eff = 0.016671 
queue_avg = 48.438766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.4388
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xf5bbe00, atomic=0 1 entries : 0x55e8bf01f420 :  mf: uid=287226, sid02:w62, part=6, addr=0x7f610f5bbe00, load , size=128, unknown  status = IN_PARTITION_DRAM (71478), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xf5bbe80, atomic=0 1 entries : 0x55e8bffb83a0 :  mf: uid=287225, sid02:w62, part=6, addr=0x7f610f5bbe80, load , size=128, unknown  status = IN_PARTITION_DRAM (71478), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70116 n_act=2452 n_pre=2436 n_ref_event=0 n_req=12064 n_rd=8892 n_rd_L2_A=18382 n_write=18388 n_wr_bk=2588 bw_util=0.7889
n_activity=107318 dram_eff=0.8992
bk0: 2228a 38960i bk1: 2228a 37585i bk2: 1812a 43908i bk3: 1812a 43201i bk4: 1496a 51145i bk5: 1496a 51118i bk6: 1532a 53416i bk7: 1532a 53621i bk8: 1888a 49236i bk9: 1888a 47956i bk10: 1688a 51319i bk11: 1688a 50668i bk12: 1484a 55883i bk13: 1484a 55147i bk14: 1510a 59949i bk15: 1508a 59687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796751
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = 0.674294
Bank_Level_Parallism = 10.911769
Bank_Level_Parallism_Col = 10.566999
Bank_Level_Parallism_Ready = 5.880599
write_to_read_ratio_blp_rw_average = 0.465100
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.788927 
total_CMD = 122318 
util_bw = 96499 
Wasted_Col = 10125 
Wasted_Row = 294 
Idle = 15400 

BW Util Bottlenecks: 
RCDc_limit = 1000 
RCDWRc_limit = 1322 
WTRc_limit = 44650 
RTWc_limit = 46100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44650 
RTWc_limit_alone = 46100 

Commands details: 
total_CMD = 122318 
n_nop = 70116 
Read = 8892 
Write = 18388 
L2_Alloc = 18382 
L2_WB = 2588 
n_act = 2452 
n_pre = 2436 
n_ref = 0 
n_req = 12064 
total_req = 48250 

Dual Bus Interface Util: 
issued_total_row = 4888 
issued_total_col = 48250 
Row_Bus_Util =  0.039961 
CoL_Bus_Util = 0.394464 
Either_Row_CoL_Bus_Util = 0.426773 
Issued_on_Two_Bus_Simul_Util = 0.007652 
issued_two_Eff = 0.017930 
queue_avg = 50.883404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=122318 n_nop=70651 n_act=2299 n_pre=2283 n_ref_event=0 n_req=11996 n_rd=8552 n_rd_L2_A=18496 n_write=18496 n_wr_bk=2440 bw_util=0.7846
n_activity=106561 dram_eff=0.9006
bk0: 2200a 41399i bk1: 2200a 40598i bk2: 1812a 45179i bk3: 1812a 45008i bk4: 1452a 52527i bk5: 1452a 52843i bk6: 1480a 51432i bk7: 1480a 51042i bk8: 1884a 46035i bk9: 1884a 44587i bk10: 1732a 52324i bk11: 1732a 51940i bk12: 1484a 56725i bk13: 1484a 56811i bk14: 1480a 59765i bk15: 1480a 59882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808353
Row_Buffer_Locality_read = 0.909938
Row_Buffer_Locality_write = 0.677111
Bank_Level_Parallism = 10.940058
Bank_Level_Parallism_Col = 10.607463
Bank_Level_Parallism_Ready = 5.912919
write_to_read_ratio_blp_rw_average = 0.466307
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.784578 
total_CMD = 122318 
util_bw = 95968 
Wasted_Col = 9982 
Wasted_Row = 208 
Idle = 16160 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 1286 
WTRc_limit = 44748 
RTWc_limit = 46489 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44748 
RTWc_limit_alone = 46489 

Commands details: 
total_CMD = 122318 
n_nop = 70651 
Read = 8552 
Write = 18496 
L2_Alloc = 18496 
L2_WB = 2440 
n_act = 2299 
n_pre = 2283 
n_ref = 0 
n_req = 11996 
total_req = 47984 

Dual Bus Interface Util: 
issued_total_row = 4582 
issued_total_col = 47984 
Row_Bus_Util =  0.037460 
CoL_Bus_Util = 0.392289 
Either_Row_CoL_Bus_Util = 0.422399 
Issued_on_Two_Bus_Simul_Util = 0.007350 
issued_two_Eff = 0.017400 
queue_avg = 50.450710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.4507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5220, Miss = 3394, Miss_rate = 0.650, Pending_hits = 19, Reservation_fails = 69
L2_cache_bank[1]: Access = 5220, Miss = 3398, Miss_rate = 0.651, Pending_hits = 19, Reservation_fails = 93
L2_cache_bank[2]: Access = 5200, Miss = 3390, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[3]: Access = 5200, Miss = 3390, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[4]: Access = 5200, Miss = 3391, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 72
L2_cache_bank[5]: Access = 5200, Miss = 3391, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 75
L2_cache_bank[6]: Access = 5200, Miss = 3395, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 69
L2_cache_bank[7]: Access = 5200, Miss = 3395, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 72
L2_cache_bank[8]: Access = 5200, Miss = 3403, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[9]: Access = 5200, Miss = 3403, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 69
L2_cache_bank[10]: Access = 5200, Miss = 3413, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 56
L2_cache_bank[11]: Access = 5200, Miss = 3414, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 52
L2_cache_bank[12]: Access = 5200, Miss = 3410, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 67
L2_cache_bank[13]: Access = 5200, Miss = 3410, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 71
L2_cache_bank[14]: Access = 5200, Miss = 3381, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 57
L2_cache_bank[15]: Access = 5200, Miss = 3381, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 66
L2_total_cache_accesses = 83240
L2_total_cache_misses = 54359
L2_total_cache_miss_rate = 0.6530
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 1099
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 38
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1048
L2_cache_data_port_util = 0.108
L2_cache_fill_port_util = 0.190

icnt_total_pkts_mem_to_simt=237000
icnt_total_pkts_simt_to_mem=262440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 92.8411
	minimum = 6
	maximum = 2171
Network latency average = 58.6359
	minimum = 6
	maximum = 2020
Slowest packet = 1144
Flit latency average = 45.1447
	minimum = 6
	maximum = 2016
Slowest flit = 83570
Fragmentation average = 1.72855
	minimum = 0
	maximum = 1421
Injected packet rate average = 0.0252725
	minimum = 0 (at node 36)
	maximum = 0.0396211 (at node 20)
Accepted packet rate average = 0.0252725
	minimum = 0 (at node 36)
	maximum = 0.0396211 (at node 20)
Injected flit rate average = 0.0758175
	minimum = 0 (at node 36)
	maximum = 0.113095 (at node 20)
Accepted flit rate average= 0.0758175
	minimum = 0 (at node 36)
	maximum = 0.124632 (at node 20)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 81.6982 (5 samples)
	minimum = 6 (5 samples)
	maximum = 2171 (5 samples)
Network latency average = 54.5675 (5 samples)
	minimum = 6 (5 samples)
	maximum = 2020 (5 samples)
Flit latency average = 53.4634 (5 samples)
	minimum = 6 (5 samples)
	maximum = 2016 (5 samples)
Fragmentation average = 2.48199 (5 samples)
	minimum = 0 (5 samples)
	maximum = 1421 (5 samples)
Injected packet rate average = 0.0218573 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0343849 (5 samples)
Accepted packet rate average = 0.0218573 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0343849 (5 samples)
Injected flit rate average = 0.0655718 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.121253 (5 samples)
Accepted flit rate average = 0.0655718 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.130575 (5 samples)
Injected packet size average = 3 (5 samples)
Accepted packet size average = 3 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 232273 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)
gpgpu_silicon_slowdown = 921973x
Processing kernel /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f613f000000
-local mem base_addr = 0x00007f613d000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 40098
gpu_sim_insn = 31670528
gpu_ipc =     789.8281
gpu_tot_sim_cycle = 111577
gpu_tot_sim_insn = 41193728
gpu_tot_ipc =     369.1955
gpu_tot_issued_cta = 756
gpu_occupancy = 94.5507% 
gpu_tot_occupancy = 76.2049% 
max_total_param_size = 0
gpu_stall_dramfull = 489782
gpu_stall_icnt2sh    = 232529
partiton_level_parallism =       0.3276
partiton_level_parallism_total  =       0.8638
partiton_level_parallism_util =       3.3113
partiton_level_parallism_util_total  =       2.9729
L2_BW  =      31.0510 GB/Sec
L2_BW_total  =      81.8708 GB/Sec
gpu_total_sim_rate=588481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 886144
	L1I_total_cache_misses = 4820
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 30967
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 881324
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4820
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30967
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4700
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 886144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 30967
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1788, 1713, 1713, 1705, 1705, 1705, 1701, 1703, 1706, 1703, 1692, 1703, 1701, 1703, 1699, 1700, 1699, 1701, 1705, 1704, 1704, 1705, 1703, 1709, 1703, 1705, 1699, 1703, 1696, 1703, 1709, 1732, 1509, 1443, 1441, 1441, 1437, 1438, 1439, 1438, 1436, 1433, 1438, 1436, 1440, 1441, 1434, 1445, 1437, 1437, 1439, 1436, 1440, 1440, 1437, 1440, 1435, 1439, 1438, 1436, 1437, 1437, 1446, 1453, 
gpgpu_n_tot_thrd_icount = 56143872
gpgpu_n_tot_w_icount = 1754496
gpgpu_n_stall_shd_mem = 1149648
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2392928	W0_Idle:450258	W0_Scoreboard:410338	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:1285504
single_issue_nums: WS0:632096	WS1:631496	
dual_issue_nums: WS0:123088	WS1:122364	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6103040 {40:256,136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6963200 {136:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmflatency = 3837 
max_icnt2mem_latency = 1628 
maxmrqlatency = 3273 
max_icnt2sh_latency = 210 
averagemflatency = 689 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 294 
avg_icnt2sh_latency = 10 
mrq_lat_table:12854 	188 	882 	2274 	3800 	7734 	12302 	18361 	23513 	14749 	3770 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15675 	26728 	33879 	18460 	1514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4208 	25875 	18482 	11078 	9102 	11564 	12675 	3366 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	56646 	21754 	13857 	3215 	697 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	24 	88 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        35        36        32        32        32        32        35        35        32        32        32        32        32        32 
dram[2]:        32        32        34        34        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        39        39        32        32        32        32        32        32        32        32        32        32        33        33 
dram[4]:        32        32        32        32        32        32        32        32        34        34        32        32        32        32        32        32 
dram[5]:        32        32        38        38        32        32        32        32        35        35        32        32        32        32        32        32 
dram[6]:        32        32        34        34        32        32        32        32        33        37        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      6851      6803      4376      4326      2825      2832      2744      2859      5727      5985      5795      5665      4022      4024      4466      4542 
dram[1]:      6766      6689      5898      9905      3034      3029      2854      2850      6368      6283      3174      3174      3756      3702      4476      4467 
dram[2]:      6187      4189     12692     15773      3037      3034      2893      2899      5818      5589      3817      3810      3174      3185      3856      3894 
dram[3]:      6828      6709     16344     18637      3050      3046      2854      2834      6153      6034      3426      3426      3655      3655      4465      4462 
dram[4]:      6877      6806     21509     23860      2731      2726      2772      2763      6145      6099      3811      3796      3970      3961      4568      4556 
dram[5]:      7353      7464     26558     26965      3009      3003      2892      2877      6110      6043      3434      3429      4453      4464      5446      5436 
dram[6]:      7045      7041     29873     32279      2965      2968      2792      2785      6267      6202      3810      3815      4350      4408      4220      4212 
dram[7]:      6768      6848     34394     36831      3069      3064      2897      2885      6256      6203      3759      3780      4385      4377      4340      4335 
average row accesses per activate:
dram[0]:  5.251309  5.301587  7.112000  6.776923  5.007194  5.050725  4.618421  4.775510  4.755556  4.897143  4.736197  4.980645  4.277778  4.304348  4.834483  4.881945 
dram[1]:  4.611872  4.950980  6.178571  5.883562  5.650406  5.696721  6.008621  6.168141  5.684210  5.721854  4.763975  4.980519  4.233129  4.285714  5.043478  5.233083 
dram[2]:  4.542601  4.711628  6.228571  6.289855  5.143939  5.223077  4.711410  4.909091  4.914773  5.118343  5.856061  5.992248  4.198795  4.383648  4.503226  4.503226 
dram[3]:  4.477679  4.643518  6.048276  6.013699  5.448000  5.362205  5.847457  6.000000  5.393750  5.603896  4.372881  4.448276  4.069767  4.117647  4.598684  4.660000 
dram[4]:  4.666667  4.843602  5.660131  5.703948  5.265152  5.265152  4.474359  4.417722  5.052631  5.236363  5.265306  5.819549  4.310127  4.337580  4.921986  4.887324 
dram[5]:  4.344828  4.732394  5.130952  5.204819  5.283582  5.574803  5.335878  5.418605  4.988372  5.329193  4.650602  4.622755  4.081872  4.282208  4.992857  5.139706 
dram[6]:  4.497778  4.642202  5.168674  5.290123  4.564935  4.594771  4.848276  4.848276  4.931428  5.136905  5.058824  5.419580  4.691781  4.659864  4.470968  4.682433 
dram[7]:  4.753554  5.117347  5.490446  5.623377  6.125000  5.913793  5.361538  5.361538  5.430380  5.500000  4.630952  4.773006  4.680272  4.712329  4.310559  4.448718 
average row locality = 100667/20095 = 5.009554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2424      2420      2000      2004      1516      1520      1580      1580      2088      2092      1744      1744      1552      1552      1580      1580 
dram[1]:      2456      2456      1948      1948      1524      1524      1552      1552      2112      2112      1736      1736      1560      1560      1572      1572 
dram[2]:      2460      2460      1964      1964      1492      1492      1584      1584      2120      2120      1752      1752      1564      1564      1576      1576 
dram[3]:      2428      2428      2004      2004      1488      1488      1540      1540      2108      2108      1760      1760      1580      1580      1580      1580 
dram[4]:      2492      2492      1968      1968      1536      1536      1572      1572      2116      2116      1756      1756      1528      1528      1564      1564 
dram[5]:      2456      2456      1944      1948      1560      1560      1576      1576      2088      2088      1756      1756      1576      1576      1572      1572 
dram[6]:      2460      2460      1940      1940      1548      1548      1584      1584      2112      2112      1760      1760      1532      1532      1564      1564 
dram[7]:      2432      2432      1944      1944      1520      1520      1560      1560      2088      2088      1776      1776      1536      1536      1548      1548 
total dram reads = 231828
bank skew: 2492/1488 = 1.67
chip skew: 29064/28808 = 1.01
number of total write accesses:
dram[0]:      1588      1588      1517      1508      1268      1268      1228      1228      1336      1336      1344      1344      1220      1220      1224      1232 
dram[1]:      1584      1584      1488      1482      1256      1256      1236      1236      1344      1344      1332      1332      1200      1200      1212      1212 
dram[2]:      1592      1592      1503      1499      1224      1224      1224      1224      1340      1340      1340      1340      1224      1224      1216      1216 
dram[3]:      1584      1584      1495      1496      1236      1236      1220      1220      1344      1344      1336      1336      1220      1220      1216      1216 
dram[4]:      1596      1596      1493      1494      1244      1244      1220      1220      1340      1340      1340      1340      1196      1196      1212      1212 
dram[5]:      1576      1576      1498      1502      1272      1272      1220      1220      1344      1344      1332      1332      1216      1216      1224      1224 
dram[6]:      1588      1588      1483      1482      1264      1264      1228      1228      1340      1340      1336      1340      1208      1208      1208      1208 
dram[7]:      1580      1580      1498      1502      1224      1224      1228      1228      1344      1344      1336      1336      1216      1216      1228      1228 
total dram writes = 170648
bank skew: 1596/1196 = 1.33
chip skew: 21449/21283 = 1.01
average mf latency per bank:
dram[0]:        189       183       206       205       180       175       182       180       167       168       174       173       173       171       186       180
dram[1]:        171       178       199       203       181       189       175       182       156       169       160       170       162       167       171       179
dram[2]:        165       168       182       184       164       167       163       165       153       158       169       168       154       155       167       163
dram[3]:        154       161       170       175       153       159       160       167       144       158       142       148       144       151       155       161
dram[4]:        149       154       150       156       143       148       143       146       134       141       144       152       139       145       154       160
dram[5]:        148       152       154       152       145       146       149       154       135       138       137       139       142       145       158       161
dram[6]:        163       171       176       184       167       172       172       179       162       168       167       179       194       202       179       187
dram[7]:        165       176       168       175       173       176       164       171       152       161       151       158       170       175       162       168
maximum mf latency per bank:
dram[0]:       3382      2777      3159      3122      3306      2241      3019      3024      3221      3278      2795      3403      3053      2444      3071      2799
dram[1]:       3147      3177      3611      3710      2153      2466      3311      3324      2784      3597      2659      2670      3002      1929      2029      2214
dram[2]:       3212      3217      3157      3161      2568      2576      3127      2923      2751      2732      2528      2578      1912      2914      2916      2420
dram[3]:       2672      2692      3271      3287      2931      2952      2648      2669      2955      3627      1698      1900      2475      2145      2443      2556
dram[4]:       2009      2100      3113      2818      2570      2579      2983      2996      2495      2577      2342      3091      2465      2475      2660      2674
dram[5]:       3585      3106      2384      2389      2569      1995      3067      3075      2922      2946      2713      2568      2299      2317      2858      3017
dram[6]:       2302      2365      3232      3248      2406      2440      2926      3002      2968      3046      2609      2669      3830      3837      2772      2785
dram[7]:       2865      2873      2842      2592      3212      2584      2719      2022      2824      3475      2717      2799      3170      3521      2445      2462
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136372 n_act=2496 n_pre=2480 n_ref_event=0 n_req=12619 n_rd=10532 n_rd_L2_A=18444 n_write=18453 n_wr_bk=2996 bw_util=0.5282
n_activity=113268 dram_eff=0.8904
bk0: 2424a 105387i bk1: 2420a 104070i bk2: 2000a 110493i bk3: 2004a 109824i bk4: 1516a 118785i bk5: 1520a 118480i bk6: 1580a 118818i bk7: 1580a 118385i bk8: 2088a 115053i bk9: 2092a 114304i bk10: 1744a 118600i bk11: 1744a 117186i bk12: 1552a 123306i bk13: 1552a 122221i bk14: 1580a 125839i bk15: 1580a 125965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802203
Row_Buffer_Locality_read = 0.887079
Row_Buffer_Locality_write = 0.687814
Bank_Level_Parallism = 10.695708
Bank_Level_Parallism_Col = 10.397976
Bank_Level_Parallism_Ready = 5.861260
write_to_read_ratio_blp_rw_average = 0.459576
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.528187 
total_CMD = 190936 
util_bw = 100850 
Wasted_Col = 10892 
Wasted_Row = 607 
Idle = 78587 

BW Util Bottlenecks: 
RCDc_limit = 1378 
RCDWRc_limit = 1328 
WTRc_limit = 45908 
RTWc_limit = 47112 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45908 
RTWc_limit_alone = 47112 

Commands details: 
total_CMD = 190936 
n_nop = 136372 
Read = 10532 
Write = 18453 
L2_Alloc = 18444 
L2_WB = 2996 
n_act = 2496 
n_pre = 2480 
n_ref = 0 
n_req = 12619 
total_req = 50425 

Dual Bus Interface Util: 
issued_total_row = 4976 
issued_total_col = 50425 
Row_Bus_Util =  0.026061 
CoL_Bus_Util = 0.264094 
Either_Row_CoL_Bus_Util = 0.285771 
Issued_on_Two_Bus_Simul_Util = 0.004384 
issued_two_Eff = 0.015340 
queue_avg = 33.976002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136756 n_act=2396 n_pre=2380 n_ref_event=0 n_req=12562 n_rd=10504 n_rd_L2_A=18416 n_write=18418 n_wr_bk=2880 bw_util=0.526
n_activity=112074 dram_eff=0.8962
bk0: 2456a 107440i bk1: 2456a 105997i bk2: 1948a 111848i bk3: 1948a 111248i bk4: 1524a 119037i bk5: 1524a 119378i bk6: 1552a 120539i bk7: 1552a 120781i bk8: 2112a 116846i bk9: 2112a 114421i bk10: 1736a 118963i bk11: 1736a 116913i bk12: 1560a 124113i bk13: 1560a 123868i bk14: 1572a 125633i bk15: 1572a 127172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809266
Row_Buffer_Locality_read = 0.892531
Row_Buffer_Locality_write = 0.696362
Bank_Level_Parallism = 10.625715
Bank_Level_Parallism_Col = 10.320878
Bank_Level_Parallism_Ready = 5.703585
write_to_read_ratio_blp_rw_average = 0.467075
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.526019 
total_CMD = 190936 
util_bw = 100436 
Wasted_Col = 10563 
Wasted_Row = 414 
Idle = 79523 

BW Util Bottlenecks: 
RCDc_limit = 998 
RCDWRc_limit = 1406 
WTRc_limit = 45178 
RTWc_limit = 46964 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45178 
RTWc_limit_alone = 46964 

Commands details: 
total_CMD = 190936 
n_nop = 136756 
Read = 10504 
Write = 18418 
L2_Alloc = 18416 
L2_WB = 2880 
n_act = 2396 
n_pre = 2380 
n_ref = 0 
n_req = 12562 
total_req = 50218 

Dual Bus Interface Util: 
issued_total_row = 4776 
issued_total_col = 50218 
Row_Bus_Util =  0.025014 
CoL_Bus_Util = 0.263010 
Either_Row_CoL_Bus_Util = 0.283760 
Issued_on_Two_Bus_Simul_Util = 0.004263 
issued_two_Eff = 0.015024 
queue_avg = 33.671093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6711
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136449 n_act=2511 n_pre=2495 n_ref_event=0 n_req=12594 n_rd=10624 n_rd_L2_A=18400 n_write=18402 n_wr_bk=2920 bw_util=0.5274
n_activity=112741 dram_eff=0.8931
bk0: 2460a 107413i bk1: 2460a 105335i bk2: 1964a 109727i bk3: 1964a 109910i bk4: 1492a 122255i bk5: 1492a 121060i bk6: 1584a 119759i bk7: 1584a 119863i bk8: 2120a 115808i bk9: 2120a 113274i bk10: 1752a 117585i bk11: 1752a 116758i bk12: 1564a 122894i bk13: 1564a 123516i bk14: 1576a 128698i bk15: 1576a 128779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800619
Row_Buffer_Locality_read = 0.890022
Row_Buffer_Locality_write = 0.679093
Bank_Level_Parallism = 10.597206
Bank_Level_Parallism_Col = 10.280785
Bank_Level_Parallism_Ready = 5.770609
write_to_read_ratio_blp_rw_average = 0.456826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.527360 
total_CMD = 190936 
util_bw = 100692 
Wasted_Col = 10714 
Wasted_Row = 482 
Idle = 79048 

BW Util Bottlenecks: 
RCDc_limit = 1259 
RCDWRc_limit = 1516 
WTRc_limit = 46058 
RTWc_limit = 46609 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46058 
RTWc_limit_alone = 46609 

Commands details: 
total_CMD = 190936 
n_nop = 136449 
Read = 10624 
Write = 18402 
L2_Alloc = 18400 
L2_WB = 2920 
n_act = 2511 
n_pre = 2495 
n_ref = 0 
n_req = 12594 
total_req = 50346 

Dual Bus Interface Util: 
issued_total_row = 5006 
issued_total_col = 50346 
Row_Bus_Util =  0.026218 
CoL_Bus_Util = 0.263680 
Either_Row_CoL_Bus_Util = 0.285368 
Issued_on_Two_Bus_Simul_Util = 0.004530 
issued_two_Eff = 0.015875 
queue_avg = 32.725555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7256
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136519 n_act=2525 n_pre=2509 n_ref_event=0 n_req=12575 n_rd=10552 n_rd_L2_A=18424 n_write=18423 n_wr_bk=2880 bw_util=0.5267
n_activity=112476 dram_eff=0.894
bk0: 2428a 106764i bk1: 2428a 105423i bk2: 2004a 111649i bk3: 2004a 110677i bk4: 1488a 123044i bk5: 1488a 122088i bk6: 1540a 121375i bk7: 1540a 120388i bk8: 2108a 117177i bk9: 2108a 115280i bk10: 1760a 118724i bk11: 1760a 119672i bk12: 1580a 124043i bk13: 1580a 123440i bk14: 1580a 126463i bk15: 1580a 126414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799205
Row_Buffer_Locality_read = 0.887907
Row_Buffer_Locality_write = 0.678672
Bank_Level_Parallism = 10.514286
Bank_Level_Parallism_Col = 10.186372
Bank_Level_Parallism_Ready = 5.701701
write_to_read_ratio_blp_rw_average = 0.459532
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.526658 
total_CMD = 190936 
util_bw = 100558 
Wasted_Col = 10837 
Wasted_Row = 420 
Idle = 79121 

BW Util Bottlenecks: 
RCDc_limit = 1127 
RCDWRc_limit = 1522 
WTRc_limit = 45586 
RTWc_limit = 46860 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45586 
RTWc_limit_alone = 46860 

Commands details: 
total_CMD = 190936 
n_nop = 136519 
Read = 10552 
Write = 18423 
L2_Alloc = 18424 
L2_WB = 2880 
n_act = 2525 
n_pre = 2509 
n_ref = 0 
n_req = 12575 
total_req = 50279 

Dual Bus Interface Util: 
issued_total_row = 5034 
issued_total_col = 50279 
Row_Bus_Util =  0.026365 
CoL_Bus_Util = 0.263329 
Either_Row_CoL_Bus_Util = 0.285001 
Issued_on_Two_Bus_Simul_Util = 0.004693 
issued_two_Eff = 0.016465 
queue_avg = 32.788940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7889
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136399 n_act=2527 n_pre=2511 n_ref_event=0 n_req=12589 n_rd=10720 n_rd_L2_A=18344 n_write=18339 n_wr_bk=2944 bw_util=0.5274
n_activity=112447 dram_eff=0.8955
bk0: 2492a 106976i bk1: 2492a 105711i bk2: 1968a 111561i bk3: 1968a 111122i bk4: 1536a 120204i bk5: 1536a 118724i bk6: 1572a 119860i bk7: 1572a 119042i bk8: 2116a 114827i bk9: 2116a 113734i bk10: 1756a 117628i bk11: 1756a 117249i bk12: 1528a 125551i bk13: 1528a 123945i bk14: 1564a 129385i bk15: 1564a 128370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799269
Row_Buffer_Locality_read = 0.881365
Row_Buffer_Locality_write = 0.687206
Bank_Level_Parallism = 10.591389
Bank_Level_Parallism_Col = 10.263260
Bank_Level_Parallism_Ready = 5.731528
write_to_read_ratio_blp_rw_average = 0.464338
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.527370 
total_CMD = 190936 
util_bw = 100694 
Wasted_Col = 10698 
Wasted_Row = 424 
Idle = 79120 

BW Util Bottlenecks: 
RCDc_limit = 1216 
RCDWRc_limit = 1442 
WTRc_limit = 45141 
RTWc_limit = 47377 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45141 
RTWc_limit_alone = 47377 

Commands details: 
total_CMD = 190936 
n_nop = 136399 
Read = 10720 
Write = 18339 
L2_Alloc = 18344 
L2_WB = 2944 
n_act = 2527 
n_pre = 2511 
n_ref = 0 
n_req = 12589 
total_req = 50347 

Dual Bus Interface Util: 
issued_total_row = 5038 
issued_total_col = 50347 
Row_Bus_Util =  0.026386 
CoL_Bus_Util = 0.263685 
Either_Row_CoL_Bus_Util = 0.285630 
Issued_on_Two_Bus_Simul_Util = 0.004441 
issued_two_Eff = 0.015549 
queue_avg = 32.253242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2532
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136293 n_act=2576 n_pre=2560 n_ref_event=0 n_req=12610 n_rd=10592 n_rd_L2_A=18468 n_write=18464 n_wr_bk=2904 bw_util=0.5282
n_activity=112731 dram_eff=0.8947
bk0: 2456a 108613i bk1: 2456a 107403i bk2: 1944a 111991i bk3: 1948a 111104i bk4: 1560a 119951i bk5: 1560a 120569i bk6: 1576a 122353i bk7: 1576a 121338i bk8: 2088a 115268i bk9: 2088a 114295i bk10: 1756a 119895i bk11: 1756a 118263i bk12: 1576a 124398i bk13: 1576a 123613i bk14: 1572a 125218i bk15: 1572a 124295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795718
Row_Buffer_Locality_read = 0.887130
Row_Buffer_Locality_write = 0.671469
Bank_Level_Parallism = 10.529160
Bank_Level_Parallism_Col = 10.186959
Bank_Level_Parallism_Ready = 5.686433
write_to_read_ratio_blp_rw_average = 0.461827
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.528219 
total_CMD = 190936 
util_bw = 100856 
Wasted_Col = 10798 
Wasted_Row = 392 
Idle = 78890 

BW Util Bottlenecks: 
RCDc_limit = 1127 
RCDWRc_limit = 1435 
WTRc_limit = 45270 
RTWc_limit = 46511 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45270 
RTWc_limit_alone = 46511 

Commands details: 
total_CMD = 190936 
n_nop = 136293 
Read = 10592 
Write = 18464 
L2_Alloc = 18468 
L2_WB = 2904 
n_act = 2576 
n_pre = 2560 
n_ref = 0 
n_req = 12610 
total_req = 50428 

Dual Bus Interface Util: 
issued_total_row = 5136 
issued_total_col = 50428 
Row_Bus_Util =  0.026899 
CoL_Bus_Util = 0.264109 
Either_Row_CoL_Bus_Util = 0.286185 
Issued_on_Two_Bus_Simul_Util = 0.004824 
issued_two_Eff = 0.016855 
queue_avg = 32.255322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136429 n_act=2603 n_pre=2587 n_ref_event=0 n_req=12582 n_rd=10604 n_rd_L2_A=18396 n_write=18393 n_wr_bk=2920 bw_util=0.527
n_activity=112423 dram_eff=0.8951
bk0: 2460a 104910i bk1: 2460a 103123i bk2: 1940a 108828i bk3: 1940a 108079i bk4: 1548a 116102i bk5: 1548a 116066i bk6: 1584a 120027i bk7: 1584a 120222i bk8: 2112a 115248i bk9: 2112a 113741i bk10: 1760a 116705i bk11: 1760a 115934i bk12: 1532a 121723i bk13: 1532a 121105i bk14: 1564a 126510i bk15: 1564a 126317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793117
Row_Buffer_Locality_read = 0.880966
Row_Buffer_Locality_write = 0.673668
Bank_Level_Parallism = 10.864729
Bank_Level_Parallism_Col = 10.535565
Bank_Level_Parallism_Ready = 5.902401
write_to_read_ratio_blp_rw_average = 0.460408
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.527014 
total_CMD = 190936 
util_bw = 100626 
Wasted_Col = 10534 
Wasted_Row = 540 
Idle = 79236 

BW Util Bottlenecks: 
RCDc_limit = 1375 
RCDWRc_limit = 1346 
WTRc_limit = 44913 
RTWc_limit = 46699 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44913 
RTWc_limit_alone = 46699 

Commands details: 
total_CMD = 190936 
n_nop = 136429 
Read = 10604 
Write = 18393 
L2_Alloc = 18396 
L2_WB = 2920 
n_act = 2603 
n_pre = 2587 
n_ref = 0 
n_req = 12582 
total_req = 50313 

Dual Bus Interface Util: 
issued_total_row = 5190 
issued_total_col = 50313 
Row_Bus_Util =  0.027182 
CoL_Bus_Util = 0.263507 
Either_Row_CoL_Bus_Util = 0.285473 
Issued_on_Two_Bus_Simul_Util = 0.005216 
issued_two_Eff = 0.018273 
queue_avg = 33.692184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.6922
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190936 n_nop=136854 n_act=2461 n_pre=2445 n_ref_event=0 n_req=12536 n_rd=10304 n_rd_L2_A=18504 n_write=18504 n_wr_bk=2808 bw_util=0.525
n_activity=111693 dram_eff=0.8975
bk0: 2432a 106992i bk1: 2432a 105672i bk2: 1944a 110163i bk3: 1944a 109984i bk4: 1520a 117641i bk5: 1520a 117846i bk6: 1560a 116429i bk7: 1560a 116545i bk8: 2088a 111765i bk9: 2088a 110404i bk10: 1776a 117256i bk11: 1776a 116749i bk12: 1536a 122006i bk13: 1536a 122541i bk14: 1548a 124708i bk15: 1548a 124703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803685
Row_Buffer_Locality_read = 0.898223
Row_Buffer_Locality_write = 0.676040
Bank_Level_Parallism = 10.963909
Bank_Level_Parallism_Col = 10.640187
Bank_Level_Parallism_Ready = 5.961844
write_to_read_ratio_blp_rw_average = 0.461886
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.524993 
total_CMD = 190936 
util_bw = 100240 
Wasted_Col = 10318 
Wasted_Row = 424 
Idle = 79954 

BW Util Bottlenecks: 
RCDc_limit = 1074 
RCDWRc_limit = 1308 
WTRc_limit = 45066 
RTWc_limit = 46945 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45066 
RTWc_limit_alone = 46945 

Commands details: 
total_CMD = 190936 
n_nop = 136854 
Read = 10304 
Write = 18504 
L2_Alloc = 18504 
L2_WB = 2808 
n_act = 2461 
n_pre = 2445 
n_ref = 0 
n_req = 12536 
total_req = 50120 

Dual Bus Interface Util: 
issued_total_row = 4906 
issued_total_col = 50120 
Row_Bus_Util =  0.025694 
CoL_Bus_Util = 0.262496 
Either_Row_CoL_Bus_Util = 0.283247 
Issued_on_Two_Bus_Simul_Util = 0.004944 
issued_two_Eff = 0.017455 
queue_avg = 33.503803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6036, Miss = 3621, Miss_rate = 0.600, Pending_hits = 31, Reservation_fails = 79
L2_cache_bank[1]: Access = 6036, Miss = 3623, Miss_rate = 0.600, Pending_hits = 22, Reservation_fails = 103
L2_cache_bank[2]: Access = 6036, Miss = 3615, Miss_rate = 0.599, Pending_hits = 9, Reservation_fails = 80
L2_cache_bank[3]: Access = 6036, Miss = 3615, Miss_rate = 0.599, Pending_hits = 20, Reservation_fails = 89
L2_cache_bank[4]: Access = 6036, Miss = 3628, Miss_rate = 0.601, Pending_hits = 25, Reservation_fails = 80
L2_cache_bank[5]: Access = 6036, Miss = 3628, Miss_rate = 0.601, Pending_hits = 4, Reservation_fails = 82
L2_cache_bank[6]: Access = 6016, Miss = 3622, Miss_rate = 0.602, Pending_hits = 2, Reservation_fails = 75
L2_cache_bank[7]: Access = 6016, Miss = 3622, Miss_rate = 0.602, Pending_hits = 3, Reservation_fails = 78
L2_cache_bank[8]: Access = 6016, Miss = 3633, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 63
L2_cache_bank[9]: Access = 6016, Miss = 3633, Miss_rate = 0.604, Pending_hits = 1, Reservation_fails = 73
L2_cache_bank[10]: Access = 6016, Miss = 3632, Miss_rate = 0.604, Pending_hits = 1, Reservation_fails = 66
L2_cache_bank[11]: Access = 6016, Miss = 3633, Miss_rate = 0.604, Pending_hits = 1, Reservation_fails = 62
L2_cache_bank[12]: Access = 6016, Miss = 3625, Miss_rate = 0.603, Pending_hits = 2, Reservation_fails = 71
L2_cache_bank[13]: Access = 6016, Miss = 3625, Miss_rate = 0.603, Pending_hits = 1, Reservation_fails = 75
L2_cache_bank[14]: Access = 6016, Miss = 3601, Miss_rate = 0.599, Pending_hits = 1, Reservation_fails = 59
L2_cache_bank[15]: Access = 6016, Miss = 3601, Miss_rate = 0.599, Pending_hits = 5, Reservation_fails = 68
L2_total_cache_accesses = 96376
L2_total_cache_misses = 57957
L2_total_cache_miss_rate = 0.6014
L2_total_cache_pending_hits = 128
L2_total_cache_reservation_fails = 1203
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 80
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 155
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1048
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=301656
icnt_total_pkts_simt_to_mem=275832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 91.8089
	minimum = 6
	maximum = 2171
Network latency average = 57.7385
	minimum = 6
	maximum = 2020
Slowest packet = 1144
Flit latency average = 42.9059
	minimum = 6
	maximum = 2016
Slowest flit = 83570
Fragmentation average = 1.49295
	minimum = 0
	maximum = 1421
Injected packet rate average = 0.0187451
	minimum = 0 (at node 36)
	maximum = 0.02935 (at node 20)
Accepted packet rate average = 0.0187451
	minimum = 0 (at node 36)
	maximum = 0.02935 (at node 20)
Injected flit rate average = 0.0561606
	minimum = 0 (at node 36)
	maximum = 0.0919788 (at node 20)
Accepted flit rate average= 0.0561606
	minimum = 0 (at node 36)
	maximum = 0.0838877 (at node 20)
Injected packet length average = 2.99602
Accepted packet length average = 2.99602
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 83.3834 (6 samples)
	minimum = 6 (6 samples)
	maximum = 2171 (6 samples)
Network latency average = 55.096 (6 samples)
	minimum = 6 (6 samples)
	maximum = 2020 (6 samples)
Flit latency average = 51.7039 (6 samples)
	minimum = 6 (6 samples)
	maximum = 2016 (6 samples)
Fragmentation average = 2.31715 (6 samples)
	minimum = 0 (6 samples)
	maximum = 1421 (6 samples)
Injected packet rate average = 0.0213386 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0335457 (6 samples)
Accepted packet rate average = 0.0213386 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0335457 (6 samples)
Injected flit rate average = 0.0640033 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.116374 (6 samples)
Accepted flit rate average = 0.0640033 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.122794 (6 samples)
Injected packet size average = 2.99942 (6 samples)
Accepted packet size average = 2.99942 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 10 sec (70 sec)
gpgpu_simulation_rate = 588481 (inst/sec)
gpgpu_simulation_rate = 1593 (cycle/sec)
gpgpu_silicon_slowdown = 1008788x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
