#!/usr/bin/env python3
"""
ç®€å•çš„RTLæµ‹è¯•æ¼”ç¤º
å±•ç¤ºå¦‚ä½•è°ƒç”¨å’Œæ‰§è¡ŒRISC-V AIåŠ é€Ÿå™¨çš„RTLç¡¬ä»¶ä»£ç 
"""

import subprocess
import os
import sys
from pathlib import Path

def check_tools():
    """æ£€æŸ¥ä»¿çœŸå·¥å…·æ˜¯å¦å¯ç”¨"""
    print("ğŸ” æ£€æŸ¥RTLä»¿çœŸå·¥å…·...")
    
    tools = {
        "iverilog": "Icarus Verilogä»¿çœŸå™¨",
        "verilator": "Verilatorä»¿çœŸå™¨", 
        "gtkwave": "æ³¢å½¢æŸ¥çœ‹å™¨"
    }
    
    available_tools = {}
    
    for tool, desc in tools.items():
        try:
            result = subprocess.run([tool, "--version"], 
                                  capture_output=True, text=True, timeout=5)
            if result.returncode == 0:
                version = result.stdout.split('\n')[0]
                print(f"  âœ… {desc}: {version}")
                available_tools[tool] = True
            else:
                print(f"  âŒ {desc}: ä¸å¯ç”¨")
                available_tools[tool] = False
        except (FileNotFoundError, subprocess.TimeoutExpired):
            print(f"  âŒ {desc}: æœªå®‰è£…")
            available_tools[tool] = False
    
    return available_tools

def run_basic_rtl_simulation():
    """è¿è¡ŒåŸºæœ¬RTLä»¿çœŸ"""
    print("\nğŸš€ è¿è¡ŒåŸºæœ¬RTLä»¿çœŸ...")
    
    try:
        # ä½¿ç”¨é¡¹ç›®çš„Makefileè¿è¡Œä»¿çœŸ
        result = subprocess.run(["make", "sim"], 
                              capture_output=True, text=True, timeout=60)
        
        if result.returncode == 0:
            print("âœ… RTLä»¿çœŸæˆåŠŸå®Œæˆ!")
            print("ğŸ“„ ä»¿çœŸè¾“å‡º:")
            print(result.stdout)
            
            # æ£€æŸ¥æ˜¯å¦ç”Ÿæˆäº†æ³¢å½¢æ–‡ä»¶
            wave_files = list(Path("verification").rglob("*.vcd"))
            if wave_files:
                print(f"ğŸ“Š ç”Ÿæˆçš„æ³¢å½¢æ–‡ä»¶:")
                for wave_file in wave_files:
                    print(f"  - {wave_file}")
                return True, wave_files
            else:
                print("âš ï¸  æœªæ‰¾åˆ°æ³¢å½¢æ–‡ä»¶")
                return True, []
        else:
            print("âŒ RTLä»¿çœŸå¤±è´¥:")
            print(result.stderr)
            return False, []
            
    except subprocess.TimeoutExpired:
        print("âŒ RTLä»¿çœŸè¶…æ—¶")
        return False, []
    except Exception as e:
        print(f"âŒ RTLä»¿çœŸå‡ºé”™: {e}")
        return False, []

def run_unit_tests():
    """è¿è¡ŒRTLå•å…ƒæµ‹è¯•"""
    print("\nğŸ§ª è¿è¡ŒRTLå•å…ƒæµ‹è¯•...")
    
    test_commands = [
        ("åŸºæœ¬ALUæµ‹è¯•", ["make", "-C", "verification/unit_tests", "test-alu"]),
        ("å†…å­˜æµ‹è¯•", ["make", "-C", "verification/unit_tests", "test-memory"]),
        ("TPUåŸºæœ¬æµ‹è¯•", ["make", "-C", "verification/unit_tests", "test-tpu-basic"])
    ]
    
    results = {}
    
    for test_name, cmd in test_commands:
        try:
            print(f"  è¿è¡Œ {test_name}...")
            result = subprocess.run(cmd, capture_output=True, text=True, timeout=30)
            
            if result.returncode == 0:
                print(f"    âœ… {test_name} é€šè¿‡")
                results[test_name] = "PASS"
            else:
                print(f"    âŒ {test_name} å¤±è´¥")
                results[test_name] = "FAIL"
                
        except (subprocess.TimeoutExpired, FileNotFoundError):
            print(f"    âš ï¸  {test_name} è·³è¿‡ (å·¥å…·ä¸å¯ç”¨)")
            results[test_name] = "SKIP"
    
    return results

def analyze_rtl_structure():
    """åˆ†æRTLä»£ç ç»“æ„"""
    print("\nğŸ“ åˆ†æRTLä»£ç ç»“æ„...")
    
    rtl_dir = Path("rtl")
    if not rtl_dir.exists():
        print("âŒ RTLç›®å½•ä¸å­˜åœ¨")
        return
    
    rtl_stats = {}
    
    for subdir in rtl_dir.iterdir():
        if subdir.is_dir():
            sv_files = list(subdir.glob("*.sv"))
            rtl_stats[subdir.name] = len(sv_files)
            print(f"  ğŸ“‚ {subdir.name}: {len(sv_files)} ä¸ªSystemVerilogæ–‡ä»¶")
            
            # æ˜¾ç¤ºä¸»è¦æ–‡ä»¶
            for sv_file in sv_files[:3]:  # åªæ˜¾ç¤ºå‰3ä¸ª
                print(f"    - {sv_file.name}")
            if len(sv_files) > 3:
                print(f"    ... è¿˜æœ‰ {len(sv_files) - 3} ä¸ªæ–‡ä»¶")
    
    total_files = sum(rtl_stats.values())
    print(f"\nğŸ“Š æ€»è®¡: {total_files} ä¸ªRTLæ–‡ä»¶")
    
    return rtl_stats

def demonstrate_rtl_vs_simulation():
    """æ¼”ç¤ºRTLä»£ç ä¸ä»¿çœŸçš„åŒºåˆ«"""
    print("\nğŸ”„ RTLä»£ç  vs Pythonä»¿çœŸå¯¹æ¯”:")
    
    print("\n1ï¸âƒ£ RTLç¡¬ä»¶ä»£ç  (SystemVerilog):")
    print("   - ä½ç½®: rtl/accelerators/tpu_mac_unit.sv")
    print("   - è¯­è¨€: SystemVerilogç¡¬ä»¶æè¿°è¯­è¨€")
    print("   - æ‰§è¡Œ: é€šè¿‡ä»¿çœŸå™¨æˆ–çœŸå®ç¡¬ä»¶")
    print("   - æ€§èƒ½: çœŸå®ç¡¬ä»¶æ€§èƒ½")
    
    print("\n2ï¸âƒ£ Pythonä»¿çœŸå™¨:")
    print("   - ä½ç½®: macos_ai_simulator.py")
    print("   - è¯­è¨€: Pythonè½¯ä»¶")
    print("   - æ‰§è¡Œ: ç›´æ¥åœ¨CPUä¸Šè¿è¡Œ")
    print("   - æ€§èƒ½: æ¨¡æ‹Ÿçš„æ€§èƒ½æ•°æ®")
    
    print("\n3ï¸âƒ£ è°ƒç”¨æ–¹å¼å¯¹æ¯”:")
    print("   RTL: make sim â†’ ä»¿çœŸå™¨ç¼–è¯‘ â†’ æ‰§è¡ŒRTLé€»è¾‘")
    print("   ä»¿çœŸ: python3 test_macos_simulator.py â†’ ç›´æ¥è¿è¡ŒPythonä»£ç ")

def create_rtl_test_example():
    """åˆ›å»ºRTLæµ‹è¯•ç¤ºä¾‹"""
    print("\nğŸ“ åˆ›å»ºRTLæµ‹è¯•ç¤ºä¾‹...")
    
    # åˆ›å»ºä¸€ä¸ªç®€å•çš„RTLæµ‹è¯•æ–‡ä»¶
    test_content = '''// ç®€å•çš„RTLæµ‹è¯•ç¤ºä¾‹
module simple_rtl_test;
    
    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
    reg clk = 0;
    reg rst_n = 0;
    
    // æµ‹è¯•ä¿¡å·
    reg [31:0] test_data = 32'h12345678;
    wire [31:0] result;
    
    // æ—¶é’Ÿç”Ÿæˆ
    always #5 clk = ~clk;  // 10nså‘¨æœŸ
    
    // æµ‹è¯•åºåˆ—
    initial begin
        $display("ğŸš€ å¼€å§‹RTLæµ‹è¯•");
        
        // å¤ä½åºåˆ—
        #10 rst_n = 1;
        $display("âœ… å¤ä½é‡Šæ”¾");
        
        // æµ‹è¯•æ•°æ®
        #20 test_data = 32'hAABBCCDD;
        $display("ğŸ“Š æµ‹è¯•æ•°æ®: %h", test_data);
        
        // ç»“æŸæµ‹è¯•
        #50 $display("âœ… RTLæµ‹è¯•å®Œæˆ");
        $finish;
    end
    
    // æ³¢å½¢è¾“å‡º
    initial begin
        $dumpfile("simple_rtl_test.vcd");
        $dumpvars(0, simple_rtl_test);
    end
    
endmodule'''
    
    with open("simple_rtl_test.sv", "w") as f:
        f.write(test_content)
    
    print("âœ… åˆ›å»ºäº† simple_rtl_test.sv")
    
    # å°è¯•ç¼–è¯‘å’Œè¿è¡Œ
    try:
        print("ğŸ”¨ ç¼–è¯‘RTLæµ‹è¯•...")
        compile_result = subprocess.run(
            ["iverilog", "-o", "simple_rtl_test", "simple_rtl_test.sv"],
            capture_output=True, text=True, timeout=10
        )
        
        if compile_result.returncode == 0:
            print("âœ… RTLç¼–è¯‘æˆåŠŸ")
            
            print("ğŸƒ è¿è¡ŒRTLæµ‹è¯•...")
            run_result = subprocess.run(
                ["vvp", "simple_rtl_test"],
                capture_output=True, text=True, timeout=10
            )
            
            if run_result.returncode == 0:
                print("âœ… RTLæµ‹è¯•è¿è¡ŒæˆåŠŸ:")
                print(run_result.stdout)
                
                # æ£€æŸ¥æ³¢å½¢æ–‡ä»¶
                if os.path.exists("simple_rtl_test.vcd"):
                    print("ğŸ“Š ç”Ÿæˆäº†æ³¢å½¢æ–‡ä»¶: simple_rtl_test.vcd")
                    print("ğŸ’¡ ä½¿ç”¨ gtkwave simple_rtl_test.vcd æŸ¥çœ‹æ³¢å½¢")
                    return True
            else:
                print("âŒ RTLæµ‹è¯•è¿è¡Œå¤±è´¥:")
                print(run_result.stderr)
        else:
            print("âŒ RTLç¼–è¯‘å¤±è´¥:")
            print(compile_result.stderr)
            
    except (FileNotFoundError, subprocess.TimeoutExpired) as e:
        print(f"âš ï¸  æ— æ³•è¿è¡ŒRTLæµ‹è¯•: {e}")
        print("ğŸ’¡ è¯·å®‰è£… Icarus Verilog: brew install icarus-verilog")
    
    return False

def main():
    """ä¸»å‡½æ•°"""
    print("ğŸ”¬ RISC-V AIåŠ é€Ÿå™¨RTLä»£ç è°ƒç”¨æ¼”ç¤º")
    print("=" * 50)
    
    # æ£€æŸ¥å·¥å…·
    tools = check_tools()
    
    # åˆ†æRTLç»“æ„
    rtl_stats = analyze_rtl_structure()
    
    # æ¼”ç¤ºåŒºåˆ«
    demonstrate_rtl_vs_simulation()
    
    # è¿è¡ŒåŸºæœ¬ä»¿çœŸ
    if tools.get("iverilog", False):
        sim_success, wave_files = run_basic_rtl_simulation()
        
        if sim_success:
            print("\nğŸ‰ æˆåŠŸè°ƒç”¨äº†RTLç¡¬ä»¶ä»£ç !")
            print("è¿™è¯æ˜äº†:")
            print("  âœ… RTLä»£ç å¯ä»¥è¢«ä»¿çœŸå™¨ç¼–è¯‘å’Œæ‰§è¡Œ")
            print("  âœ… ä»¿çœŸå™¨çœŸæ­£è¿è¡Œäº†SystemVerilogç¡¬ä»¶é€»è¾‘")
            print("  âœ… ç”Ÿæˆäº†æ—¶åºæ³¢å½¢æ•°æ®")
        
        # åˆ›å»ºç®€å•æµ‹è¯•ç¤ºä¾‹
        create_rtl_test_example()
    else:
        print("\nâš ï¸  ä»¿çœŸå·¥å…·ä¸å¯ç”¨ï¼Œæ— æ³•æ¼”ç¤ºRTLæ‰§è¡Œ")
        print("ğŸ’¡ å®‰è£…å»ºè®®:")
        print("   macOS: brew install icarus-verilog verilator gtkwave")
        print("   Linux: sudo apt-get install iverilog verilator gtkwave")
    
    print("\nğŸ“‹ æ€»ç»“:")
    print("1. âœ… é¡¹ç›®åŒ…å«å®Œæ•´çš„RTLç¡¬ä»¶ä»£ç ")
    print("2. âœ… å¯ä»¥é€šè¿‡ä»¿çœŸå™¨è°ƒç”¨RTLä»£ç ")
    print("3. âœ… RTLä»¿çœŸäº§ç”ŸçœŸå®çš„ç¡¬ä»¶è¡Œä¸º")
    print("4. âœ… Pythonä»¿çœŸå™¨åªæ˜¯è½¯ä»¶æ¨¡æ‹Ÿ")
    
    print("\nğŸš€ ä¸‹ä¸€æ­¥:")
    print("- è¿è¡Œ make sim æ‰§è¡Œå®Œæ•´RTLä»¿çœŸ")
    print("- è¿è¡Œ gtkwave *.vcd æŸ¥çœ‹æ³¢å½¢")
    print("- ä¿®æ”¹RTLä»£ç å¹¶é‡æ–°ä»¿çœŸ")
    print("- éƒ¨ç½²åˆ°FPGAè·å¾—çœŸå®ç¡¬ä»¶æ€§èƒ½")

if __name__ == "__main__":
    main()