ngdbuild -p xc3020a-7-pc68 -uc provaxil.ucf -dd .. c:\xilinx\active\projects\provaxil\provaxil.edn provaxil.ngd
Release 3.3.06i_V2_SE2 - ngdbuild D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc3020a-7-pc68 -uc provaxil.ucf -dd ..
c:\xilinx\active\projects\provaxil\provaxil.edn provaxil.ngd 

Launcher: Executing edif2ngd "c:\xilinx\active\projects\provaxil\provaxil.edn"
"C:\Xilinx\active\projects\provaxil\xproj\ver1\provaxil.ngo"
Release 3.3.06i_V2_SE2 - edif2ngd D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Writing the design to
"C:/Xilinx/active/projects/provaxil/xproj/ver1/provaxil.ngo"...
Reading NGO file "C:/Xilinx/active/projects/provaxil/xproj/ver1/provaxil.ngo"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "provaxil.ucf" ...

Checking timing specifications ...

Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net '$Net00002_' driving one or more clock
   loads should only use a dedicated clock buffer. This could result in large
   clock skews on this net.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "provaxil.ngd" ...

Writing NGDBUILD log file "provaxil.bld"...

NGDBUILD done.

==================================================

map -p xc3020a-7-pc68 -o map.ncd provaxil.ngd provaxil.pcf
Release 3.3.06i_V2_SE2 - Map D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
Reading NGD file "provaxil.ngd"...
Using target part "3020apc68-7".
MAP XC3000A command-line options:
   Partname = "xc3020a-7-pc68".
   Covermode = "area".
   Register Ordering: ENABLED
   Pack Unrelated Logic into CLBs targeting 97% of CLB resources.
   Process the file:  provaxil.ngd.
Processing logical timing constraints...
Processing global clock buffers...
Verifying CLBMAPs...
Removing unused logic...
Processing CLBMAPs...
Optimizing...
Running physical design DRC...

Design Summary:
   Number of errors:        0
   Number of warnings:      0
   Number of CLBs:              5 out of    64    7%
      CLB Flip Flops:       8
   Number of bonded IOBs:      11 out of    58   18%
      IOB Flip Flops:       0
      IOB Latches:          0
Writing design file "map.ncd"...

Removed Logic Summary:

Mapping completed.
See MAP report file "map.mrp" for details.

==================================================

par  -w -ol 2 -d 0 map.ncd provaxil.ncd provaxil.pcf
Release 3.3.06i_V2_SE2 - Par D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.




Constraints file: provaxil.pcf

Loading device database for application par from file "map.ncd".
   "provaxil" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application par from file '3020a.nph' in environment
C:/Xilinx.
Device speed data version:  C  .


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            11 out of 58     18%

   Number of CLBs                      5 out of 64      7%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    4 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)

Starting initial Placement phase.  REAL time: 0 secs 
Finished initial Placement phase.  REAL time: 0 secs 

Starting Constructive Placer.  REAL time: 0 secs 
Placer score = 4566
Placer score = 4234
Placer score = 3626
Placer score = 2904
Placer score = 2794
Placer score = 2070
Placer score = 1868
Finished Constructive Placer.  REAL time: 17 secs 

Writing design to file "provaxil.ncd".

Starting Optimizing Placer.  REAL time: 17 secs 
Optimizing  
Swapped 0 comps.
Xilinx Placer [1]   1340   REAL time: 17 secs 
Finished Optimizing Placer.  REAL time: 17 secs 

Writing design to file "provaxil.ncd".

Total REAL time to Placer completion: 17 secs 
Total CPU time to Placer completion: 17 secs 

0 connection(s) routed; 27 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 17 secs 
Starting iterative routing. 
Routing active signals.
End of iteration 1 
27 successful; 0 unrouted; (0) REAL time: 17 secs 
Constraints are met. 
Writing design to file "provaxil.ncd".
Starting cleanup 
Improving routing.
End of cleanup iteration 1 
27 successful; 0 unrouted; (0) REAL time: 17 secs 
Writing design to file "provaxil.ncd".
Total REAL time: 17 secs 
Total CPU  time: 17 secs 
End of route.  27 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 17 secs 

Generating PAR statistics.
Writing design to file "provaxil.ncd".


All signals are completely routed.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 18 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.

==================================================

trce provaxil.ncd provaxil.pcf -e 3  -o provaxil.twr 
Release 3.3.06i_V2_SE2 - Trace D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.



Loading device database for application trce from file "provaxil.ncd".
   "provaxil" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application trce from file '3020a.nph' in environment
C:/Xilinx.
--------------------------------------------------------------------------------
Xilinx TRACE, Version D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

trce provaxil.ncd provaxil.pcf -e 3 -o provaxil.twr

Design file:              provaxil.ncd
Physical constraint file: provaxil.pcf
Device,speed:             xc3020a,-7 (C  )
Report level:             error report
--------------------------------------------------------------------------------

WARNING:Timing:2491 - No timing constraints found, doing default enumeration.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 29 paths, 11 nets, and 27 connections (100.0% coverage)

Design statistics:
   Minimum period:  16.487ns (Maximum frequency:  60.654MHz)
   Maximum combinational path delay:  24.358ns
   Maximum net delay:  10.522ns


Analysis completed Fri Apr 20 12:58:48 2001
--------------------------------------------------------------------------------

Total time: 0 secs 

==================================================

ngdanno provaxil.ncd map.ngm 
Release 3.3.06i_V2_SE2 - ngdanno D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Loading device database for application ngdanno from file "provaxil.ncd".
   "provaxil" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application ngdanno from file '3020a.nph' in environment
C:/Xilinx.
Reading .ngm file "map.ngm"...
Building NGA image...
Annotating NGA image...
Distributing delays...
WARNING:Anno:152 - default voltage/temp values not available in speed file. 
   Using ngdanno defaults of 4.75V and  85C.
Resolving logical and physical hierarchies...
Running NGD DRC...
Writing .nga file "provaxil.nga"...
   16 logical models annotated

==================================================

ngd2edif -w -v fndtn provaxil.nga time_sim.edn
Release 3.3.06i_V2_SE2 - ngd2edif D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.
   writing only delay properties to EDIF file
   dedicated signals will be given global scope
   writing  EDIF file to 'time_sim.edn' ...

==================================================

xcpy time_sim.edn c:\xilinx\active\projects\provaxil\time_sim.edn

==================================================

bitgen provaxil.ncd -t -a -u  -l -w -f bitgen.ut
Release 3.3.06i_V2_SE2 - Bitgen D.19
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "provaxil.ncd".
   "provaxil" is an NCD, version 2.32, device xc3020a, package pc68, speed -7
Loading device for application Bitgen from file '3020a.nph' in environment
C:/Xilinx.
Opened constraints file provaxil.pcf.

Fri Apr 20 12:58:57 2001

Running DRC.
DRC detected 0 errors and 0 warnings.
Saving ll file in "provaxil.ll".

Tying down design provaxil.ncd.
Creating tie sources.
   Original design signals: 30
   Original signals added to source list: 11
   New signals created: 184
   New signals added to source list: 184
   Total signals in source list: 195
Creating tie targets.
   Total nodes: 2474
   Unused nodes: 2213
   Nodes in target list: 1563
Tying down target nodes.
   Tied 575 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_HA_Y.
   Tied 131 nodes to signal $TIE_GA_X.
   Tied 134 nodes to signal $TIE_FA_X.
   Tied 133 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_EA_Y.
   Tied 131 nodes to signal $TIE_DA_X.
   Tied 106 nodes to signal $TIE_CA_X.
   Tied 262 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_BG_Y.
   Tied 11 nodes to signal $TIE_AG_Y.
   Tied 1 nodes to signal $TIE_CH_X.
   Tied 2 nodes to signal $TIE_BH_X.
   Tied 4 nodes to signal $TIE_AH_X.
   Tied 1 nodes to signal $TIE_P12_Q.
   Tied 1 nodes to signal $TIE_P30_Q.
   Tied 1 nodes to signal $TIE_P37_Q.
   Tied 2 nodes to signal $TIE_P62_Q.
   Tied 1 nodes to signal $TIE_P61_Q.
   Tied 9 nodes to signal $TIE_GCLK_O.
   Tied 1 nodes to signal Q03.
   Tied 2 nodes to signal Q04.
   Tied 2 nodes to signal Q08.
   Tied 1 nodes to signal Q01.
   Tied 2 nodes to signal Q02.
   Tied 1 nodes to signal Q06.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_FA_X.
   Tied 1 nodes to signal $TIE_CA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
   Tied 1 nodes to signal $TIE_FA_X.
   Tied 1 nodes to signal $TIE_CA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_FA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_FA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_FA_X.
   Tied 1 nodes to signal $TIE_CA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
   Tied 2 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_HA_X.
   Tied 1 nodes to signal $TIE_EA_X.
   Tied 1 nodes to signal $TIE_AA_X.
   Tied 1 nodes to signal $TIE_GA_X.
   Tied 1 nodes to signal $TIE_DA_X.
Tiedown complete. 0 untied nodes.
Fixing up iob clocks...Done.
Creating bit map...
Saving bit stream in "provaxil.bit".

==================================================

xcpy provaxil.bit c:\xilinx\active\projects\provaxil\provaxil.bit

==================================================

xcpy provaxil.ll c:\xilinx\active\projects\provaxil\provaxil.ll
