{"Source Block": ["verilog-ethernet/rtl/axis_frame_length_adjust.v@111:121@HdlIdDef", "\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_length_adjust.v@107:117", "reg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@108:118", "reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@114:124", "reg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@110:120", "reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@105:115", "reg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@105:115", "reg [15:0] long_counter_reg = 0, long_counter_next = 0;\n\nreg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@109:119", "\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@110:120", "reg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@111:121", "\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@109:119", "\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@108:118", "reg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@107:117", "reg [DATA_WIDTH-1:0] last_word_data_reg = 0;\nreg [KEEP_WIDTH-1:0] last_word_keep_reg = 0;\n\nreg last_cycle_tuser_reg = 0, last_cycle_tuser_next;\n\nreg status_valid_reg = 0, status_valid_next;\nreg status_frame_pad_reg = 0, status_frame_pad_next;\nreg status_frame_truncate_reg = 0, status_frame_truncate_next;\nreg [15:0] status_frame_length_reg = 0, status_frame_length_next;\nreg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n\n"]], "Diff Content": {"Delete": [[116, "reg [15:0] status_frame_original_length_reg = 0, status_frame_original_length_next;\n"]], "Add": [[116, "reg status_valid_reg = 1'b0, status_valid_next;\n"], [116, "reg status_frame_pad_reg = 1'b0, status_frame_pad_next;\n"], [116, "reg status_frame_truncate_reg = 1'b0, status_frame_truncate_next;\n"], [116, "reg [15:0] status_frame_length_reg = 16'd0, status_frame_length_next;\n"], [116, "reg [15:0] status_frame_original_length_reg = 16'd0, status_frame_original_length_next;\n"]]}}