module NV_NVDLA_partition_m ( i1, o1 );
  input  i1;
  output o1;
  wire w;

  assign w = 1'b0;

  GEN_NOR2_D1 NOR_GATE (.a1(i1), .a2(w), .zn(o1));
endmodule
