{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701836758925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701836758937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 20:25:58 2023 " "Processing started: Tue Dec 05 20:25:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701836758937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836758937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836758938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701836759773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701836759773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785568 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785578 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_handler.sv(126) " "Verilog HDL information at screen_handler.sv(126): always construct contains both blocking and non-blocking assignments" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701836785587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file screen_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_handler " "Found entity 1: screen_handler" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_handler " "Found entity 1: player_handler" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.sv(16) " "Verilog HDL information at input_handler.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701836785605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785606 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_handler_tb " "Found entity 2: input_handler_tb" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe " "Found entity 1: tic_tac_toe" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701836785623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk screen_handler.sv(38) " "Verilog HDL Implicit Net warning at screen_handler.sv(38): created implicit net for \"clk\"" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701836785624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable tic_tac_toe.sv(59) " "Verilog HDL Implicit Net warning at tic_tac_toe.sv(59): created implicit net for \"enable\"" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701836785625 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW screen_handler.sv(104) " "Verilog HDL error at screen_handler.sv(104): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 104 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701836785627 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY screen_handler.sv(129) " "Verilog HDL error at screen_handler.sv(129): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 129 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701836785628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/EE371/Git-EE371/CSE371/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file /Desktop/EE371/Git-EE371/CSE371/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785682 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13165 " "Peak virtual memory: 13165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701836785781 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 20:26:25 2023 " "Processing ended: Tue Dec 05 20:26:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701836785781 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701836785781 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701836785781 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701836785781 ""}
