//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!!
//=========================================================

// USER INCLUDES
#include <SI_C8051F970_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void)
{
  // $[Config Calls]
  // Save the SFRPAGE
  uint8_t SFRPAGE_save = SFRPAGE;
  PCA_0_enter_DefaultMode_from_RESET();
  VREG_0_enter_DefaultMode_from_RESET();
  PORTS_0_enter_DefaultMode_from_RESET();
  PBCFG_0_enter_DefaultMode_from_RESET();
  DMA_0_enter_DefaultMode_from_RESET();
  VREF_0_enter_DefaultMode_from_RESET();
  HFOSC_0_enter_DefaultMode_from_RESET();
  RSTSRC_0_enter_DefaultMode_from_RESET();
  CLOCK_0_enter_DefaultMode_from_RESET();
  TIMER16_3_enter_DefaultMode_from_RESET();
  TIMER_SETUP_0_enter_DefaultMode_from_RESET();
  I2CSLAVE_0_enter_DefaultMode_from_RESET();
  INTERRUPT_0_enter_DefaultMode_from_RESET();
  // Restore the SFRPAGE
  SFRPAGE = SFRPAGE_save;
  // [Config Calls]$

}

extern void PCA_0_enter_DefaultMode_from_RESET(void)
{
  // $[Watchdog Disable]
  // Stop Watchdog
  // If MCU is reset by WDT before it runs to main(), please disable it in SILABS_STARTUP.A51
  SFRPAGE = 0x00;
  PCA0MD &= ~PCA0MD_WDTE__BMASK;

  // [Watchdog Disable]$

  // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode 0]
  // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode 0]$

  // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
  // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$

  // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
  // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$

  // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
  // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$

  // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
  // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$

  // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
  // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$

  // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
  /***********************************************************************
   - Disable CCF2 interrupts
   - Enable match function
   - Disable negative edge capture
   - 8 to 11-bit PWM selected
   - Disable positive edge capture
   - Enable comparator function
   - Disable PWM function
   - Disable toggle function
   ***********************************************************************/
  PCA0CPM2 = PCA0CPM2_ECCF__DISABLED | PCA0CPM2_MAT__ENABLED
      | PCA0CPM2_CAPN__DISABLED | PCA0CPM2_PWM16__8_BIT
      | PCA0CPM2_CAPP__DISABLED | PCA0CPM2_ECOM__ENABLED
      | PCA0CPM2_PWM__DISABLED | PCA0CPM2_TOG__DISABLED;
  // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$

  // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
  // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$

  // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
  // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$

  // $[PCA0CN - PCA Control]
  // [PCA0CN - PCA Control]$

  // $[PCA0L - PCA Counter/Timer Low Byte]
  // [PCA0L - PCA Counter/Timer Low Byte]$

  // $[PCA0H - PCA Counter/Timer High Byte]
  // [PCA0H - PCA Counter/Timer High Byte]$

  // $[PCA0PWM - PCA PWM Configuration]
  // [PCA0PWM - PCA PWM Configuration]$

  // $[PCA0MD - PCA Mode]
  // [PCA0MD - PCA Mode]$

  // $[WDT - Watchdog run Control]
  // [WDT - Watchdog run Control]$

}

extern void VREG_0_enter_DefaultMode_from_RESET(void)
{
  // $[REG0CN - Voltage Regulator Control]
  /***********************************************************************
   - Enable the precision High Frequency Oscillator bias
   ***********************************************************************/
  REG0CN = REG0CN_OSCBIAS__ENABLED;
  // [REG0CN - Voltage Regulator Control]$

}

extern void PBCFG_0_enter_DefaultMode_from_RESET(void)
{
  // $[XBR1 - Port I/O Crossbar 1]
  /***********************************************************************
   - Weak Pullups enabled 
   - Crossbar enabled
   - T0 unavailable at Port pin
   - T1 unavailable at Port pin
   ***********************************************************************/
  XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
      | XBR1_T0E__DISABLED | XBR1_T1E__DISABLED;
  // [XBR1 - Port I/O Crossbar 1]$

  // $[XBR0 - Port I/O Crossbar 0]
  // [XBR0 - Port I/O Crossbar 0]$

}

extern void VREF_0_enter_DefaultMode_from_RESET(void)
{
  // $[REF0CN - Voltage Reference Control]
  /***********************************************************************
   - Disable the Temperature Sensor
   - The ADC0 voltage reference is the internal 1.65 V high speed voltage
   reference
   ***********************************************************************/
  SFRPAGE = 0x00;
  REF0CN = REF0CN_TEMPE__TEMP_DISABLED | REF0CN_REFSL__HIGH_SPEED_VREF;
  // [REF0CN - Voltage Reference Control]$

}

extern void HFOSC_0_enter_DefaultMode_from_RESET(void)
{
  // $[OSCICL - High Frequency Oscillator Calibration]
  // [OSCICL - High Frequency Oscillator Calibration]$

  // $[OSCICN - High Frequency Oscillator Control]
  /***********************************************************************
   - High Frequency Oscillator enabled
   ***********************************************************************/
  OSCICN |= OSCICN_IOSCEN__ENABLED;
  // [OSCICN - High Frequency Oscillator Control]$

}

extern void CLOCK_0_enter_DefaultMode_from_RESET(void)
{
  // $[CLKSEL - Clock Select]
  /***********************************************************************
   - SYSCLK is equal to selected clock source divided by 1
   - Clock derived from the internal precision High-Frequency Oscillator
   ***********************************************************************/
  CLKSEL = CLKSEL_CLKDIV__SYSCLK_DIV_1 | CLKSEL_CLKSL__HFOSC;
  // Wait for the clock to be ready
  while ((CLKSEL & CLKSEL_CLKRDY__BMASK) != CLKSEL_CLKRDY__SET)
    ;
  // [CLKSEL - Clock Select]$

  // $[PCLKEN - Low Power Peripheral Clock Enable]
  // [PCLKEN - Low Power Peripheral Clock Enable]$

  // $[CLKMODE -  Clock Mode]
  // [CLKMODE -  Clock Mode]$

}

extern void PORTS_0_enter_DefaultMode_from_RESET(void)
{
  // $[P0 - Port 0 Pin Latch]
  // [P0 - Port 0 Pin Latch]$

  // $[P0MDOUT - Port 0 Output Mode]
  /***********************************************************************
   - P0.0 output is open-drain
   - P0.1 output is open-drain
   - P0.2 output is open-drain
   - P0.3 output is open-drain
   - P0.4 output is open-drain
   - P0.5 output is push-pull
   - P0.6 output is open-drain
   - P0.7 output is open-drain
   ***********************************************************************/
  SFRPAGE = 0x0F;
  P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__OPEN_DRAIN
      | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__OPEN_DRAIN
      | P0MDOUT_B5__PUSH_PULL | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__OPEN_DRAIN;
  // [P0MDOUT - Port 0 Output Mode]$

  // $[P0MDIN - Port 0 Input Mode]
  // [P0MDIN - Port 0 Input Mode]$

  // $[P0SKIP - Port 0 Skip]
  // [P0SKIP - Port 0 Skip]$

  // $[P0MASK - Port 0 Mask]
  // [P0MASK - Port 0 Mask]$

  // $[P0MAT - Port 0 Match]
  // [P0MAT - Port 0 Match]$

  // $[P0DRV - Port 0 Drive Strength]
  /***********************************************************************
   - P0.0 output has low output drive strength
   - P0.1 output has low output drive strength
   - P0.2 output has low output drive strength
   - P0.3 output has low output drive strength
   - P0.4 output has low output drive strength
   - P0.5 output has high output drive strength
   - P0.6 output has low output drive strength
   - P0.7 output has low output drive strength
   ***********************************************************************/
  P0DRV = P0DRV_B0__LOW_DRIVE | P0DRV_B1__LOW_DRIVE | P0DRV_B2__LOW_DRIVE
      | P0DRV_B3__LOW_DRIVE | P0DRV_B4__LOW_DRIVE | P0DRV_B5__HIGH_DRIVE
      | P0DRV_B6__LOW_DRIVE | P0DRV_B7__LOW_DRIVE;
  // [P0DRV - Port 0 Drive Strength]$

}

extern void DMA_0_enter_DefaultMode_from_RESET(void)
{
  // $[DMA0 Channel 0 Memory Address Offset High]
  // [DMA0 Channel 0 Memory Address Offset High]$

  // $[DMA0 Channel 0 Memory Address Offset Low]
  // [DMA0 Channel 0 Memory Address Offset Low]$

  // $[DMA0 Channel 0 Memory Base Address High]
  // [DMA0 Channel 0 Memory Base Address High]$

  // $[DMA0 Channel 0 Memory Base Address Low]
  // [DMA0 Channel 0 Memory Base Address Low]$

  // $[DMA0 Channel 0 Memory Transfer Size High]
  // [DMA0 Channel 0 Memory Transfer Size High]$

  // $[DMA0 Channel 0 Memory Transfer Size Low]
  /***********************************************************************
   - Memory Transfer Size Low = 0x02
   ***********************************************************************/
  DMA0SEL = DMA0NSZL0;
  DMA0NSZL = (0x02 << DMA0NSZL0_NSZL__SHIFT);
  // [DMA0 Channel 0 Memory Transfer Size Low]$

  // $[DMA0 Channel 0 Configuration]
  /***********************************************************************
   - The DMA channel transfers from XRAM to the I2C Slave data register
   - Data is written to and read from XRAM in big endian order
   - Enable the DMA0 full-length interrupt request of the selected channel
   - Disable the DMA0 mid-point interrupt request of the selected channel
   ***********************************************************************/
  DMA0SEL = DMA0NCF0;
  DMA0NCF = DMA0NCF0_PERIPH__XRAM_TO_I2C_DATA | DMA0NCF0_ENDIAN__BIG
      | DMA0NCF0_IEN__ENABLED | DMA0NCF0_MIEN__DISABLED;
  // [DMA0 Channel 0 Configuration]$

  // $[DMA0 Channel 1 Memory Address Offset High]
  // [DMA0 Channel 1 Memory Address Offset High]$

  // $[DMA0 Channel 1 Memory Address Offset Low]
  // [DMA0 Channel 1 Memory Address Offset Low]$

  // $[DMA0 Channel 1 Memory Base Address High]
  // [DMA0 Channel 1 Memory Base Address High]$

  // $[DMA0 Channel 1 Memory Base Address Low]
  // [DMA0 Channel 1 Memory Base Address Low]$

  // $[DMA0 Channel 1 Memory Transfer Size High]
  // [DMA0 Channel 1 Memory Transfer Size High]$

  // $[DMA0 Channel 1 Memory Transfer Size Low]
  /***********************************************************************
   - Memory Transfer Size Low = 0x03
   ***********************************************************************/
  DMA0SEL = DMA0NSZL1;
  DMA0NSZL = (0x03 << DMA0NSZL1_NSZL__SHIFT);
  // [DMA0 Channel 1 Memory Transfer Size Low]$

  // $[DMA0 Channel 1 Configuration]
  /***********************************************************************
   - The DMA channel transfers from the I2C Slave data register to XRAM
   - Data is written to and read from XRAM in big endian order
   - Enable the DMA0 full-length interrupt request of the selected channel
   - Disable the DMA0 mid-point interrupt request of the selected channel
   ***********************************************************************/
  DMA0SEL = DMA0NCF1;
  DMA0NCF = DMA0NCF1_PERIPH__I2C_DATA_TO_XRAM | DMA0NCF1_ENDIAN__BIG
      | DMA0NCF1_IEN__ENABLED | DMA0NCF1_MIEN__DISABLED;
  // [DMA0 Channel 1 Configuration]$

  // $[DMA0 Channel 2 Memory Address Offset High]
  // [DMA0 Channel 2 Memory Address Offset High]$

  // $[DMA0 Channel 2 Memory Address Offset Low]
  // [DMA0 Channel 2 Memory Address Offset Low]$

  // $[DMA0 Channel 2 Memory Base Address High]
  // [DMA0 Channel 2 Memory Base Address High]$

  // $[DMA0 Channel 2 Memory Base Address Low]
  // [DMA0 Channel 2 Memory Base Address Low]$

  // $[DMA0 Channel 2 Memory Transfer Size High]
  // [DMA0 Channel 2 Memory Transfer Size High]$

  // $[DMA0 Channel 2 Memory Transfer Size Low]
  // [DMA0 Channel 2 Memory Transfer Size Low]$

  // $[DMA0 Channel 2 Configuration]
  // [DMA0 Channel 2 Configuration]$

  // $[DMA0 Channel 3 Memory Address Offset High]
  // [DMA0 Channel 3 Memory Address Offset High]$

  // $[DMA0 Channel 3 Memory Address Offset Low]
  // [DMA0 Channel 3 Memory Address Offset Low]$

  // $[DMA0 Channel 3 Memory Base Address High]
  // [DMA0 Channel 3 Memory Base Address High]$

  // $[DMA0 Channel 3 Memory Base Address Low]
  // [DMA0 Channel 3 Memory Base Address Low]$

  // $[DMA0 Channel 3 Memory Transfer Size High]
  // [DMA0 Channel 3 Memory Transfer Size High]$

  // $[DMA0 Channel 3 Memory Transfer Size Low]
  // [DMA0 Channel 3 Memory Transfer Size Low]$

  // $[DMA0 Channel 3 Configuration]
  // [DMA0 Channel 3 Configuration]$

  // $[DMA0 Channel 4 Memory Address Offset High]
  // [DMA0 Channel 4 Memory Address Offset High]$

  // $[DMA0 Channel 4 Memory Address Offset Low]
  // [DMA0 Channel 4 Memory Address Offset Low]$

  // $[DMA0 Channel 4 Memory Base Address High]
  // [DMA0 Channel 4 Memory Base Address High]$

  // $[DMA0 Channel 4 Memory Base Address Low]
  // [DMA0 Channel 4 Memory Base Address Low]$

  // $[DMA0 Channel 4 Memory Transfer Size High]
  // [DMA0 Channel 4 Memory Transfer Size High]$

  // $[DMA0 Channel 4 Memory Transfer Size Low]
  // [DMA0 Channel 4 Memory Transfer Size Low]$

  // $[DMA0 Channel 4 Configuration]
  // [DMA0 Channel 4 Configuration]$

  // $[DMA0 Channel 5 Memory Address Offset High]
  // [DMA0 Channel 5 Memory Address Offset High]$

  // $[DMA0 Channel 5 Memory Address Offset Low]
  // [DMA0 Channel 5 Memory Address Offset Low]$

  // $[DMA0 Channel 5 Memory Base Address High]
  // [DMA0 Channel 5 Memory Base Address High]$

  // $[DMA0 Channel 5 Memory Base Address Low]
  // [DMA0 Channel 5 Memory Base Address Low]$

  // $[DMA0 Channel 5 Memory Transfer Size High]
  // [DMA0 Channel 5 Memory Transfer Size High]$

  // $[DMA0 Channel 5 Memory Transfer Size Low]
  // [DMA0 Channel 5 Memory Transfer Size Low]$

  // $[DMA0 Channel 5 Configuration]
  // [DMA0 Channel 5 Configuration]$

  // $[DMA0 Channel 6 Memory Address Offset High]
  // [DMA0 Channel 6 Memory Address Offset High]$

  // $[DMA0 Channel 6 Memory Address Offset Low]
  // [DMA0 Channel 6 Memory Address Offset Low]$

  // $[DMA0 Channel 6 Memory Base Address High]
  // [DMA0 Channel 6 Memory Base Address High]$

  // $[DMA0 Channel 6 Memory Base Address Low]
  // [DMA0 Channel 6 Memory Base Address Low]$

  // $[DMA0 Channel 6 Memory Transfer Size High]
  // [DMA0 Channel 6 Memory Transfer Size High]$

  // $[DMA0 Channel 6 Memory Transfer Size Low]
  // [DMA0 Channel 6 Memory Transfer Size Low]$

  // $[DMA0 Channel 6 Configuration]
  // [DMA0 Channel 6 Configuration]$

  // $[DMA0 Channel Enable]
  /***********************************************************************
   - Enable DMA0 channel 0
   - Enable DMA0 channel 1
   - Disable DMA0 channel 2
   - Disable DMA0 channel 3
   - Disable DMA0 channel 4
   - Disable DMA0 channel 5
   - Disable DMA0 channel 6
   ***********************************************************************/
  DMA0EN = DMA0EN_CH0EN__ENABLED | DMA0EN_CH1EN__ENABLED
      | DMA0EN_CH2EN__DISABLED | DMA0EN_CH3EN__DISABLED | DMA0EN_CH4EN__DISABLED
      | DMA0EN_CH5EN__DISABLED | DMA0EN_CH6EN__DISABLED;
  // [DMA0 Channel Enable]$

}

extern void RSTSRC_0_enter_DefaultMode_from_RESET(void)
{
  // $[RSTSRC - Reset Source]
  /***********************************************************************
   - A missing clock detector reset occurred
   - A power-on or supply monitor reset occurred
   - A RTC alarm or oscillator fail reset did not occur
   - A flash error reset did not occur
   - The /RST pin did not cause the last reset
   - A watchdog timer overflow reset did not occur
   ***********************************************************************/
  RSTSRC = RSTSRC_MCDRSF__SET | RSTSRC_PORSF__SET | RSTSRC_RTC0RE__NOT_SET
      | RSTSRC_FERROR__NOT_SET | RSTSRC_PINRSF__NOT_SET
      | RSTSRC_WDTRSF__NOT_SET;
  // [RSTSRC - Reset Source]$

}

extern void TIMER16_3_enter_DefaultMode_from_RESET(void)
{
  // $[Timer Initialization]
  // Save Timer Configuration
  uint8_t TMR3CN_TR3_save;
  TMR3CN_TR3_save = TMR3CN & TMR3CN_TR3__BMASK;
  // Stop Timer
  TMR3CN &= ~(TMR3CN_TR3__BMASK);
  // [Timer Initialization]$

  // $[TMR3CN - Timer 3 Control]
  // [TMR3CN - Timer 3 Control]$

  // $[TMR3H - Timer 3 High Byte]
  /***********************************************************************
   - Timer 3 High Byte = 0x38
   ***********************************************************************/
  TMR3H = (0x38 << TMR3H_TMR3H__SHIFT);
  // [TMR3H - Timer 3 High Byte]$

  // $[TMR3L - Timer 3 Low Byte]
  /***********************************************************************
   - Timer 3 Low Byte = 0x9E
   ***********************************************************************/
  TMR3L = (0x9E << TMR3L_TMR3L__SHIFT);
  // [TMR3L - Timer 3 Low Byte]$

  // $[TMR3RLH - Timer 3 Reload High Byte]
  /***********************************************************************
   - Timer 3 Reload High Byte = 0x38
   ***********************************************************************/
  TMR3RLH = (0x38 << TMR3RLH_TMR3RLH__SHIFT);
  // [TMR3RLH - Timer 3 Reload High Byte]$

  // $[TMR3RLL - Timer 3 Reload Low Byte]
  /***********************************************************************
   - Timer 3 Reload Low Byte = 0x9E
   ***********************************************************************/
  TMR3RLL = (0x9E << TMR3RLL_TMR3RLL__SHIFT);
  // [TMR3RLL - Timer 3 Reload Low Byte]$

  // $[TMR3CN]
  /***********************************************************************
   - Start Timer 3 running
   ***********************************************************************/
  TMR3CN |= TMR3CN_TR3__RUN;
  // [TMR3CN]$

  // $[Timer Restoration]
  // Restore Timer Configuration
  TMR3CN |= TMR3CN_TR3_save;
  // [Timer Restoration]$

}

extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void)
{
  // $[CKCON - Clock Control]
  // [CKCON - Clock Control]$

  // $[TMOD - Timer 0/1 Mode]
  // [TMOD - Timer 0/1 Mode]$

  // $[TCON - Timer 0/1 Control]
  // [TCON - Timer 0/1 Control]$

}

extern void I2CSLAVE_0_enter_DefaultMode_from_RESET(void)
{
  // $[I2C0SLAD - I2C0 Slave Address]
  /***********************************************************************
   - I2C Hardware Slave Address = 0x78
   ***********************************************************************/
  SFRPAGE = 0x0F;
  I2C0SLAD = (0x78 << I2C0SLAD_I2C0SLAD__SHIFT);
  // [I2C0SLAD - I2C0 Slave Address]$

  // $[I2C0CN - I2C0 Control]
  /***********************************************************************
   - Set the I2C0 Slave pins in I2C mode
   - Enable internal pull-up resistors for the I2C0 Slave SCL and SDA pins
   - Enable I2C SCL timeout detection using Timer 3
   - Enable the I2C0 Slave module
   ***********************************************************************/
  I2C0CN |= I2C0CN_PINMD__I2C_MODE | I2C0CN_PUEN__ENABLED
      | I2C0CN_TIMEOUT__ENABLED;
  I2C0CN |= I2C0CN_I2C0EN__ENABLED;
  // [I2C0CN - I2C0 Control]$

}

extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  /***********************************************************************
   - Disable ADC0 Conversion Complete interrupt
   - Enable interrupt requests generated by DMA0
   - Disable DMA0M interrupts
   - Disable all PCA0 interrupts
   - Disable RTC Alarm interrupts
   - Disable all SMB0 interrupts
   - Enable interrupt requests generated by the TF3L or TF3H flags
   - Disable ADC0 Window Comparison interrupt
   ***********************************************************************/
  SFRPAGE = 0x00;
  EIE1 = EIE1_EADC0__DISABLED | EIE1_EDMA0__ENABLED | EIE1_EDMA0M__DISABLED
      | EIE1_EPCA0__DISABLED | EIE1_ERTC0A__DISABLED | EIE1_ESMB0__DISABLED
      | EIE1_ET3__ENABLED | EIE1_EWADC0__DISABLED;
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIP1 - Extended Interrupt Priority 1]
  // [EIP1 - Extended Interrupt Priority 1]$

  // $[IE - Interrupt Enable]
  /***********************************************************************
   - Enable each interrupt according to its individual mask setting
   - Disable external interrupt 0
   - Disable external interrupt 1
   - Disable all SPI0 interrupts
   - Disable all Timer 0 interrupt
   - Disable all Timer 1 interrupt
   - Disable Timer 2 interrupt
   - Disable UART0 interrupt
   ***********************************************************************/
  IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
      | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
      | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

  // $[EIE2 - Extended Interrupt Enable 2]
  /***********************************************************************
   - Disable Capacitive Sense Conversion Complete interrupt
   - Disable Capacitive Sense Digital Comparator interrupt
   - Disable Capacitive Sense End of Scan interrupt
   - Enable interrupt requests generated by the I2C0 Slave
   - Disable MAC0 event interrupt
   - Disable all Port Match interrupts
   - Disable RTC Alarm interrupts
   ***********************************************************************/
  EIE2 = EIE2_ECSCPT__DISABLED | EIE2_ECSDC__DISABLED | EIE2_ECSEOS__DISABLED
      | EIE2_EI2C0__ENABLED | EIE2_EMAC0__DISABLED | EIE2_EMAT__DISABLED
      | EIE2_ERTC0F__DISABLED;
  // [EIE2 - Extended Interrupt Enable 2]$

  // $[EIP2 - Extended Interrupt Priority 2]
  /***********************************************************************
   - Capacitive Sense Conversion Complete interrupt set to low priority
   level
   - Capacitive Sense Digital Comparator interrupt set to low priority
   level
   - Capacitive Sense End of Scan interrupt set to low priority level
   - I2C0 Slave interrupts set to high priority level
   - MAC0 interrupts set to low priority level
   - Port Match interrupt set to low priority level
   - RTC Alarm interrupt set to low priority level
   ***********************************************************************/
  SFRPAGE = 0x0F;
  EIP2 = EIP2_PCSCPT__LOW | EIP2_PCSDC__LOW | EIP2_PCSEOS__LOW
      | EIP2_PI2C0__HIGH | EIP2_PMAC0__LOW | EIP2_PMAT__LOW | EIP2_PRTC0F__LOW;
  // [EIP2 - Extended Interrupt Priority 2]$

}

