Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-39206IM
Date:        Mon May 16 23:50:33 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -tcl C:/Users/Labas/Desktop/Skaitmenine logika/Lab_4/Lab4/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "C:/Users/Labas/Desktop/Skaitmenine logika/Lab_4/Lab4/launch_synplify.tcl"
log file: "C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\Lab4.srr"
Running: Lab4 in foreground

Running Lab4_syn|Lab4

Running Flow: compile (Compile) on Lab4_syn|Lab4
# Mon May 16 23:50:47 2022

Running Flow: compile_flow (Compile Process) on Lab4_syn|Lab4
# Mon May 16 23:50:47 2022

Running: compiler (Compile Input) on Lab4_syn|Lab4
# Mon May 16 23:50:47 2022
Copied C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synwork\Lab4_comp.srs to C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\Lab4.srs

compiler completed
# Mon May 16 23:50:51 2022

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on Lab4_syn|Lab4
# Mon May 16 23:50:51 2022

multi_srs_gen completed
# Mon May 16 23:50:51 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synwork\Lab4_mult.srs to C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\Lab4.srs
Complete: Compile Process on Lab4_syn|Lab4

Running: premap (Premap) on Lab4_syn|Lab4
# Mon May 16 23:50:51 2022

premap completed with warnings
# Mon May 16 23:50:56 2022

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on Lab4_syn|Lab4

Running Flow: map (Map) on Lab4_syn|Lab4
# Mon May 16 23:50:56 2022

Running: fpga_mapper (Map & Optimize) on Lab4_syn|Lab4
# Mon May 16 23:50:56 2022
Copied C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\synwork\Lab4_m.srm to C:\Users\Labas\Desktop\Skaitmenine logika\Lab_4\Lab4\Lab4.srm

fpga_mapper completed with warnings
# Mon May 16 23:51:04 2022

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on Lab4_syn|Lab4
Complete: Logic Synthesis on Lab4_syn|Lab4
0exit status=0
