// Seed: 3805837541
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    input supply1 id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9
);
  parameter id_11 = -1;
  assign id_9 = {id_3{id_11}} ? 1 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output logic id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input wire id_9
);
  if (1) begin : LABEL_0
    always @(posedge -1) begin : LABEL_1
      id_5 <= id_7;
    end
  end else wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_9,
      id_7,
      id_1,
      id_2,
      id_9,
      id_3,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
