
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Y:/Desktop/github/DigitalProject2/VGA/Controller/pa.fromNetlist.tcl
# create_project -name Controller -dir "Y:/Desktop/github/DigitalProject2/VGA/Controller/planAhead_run_2" -part xc7a100tcsg324-2
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Y:/Desktop/github/DigitalProject2/VGA/Controller/testBigMod.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Y:/Desktop/github/DigitalProject2/VGA/Controller} {ipcore_dir} }
# add_files [list {ipcore_dir/screenS.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/testScreen.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/testTileset.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/tilesetS.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "vgaTest.ucf" [current_fileset -constrset]
Adding file 'Y:/Desktop/github/DigitalProject2/VGA/Controller/vgaTest.ucf' to fileset 'constrs_1'
# add_files [list {vgaTest.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-2
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design testBigMod.ngc ...
WARNING:NetListWriters:298 - No output is written to testBigMod.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file testBigMod.edif ...
ngc2edif: Total memory usage is 78484 kilobytes

Parsing EDIF File [./planAhead_run_2/Controller.data/cache/testBigMod_ngc_58d04a04.edif]
Finished Parsing EDIF File [./planAhead_run_2/Controller.data/cache/testBigMod_ngc_58d04a04.edif]
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design screenS.ngc ...
WARNING:NetListWriters:298 - No output is written to screenS.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file screenS.edif ...
ngc2edif: Total memory usage is 79700 kilobytes

Reading core file 'Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/screenS.ngc' for (cell view 'screenS', library 'testBigMod_lib', file 'testBigMod.ngc')
Parsing EDIF File [./planAhead_run_2/Controller.data/cache/screenS_ngc_e193ab3f.edif]
Finished Parsing EDIF File [./planAhead_run_2/Controller.data/cache/screenS_ngc_e193ab3f.edif]
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design tilesetS.ngc ...
WARNING:NetListWriters:298 - No output is written to tilesetS.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file tilesetS.edif ...
ngc2edif: Total memory usage is 79892 kilobytes

Reading core file 'Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/tilesetS.ngc' for (cell view 'tilesetS', library 'testBigMod_lib', file 'testBigMod.ngc')
Parsing EDIF File [./planAhead_run_2/Controller.data/cache/tilesetS_ngc_e193ab3f.edif]
Finished Parsing EDIF File [./planAhead_run_2/Controller.data/cache/tilesetS_ngc_e193ab3f.edif]
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 531.469 ; gain = 160.836
ERROR: 'rdi::source' was cancelled
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
