Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Sat Sep 30 12:43:18 2017
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_ila_0_0_utilization_synth.rpt -pb design_1_ila_0_0_utilization_synth.pb
| Design       : design_1_ila_0_0
| Device       : xczu3egsfva625-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |  937 |     0 |     70560 |  1.33 |
|   LUT as Logic             |  788 |     0 |     70560 |  1.12 |
|   LUT as Memory            |  149 |     0 |     28800 |  0.52 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  149 |     0 |           |       |
| CLB Registers              | 1328 |     0 |    141120 |  0.94 |
|   Register as Flip Flop    | 1328 |     0 |    141120 |  0.94 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   22 |     0 |      8820 |  0.25 |
| F7 Muxes                   |   15 |     0 |     35280 |  0.04 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 9     |          Yes |         Set |            - |
| 1319  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  4.5 |     0 |       216 |  2.08 |
|   RAMB36/FIFO*    |    4 |     0 |       216 |  1.85 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    1 |     0 |       432 |  0.23 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       180 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BSCANE2    |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2 |    0 |     0 |         1 |  0.00 |
| EFUSE_USR  |    0 |     0 |         1 |  0.00 |
| ICAPE3     |    0 |     0 |         2 |  0.00 |
| STARTUPE3  |    0 |     0 |         1 |  0.00 |
+------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1319 |            Register |
| LUT6     |  424 |                 CLB |
| LUT4     |  158 |                 CLB |
| LUT5     |  122 |                 CLB |
| SRL16E   |  117 |                 CLB |
| SRLC32E  |  106 |                 CLB |
| LUT3     |   92 |                 CLB |
| LUT2     |   54 |                 CLB |
| LUT1     |   41 |                 CLB |
| CARRY8   |   22 |                 CLB |
| MUXF7    |   15 |                 CLB |
| FDSE     |    9 |            Register |
| RAMB36E2 |    4 |           Block Ram |
| SRLC16E  |    2 |                 CLB |
| RAMB18E2 |    1 |           Block Ram |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


