// Seed: 783216369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial id_2 = (id_8);
  id_9(
      (~1)
  );
  assign id_3 = 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  always begin
    id_2 = id_1[1'h0];
  end
endmodule
