ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32wbxx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/system_stm32wbxx.c"
  20              		.global	SystemCoreClock
  21              		.section	.data.SystemCoreClock,"aw"
  22              		.align	2
  25              	SystemCoreClock:
  26 0000 00093D00 		.word	4000000
  27              		.global	AHBPrescTable
  28              		.section	.rodata.AHBPrescTable,"a"
  29              		.align	2
  32              	AHBPrescTable:
  33 0000 01000000 		.word	1
  34 0004 03000000 		.word	3
  35 0008 05000000 		.word	5
  36 000c 01000000 		.word	1
  37 0010 01000000 		.word	1
  38 0014 06000000 		.word	6
  39 0018 0A000000 		.word	10
  40 001c 20000000 		.word	32
  41 0020 02000000 		.word	2
  42 0024 04000000 		.word	4
  43 0028 08000000 		.word	8
  44 002c 10000000 		.word	16
  45 0030 40000000 		.word	64
  46 0034 80000000 		.word	128
  47 0038 00010000 		.word	256
  48 003c 00020000 		.word	512
  49              		.global	APBPrescTable
  50              		.section	.rodata.APBPrescTable,"a"
  51              		.align	2
  54              	APBPrescTable:
  55 0000 00000000 		.word	0
  56 0004 00000000 		.word	0
  57 0008 00000000 		.word	0
  58 000c 00000000 		.word	0
  59 0010 01000000 		.word	1
  60 0014 02000000 		.word	2
  61 0018 03000000 		.word	3
  62 001c 04000000 		.word	4
  63              		.global	MSIRangeTable
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 2


  64              		.section	.rodata.MSIRangeTable,"a"
  65              		.align	2
  68              	MSIRangeTable:
  69 0000 A0860100 		.word	100000
  70 0004 400D0300 		.word	200000
  71 0008 801A0600 		.word	400000
  72 000c 00350C00 		.word	800000
  73 0010 40420F00 		.word	1000000
  74 0014 80841E00 		.word	2000000
  75 0018 00093D00 		.word	4000000
  76 001c 00127A00 		.word	8000000
  77 0020 0024F400 		.word	16000000
  78 0024 00366E01 		.word	24000000
  79 0028 0048E801 		.word	32000000
  80 002c 006CDC02 		.word	48000000
  81 0030 00000000 		.word	0
  82 0034 00000000 		.word	0
  83 0038 00000000 		.word	0
  84 003c 00000000 		.word	0
  85              		.global	SmpsPrescalerTable
  86              		.section	.rodata.SmpsPrescalerTable,"a"
  87              		.align	2
  90              	SmpsPrescalerTable:
  91 0000 01000000 		.word	1
  92 0004 03000000 		.word	3
  93 0008 02000000 		.word	2
  94 000c 02000000 		.word	2
  95 0010 01000000 		.word	1
  96 0014 02000000 		.word	2
  97 0018 02000000 		.word	2
  98 001c 06000000 		.word	6
  99 0020 04000000 		.word	4
 100 0024 03000000 		.word	3
 101 0028 02000000 		.word	2
 102 002c 04000000 		.word	4
 103 0030 04000000 		.word	4
 104 0034 0C000000 		.word	12
 105 0038 08000000 		.word	8
 106 003c 06000000 		.word	6
 107 0040 04000000 		.word	4
 108 0044 08000000 		.word	8
 109 0048 04000000 		.word	4
 110 004c 0C000000 		.word	12
 111 0050 08000000 		.word	8
 112 0054 06000000 		.word	6
 113 0058 04000000 		.word	4
 114 005c 08000000 		.word	8
 115              		.section	.text.SystemInit,"ax",%progbits
 116              		.align	1
 117              		.global	SystemInit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	SystemInit:
 123              	.LFB950:
   1:Core/Src/system_stm32wbxx.c **** /**
   2:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 3


   3:Core/Src/system_stm32wbxx.c ****   * @file    system_stm32wbxx.c
   4:Core/Src/system_stm32wbxx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32wbxx.c ****   * @brief   CMSIS Cortex Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32wbxx.c ****   *
   7:Core/Src/system_stm32wbxx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32wbxx.c ****   *   user application:
   9:Core/Src/system_stm32wbxx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32wbxx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32wbxx.c ****   *                      the "startup_stm32wbxx.s" file.
  12:Core/Src/system_stm32wbxx.c ****   *
  13:Core/Src/system_stm32wbxx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32wbxx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32wbxx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32wbxx.c ****   *
  17:Core/Src/system_stm32wbxx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32wbxx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32wbxx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32wbxx.c ****   *
  21:Core/Src/system_stm32wbxx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32wbxx.c ****   *   Then SystemInit() function is called, in "startup_stm32wbxx.s" file, to
  23:Core/Src/system_stm32wbxx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32wbxx.c ****   *
  25:Core/Src/system_stm32wbxx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32wbxx.c ****   *=============================================================================
  27:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32wbxx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32wbxx.c ****   *        SYSCLK(Hz)                             | 4000000
  31:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32wbxx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32wbxx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32wbxx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32wbxx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32wbxx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32wbxx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32wbxx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32wbxx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32wbxx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32wbxx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  57:Core/Src/system_stm32wbxx.c ****   *        SDIO and RNG clock                     |
  58:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  59:Core/Src/system_stm32wbxx.c ****   *=============================================================================
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 4


  60:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
  61:Core/Src/system_stm32wbxx.c ****   * @attention
  62:Core/Src/system_stm32wbxx.c ****   *
  63:Core/Src/system_stm32wbxx.c ****   * Copyright (c) 2019-2021 STMicroelectronics.
  64:Core/Src/system_stm32wbxx.c ****   * All rights reserved.
  65:Core/Src/system_stm32wbxx.c ****   *
  66:Core/Src/system_stm32wbxx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  67:Core/Src/system_stm32wbxx.c ****   * in the root directory of this software component.
  68:Core/Src/system_stm32wbxx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  69:Core/Src/system_stm32wbxx.c ****   *
  70:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
  71:Core/Src/system_stm32wbxx.c ****   */
  72:Core/Src/system_stm32wbxx.c **** 
  73:Core/Src/system_stm32wbxx.c **** /** @addtogroup CMSIS
  74:Core/Src/system_stm32wbxx.c ****   * @{
  75:Core/Src/system_stm32wbxx.c ****   */
  76:Core/Src/system_stm32wbxx.c **** 
  77:Core/Src/system_stm32wbxx.c **** /** @addtogroup stm32WBxx_system
  78:Core/Src/system_stm32wbxx.c ****   * @{
  79:Core/Src/system_stm32wbxx.c ****   */
  80:Core/Src/system_stm32wbxx.c **** 
  81:Core/Src/system_stm32wbxx.c **** /** @addtogroup stm32WBxx_System_Private_Includes
  82:Core/Src/system_stm32wbxx.c ****   * @{
  83:Core/Src/system_stm32wbxx.c ****   */
  84:Core/Src/system_stm32wbxx.c **** 
  85:Core/Src/system_stm32wbxx.c **** #include "stm32wbxx.h"
  86:Core/Src/system_stm32wbxx.c **** 
  87:Core/Src/system_stm32wbxx.c **** #if !defined  (HSE_VALUE)
  88:Core/Src/system_stm32wbxx.c **** #define HSE_VALUE    (32000000UL) /*!< Value of the External oscillator in Hz */
  89:Core/Src/system_stm32wbxx.c **** #endif /* HSE_VALUE */
  90:Core/Src/system_stm32wbxx.c **** 
  91:Core/Src/system_stm32wbxx.c **** #if !defined  (MSI_VALUE)
  92:Core/Src/system_stm32wbxx.c **** #define MSI_VALUE    (4000000UL) /*!< Value of the Internal oscillator in Hz*/
  93:Core/Src/system_stm32wbxx.c **** #endif /* MSI_VALUE */
  94:Core/Src/system_stm32wbxx.c **** 
  95:Core/Src/system_stm32wbxx.c **** #if !defined  (HSI_VALUE)
  96:Core/Src/system_stm32wbxx.c **** #define HSI_VALUE    (16000000UL) /*!< Value of the Internal oscillator in Hz*/
  97:Core/Src/system_stm32wbxx.c **** #endif /* HSI_VALUE */
  98:Core/Src/system_stm32wbxx.c **** 
  99:Core/Src/system_stm32wbxx.c **** #if !defined  (LSI_VALUE)
 100:Core/Src/system_stm32wbxx.c **** #define LSI_VALUE  (32000UL)       /*!< Value of LSI in Hz*/
 101:Core/Src/system_stm32wbxx.c **** #endif /* LSI_VALUE */
 102:Core/Src/system_stm32wbxx.c **** 
 103:Core/Src/system_stm32wbxx.c **** #if !defined  (LSE_VALUE)
 104:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB5Mxx)
 105:Core/Src/system_stm32wbxx.c ****   #define LSE_VALUE    32774U     /*!< Value of the LSE oscillator in Hz */
 106:Core/Src/system_stm32wbxx.c **** #else
 107:Core/Src/system_stm32wbxx.c ****   #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 108:Core/Src/system_stm32wbxx.c **** #endif /* STM32WB5Mxx */
 109:Core/Src/system_stm32wbxx.c **** #endif /* LSE_VALUE */
 110:Core/Src/system_stm32wbxx.c **** 
 111:Core/Src/system_stm32wbxx.c **** /**
 112:Core/Src/system_stm32wbxx.c ****   * @}
 113:Core/Src/system_stm32wbxx.c ****   */
 114:Core/Src/system_stm32wbxx.c **** 
 115:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_TypesDefinitions
 116:Core/Src/system_stm32wbxx.c ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 5


 117:Core/Src/system_stm32wbxx.c ****   */
 118:Core/Src/system_stm32wbxx.c **** 
 119:Core/Src/system_stm32wbxx.c **** /**
 120:Core/Src/system_stm32wbxx.c ****   * @}
 121:Core/Src/system_stm32wbxx.c ****   */
 122:Core/Src/system_stm32wbxx.c **** 
 123:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Defines
 124:Core/Src/system_stm32wbxx.c ****   * @{
 125:Core/Src/system_stm32wbxx.c ****   */
 126:Core/Src/system_stm32wbxx.c **** 
 127:Core/Src/system_stm32wbxx.c **** /* Note: Following vector table addresses must be defined in line with linker
 128:Core/Src/system_stm32wbxx.c ****          configuration. */
 129:Core/Src/system_stm32wbxx.c **** /*!< Uncomment the following line if you need to relocate CPU1 CM4 and/or CPU2
 130:Core/Src/system_stm32wbxx.c ****      CM0+ vector table anywhere in Sram or Flash. Else vector table will be kept
 131:Core/Src/system_stm32wbxx.c ****      at address 0x00 which correspond to automatic remap of boot address selected */
 132:Core/Src/system_stm32wbxx.c **** /* #define USER_VECT_TAB_ADDRESS */
 133:Core/Src/system_stm32wbxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 134:Core/Src/system_stm32wbxx.c **** /*!< Uncomment this line for user vector table remap in Sram else user remap
 135:Core/Src/system_stm32wbxx.c ****      will be done in Flash. */
 136:Core/Src/system_stm32wbxx.c **** /* #define VECT_TAB_SRAM */
 137:Core/Src/system_stm32wbxx.c **** #if defined(VECT_TAB_SRAM)
 138:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 139:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 140:Core/Src/system_stm32wbxx.c **** #if !defined(VECT_TAB_OFFSET)
 141:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table offset field.
 142:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 143:Core/Src/system_stm32wbxx.c **** #endif /* VECT_TAB_OFFSET */
 144:Core/Src/system_stm32wbxx.c **** 
 145:Core/Src/system_stm32wbxx.c **** #else
 146:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 147:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 148:Core/Src/system_stm32wbxx.c **** #if !defined(VECT_TAB_OFFSET)
 149:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table offset field.
 150:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 151:Core/Src/system_stm32wbxx.c **** #endif /* VECT_TAB_OFFSET */
 152:Core/Src/system_stm32wbxx.c **** 
 153:Core/Src/system_stm32wbxx.c **** #endif /* VECT_TAB_SRAM */
 154:Core/Src/system_stm32wbxx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 155:Core/Src/system_stm32wbxx.c **** 
 156:Core/Src/system_stm32wbxx.c **** /**
 157:Core/Src/system_stm32wbxx.c ****   * @}
 158:Core/Src/system_stm32wbxx.c ****   */
 159:Core/Src/system_stm32wbxx.c **** 
 160:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Macros
 161:Core/Src/system_stm32wbxx.c ****   * @{
 162:Core/Src/system_stm32wbxx.c ****   */
 163:Core/Src/system_stm32wbxx.c **** 
 164:Core/Src/system_stm32wbxx.c **** /**
 165:Core/Src/system_stm32wbxx.c ****   * @}
 166:Core/Src/system_stm32wbxx.c ****   */
 167:Core/Src/system_stm32wbxx.c **** 
 168:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Variables
 169:Core/Src/system_stm32wbxx.c ****   * @{
 170:Core/Src/system_stm32wbxx.c ****   */
 171:Core/Src/system_stm32wbxx.c **** /* The SystemCoreClock variable is updated in three ways:
 172:Core/Src/system_stm32wbxx.c ****     1) by calling CMSIS function SystemCoreClockUpdate()
 173:Core/Src/system_stm32wbxx.c ****     2) by calling HAL API function HAL_RCC_GetHCLKFreq()
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 6


 174:Core/Src/system_stm32wbxx.c ****     3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 175:Core/Src/system_stm32wbxx.c ****        Note: If you use this function to configure the system clock; then there
 176:Core/Src/system_stm32wbxx.c ****              is no need to call the 2 first functions listed above, since SystemCoreClock
 177:Core/Src/system_stm32wbxx.c ****              variable is updated automatically.
 178:Core/Src/system_stm32wbxx.c **** */
 179:Core/Src/system_stm32wbxx.c **** uint32_t SystemCoreClock = 4000000UL ; /*CPU1: M4 on MSI clock after startup (4MHz)*/
 180:Core/Src/system_stm32wbxx.c **** 
 181:Core/Src/system_stm32wbxx.c **** const uint32_t AHBPrescTable[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16UL
 182:Core/Src/system_stm32wbxx.c **** 
 183:Core/Src/system_stm32wbxx.c **** const uint32_t APBPrescTable[8UL]  = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
 184:Core/Src/system_stm32wbxx.c **** 
 185:Core/Src/system_stm32wbxx.c **** const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL,
 186:Core/Src/system_stm32wbxx.c ****                                       4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 480
 187:Core/Src/system_stm32wbxx.c ****                                      }; /* 0UL values are incorrect cases */
 188:Core/Src/system_stm32wbxx.c **** 
 189:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB55xx) || defined(STM32WB5Mxx) || defined(STM32WB35xx) || defined (STM32WB15xx) |
 190:Core/Src/system_stm32wbxx.c **** const uint32_t SmpsPrescalerTable[4UL][6UL] = {{1UL, 3UL, 2UL, 2UL, 1UL, 2UL}, \
 191:Core/Src/system_stm32wbxx.c ****   {2UL, 6UL, 4UL, 3UL, 2UL, 4UL}, \
 192:Core/Src/system_stm32wbxx.c ****   {4UL, 12UL, 8UL, 6UL, 4UL, 8UL}, \
 193:Core/Src/system_stm32wbxx.c ****   {4UL, 12UL, 8UL, 6UL, 4UL, 8UL}
 194:Core/Src/system_stm32wbxx.c **** };
 195:Core/Src/system_stm32wbxx.c **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx || STM32WB15xx || STM32WB1Mxx */
 196:Core/Src/system_stm32wbxx.c **** 
 197:Core/Src/system_stm32wbxx.c **** /**
 198:Core/Src/system_stm32wbxx.c ****   * @}
 199:Core/Src/system_stm32wbxx.c ****   */
 200:Core/Src/system_stm32wbxx.c **** 
 201:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_FunctionPrototypes
 202:Core/Src/system_stm32wbxx.c ****   * @{
 203:Core/Src/system_stm32wbxx.c ****   */
 204:Core/Src/system_stm32wbxx.c **** 
 205:Core/Src/system_stm32wbxx.c **** /**
 206:Core/Src/system_stm32wbxx.c ****   * @}
 207:Core/Src/system_stm32wbxx.c ****   */
 208:Core/Src/system_stm32wbxx.c **** 
 209:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Functions
 210:Core/Src/system_stm32wbxx.c ****   * @{
 211:Core/Src/system_stm32wbxx.c ****   */
 212:Core/Src/system_stm32wbxx.c **** 
 213:Core/Src/system_stm32wbxx.c **** /**
 214:Core/Src/system_stm32wbxx.c ****   * @brief  Setup the microcontroller system.
 215:Core/Src/system_stm32wbxx.c ****   * @param  None
 216:Core/Src/system_stm32wbxx.c ****   * @retval None
 217:Core/Src/system_stm32wbxx.c ****   */
 218:Core/Src/system_stm32wbxx.c **** void SystemInit(void)
 219:Core/Src/system_stm32wbxx.c **** {
 124              		.loc 1 219 1
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 1, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129 0000 80B4     		push	{r7}
 130              	.LCFI0:
 131              		.cfi_def_cfa_offset 4
 132              		.cfi_offset 7, -4
 133 0002 00AF     		add	r7, sp, #0
 134              	.LCFI1:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 7


 135              		.cfi_def_cfa_register 7
 220:Core/Src/system_stm32wbxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 221:Core/Src/system_stm32wbxx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 222:Core/Src/system_stm32wbxx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 223:Core/Src/system_stm32wbxx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 224:Core/Src/system_stm32wbxx.c **** 
 225:Core/Src/system_stm32wbxx.c ****   /* FPU settings ------------------------------------------------------------*/
 226:Core/Src/system_stm32wbxx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 227:Core/Src/system_stm32wbxx.c ****   SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access *
 136              		.loc 1 227 6
 137 0004 244B     		ldr	r3, .L2
 138 0006 D3F88830 		ldr	r3, [r3, #136]
 139 000a 234A     		ldr	r2, .L2
 140              		.loc 1 227 14
 141 000c 43F47003 		orr	r3, r3, #15728640
 142 0010 C2F88830 		str	r3, [r2, #136]
 228:Core/Src/system_stm32wbxx.c **** #endif /* FPU */
 229:Core/Src/system_stm32wbxx.c **** 
 230:Core/Src/system_stm32wbxx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 231:Core/Src/system_stm32wbxx.c ****   /* Set MSION bit */
 232:Core/Src/system_stm32wbxx.c ****   RCC->CR |= RCC_CR_MSION;
 143              		.loc 1 232 6
 144 0014 4FF0B043 		mov	r3, #1476395008
 145 0018 1B68     		ldr	r3, [r3]
 146 001a 4FF0B042 		mov	r2, #1476395008
 147              		.loc 1 232 11
 148 001e 43F00103 		orr	r3, r3, #1
 149 0022 1360     		str	r3, [r2]
 233:Core/Src/system_stm32wbxx.c **** 
 234:Core/Src/system_stm32wbxx.c ****   /* Reset CFGR register */
 235:Core/Src/system_stm32wbxx.c ****   RCC->CFGR = 0x00070000U;
 150              		.loc 1 235 6
 151 0024 4FF0B043 		mov	r3, #1476395008
 152              		.loc 1 235 13
 153 0028 4FF4E022 		mov	r2, #458752
 154 002c 9A60     		str	r2, [r3, #8]
 236:Core/Src/system_stm32wbxx.c **** 
 237:Core/Src/system_stm32wbxx.c ****   /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
 238:Core/Src/system_stm32wbxx.c ****   RCC->CR &= (uint32_t)0xFAF6FEFBU;
 155              		.loc 1 238 6
 156 002e 4FF0B043 		mov	r3, #1476395008
 157 0032 1A68     		ldr	r2, [r3]
 158 0034 4FF0B041 		mov	r1, #1476395008
 159              		.loc 1 238 11
 160 0038 184B     		ldr	r3, .L2+4
 161 003a 1340     		ands	r3, r3, r2
 162 003c 0B60     		str	r3, [r1]
 239:Core/Src/system_stm32wbxx.c **** 
 240:Core/Src/system_stm32wbxx.c ****   /*!< Reset LSI1 and LSI2 bits */
 241:Core/Src/system_stm32wbxx.c ****   RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 163              		.loc 1 241 6
 164 003e 4FF0B043 		mov	r3, #1476395008
 165 0042 D3F89430 		ldr	r3, [r3, #148]
 166 0046 4FF0B042 		mov	r2, #1476395008
 167              		.loc 1 241 12
 168 004a 23F00503 		bic	r3, r3, #5
 169 004e C2F89430 		str	r3, [r2, #148]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 8


 242:Core/Src/system_stm32wbxx.c **** 
 243:Core/Src/system_stm32wbxx.c ****   /*!< Reset HSI48ON  bit */
 244:Core/Src/system_stm32wbxx.c ****   RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 170              		.loc 1 244 6
 171 0052 4FF0B043 		mov	r3, #1476395008
 172 0056 D3F89830 		ldr	r3, [r3, #152]
 173 005a 4FF0B042 		mov	r2, #1476395008
 174              		.loc 1 244 14
 175 005e 23F00103 		bic	r3, r3, #1
 176 0062 C2F89830 		str	r3, [r2, #152]
 245:Core/Src/system_stm32wbxx.c **** 
 246:Core/Src/system_stm32wbxx.c ****   /* Reset PLLCFGR register */
 247:Core/Src/system_stm32wbxx.c ****   RCC->PLLCFGR = 0x22041000U;
 177              		.loc 1 247 6
 178 0066 4FF0B043 		mov	r3, #1476395008
 179              		.loc 1 247 16
 180 006a 0D4A     		ldr	r2, .L2+8
 181 006c DA60     		str	r2, [r3, #12]
 248:Core/Src/system_stm32wbxx.c **** 
 249:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB55xx) || defined(STM32WB5Mxx)
 250:Core/Src/system_stm32wbxx.c ****   /* Reset PLLSAI1CFGR register */
 251:Core/Src/system_stm32wbxx.c ****   RCC->PLLSAI1CFGR = 0x22041000U;
 182              		.loc 1 251 6
 183 006e 4FF0B043 		mov	r3, #1476395008
 184              		.loc 1 251 20
 185 0072 0B4A     		ldr	r2, .L2+8
 186 0074 1A61     		str	r2, [r3, #16]
 252:Core/Src/system_stm32wbxx.c **** #endif /* STM32WB55xx || STM32WB5Mxx */
 253:Core/Src/system_stm32wbxx.c **** 
 254:Core/Src/system_stm32wbxx.c ****   /* Reset HSEBYP bit */
 255:Core/Src/system_stm32wbxx.c ****   RCC->CR &= 0xFFFBFFFFU;
 187              		.loc 1 255 6
 188 0076 4FF0B043 		mov	r3, #1476395008
 189 007a 1B68     		ldr	r3, [r3]
 190 007c 4FF0B042 		mov	r2, #1476395008
 191              		.loc 1 255 11
 192 0080 23F48023 		bic	r3, r3, #262144
 193 0084 1360     		str	r3, [r2]
 256:Core/Src/system_stm32wbxx.c **** 
 257:Core/Src/system_stm32wbxx.c ****   /* Disable all interrupts */
 258:Core/Src/system_stm32wbxx.c ****   RCC->CIER = 0x00000000;
 194              		.loc 1 258 6
 195 0086 4FF0B043 		mov	r3, #1476395008
 196              		.loc 1 258 13
 197 008a 0022     		movs	r2, #0
 198 008c 9A61     		str	r2, [r3, #24]
 259:Core/Src/system_stm32wbxx.c **** }
 199              		.loc 1 259 1
 200 008e 00BF     		nop
 201 0090 BD46     		mov	sp, r7
 202              	.LCFI2:
 203              		.cfi_def_cfa_register 13
 204              		@ sp needed
 205 0092 5DF8047B 		ldr	r7, [sp], #4
 206              	.LCFI3:
 207              		.cfi_restore 7
 208              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 9


 209 0096 7047     		bx	lr
 210              	.L3:
 211              		.align	2
 212              	.L2:
 213 0098 00ED00E0 		.word	-536810240
 214 009c FBFEF6FA 		.word	-84476165
 215 00a0 00100422 		.word	570691584
 216              		.cfi_endproc
 217              	.LFE950:
 219              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 220              		.align	1
 221              		.global	SystemCoreClockUpdate
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	SystemCoreClockUpdate:
 227              	.LFB951:
 260:Core/Src/system_stm32wbxx.c **** 
 261:Core/Src/system_stm32wbxx.c **** /**
 262:Core/Src/system_stm32wbxx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 263:Core/Src/system_stm32wbxx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 264:Core/Src/system_stm32wbxx.c ****   *         be used by the user application to setup the SysTick timer or configure
 265:Core/Src/system_stm32wbxx.c ****   *         other parameters.
 266:Core/Src/system_stm32wbxx.c ****   *
 267:Core/Src/system_stm32wbxx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 268:Core/Src/system_stm32wbxx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 269:Core/Src/system_stm32wbxx.c ****   *         based on this variable will be incorrect.
 270:Core/Src/system_stm32wbxx.c ****   *
 271:Core/Src/system_stm32wbxx.c ****   * @note   - The system frequency computed by this function is not the real
 272:Core/Src/system_stm32wbxx.c ****   *           frequency in the chip. It is calculated based on the predefined
 273:Core/Src/system_stm32wbxx.c ****   *           constant and the selected clock source:
 274:Core/Src/system_stm32wbxx.c ****   *
 275:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 276:Core/Src/system_stm32wbxx.c ****   *
 277:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 278:Core/Src/system_stm32wbxx.c ****   *
 279:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 280:Core/Src/system_stm32wbxx.c ****   *
 281:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 282:Core/Src/system_stm32wbxx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 283:Core/Src/system_stm32wbxx.c ****   *
 284:Core/Src/system_stm32wbxx.c ****   *         (*) MSI_VALUE is a constant defined in stm32wbxx_hal.h file (default value
 285:Core/Src/system_stm32wbxx.c ****   *             4 MHz) but the real value may vary depending on the variations
 286:Core/Src/system_stm32wbxx.c ****   *             in voltage and temperature.
 287:Core/Src/system_stm32wbxx.c ****   *
 288:Core/Src/system_stm32wbxx.c ****   *         (**) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
 289:Core/Src/system_stm32wbxx.c ****   *              16 MHz) but the real value may vary depending on the variations
 290:Core/Src/system_stm32wbxx.c ****   *              in voltage and temperature.
 291:Core/Src/system_stm32wbxx.c ****   *
 292:Core/Src/system_stm32wbxx.c ****   *         (***) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
 293:Core/Src/system_stm32wbxx.c ****   *              32 MHz), user has to ensure that HSE_VALUE is same as the real
 294:Core/Src/system_stm32wbxx.c ****   *              frequency of the crystal used. Otherwise, this function may
 295:Core/Src/system_stm32wbxx.c ****   *              have wrong result.
 296:Core/Src/system_stm32wbxx.c ****   *
 297:Core/Src/system_stm32wbxx.c ****   *         - The result of this function could be not correct when using fractional
 298:Core/Src/system_stm32wbxx.c ****   *           value for HSE crystal.
 299:Core/Src/system_stm32wbxx.c ****   *
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 10


 300:Core/Src/system_stm32wbxx.c ****   * @param  None
 301:Core/Src/system_stm32wbxx.c ****   * @retval None
 302:Core/Src/system_stm32wbxx.c ****   */
 303:Core/Src/system_stm32wbxx.c **** void SystemCoreClockUpdate(void)
 304:Core/Src/system_stm32wbxx.c **** {
 228              		.loc 1 304 1
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 24
 231              		@ frame_needed = 1, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233 0000 80B4     		push	{r7}
 234              	.LCFI4:
 235              		.cfi_def_cfa_offset 4
 236              		.cfi_offset 7, -4
 237 0002 87B0     		sub	sp, sp, #28
 238              	.LCFI5:
 239              		.cfi_def_cfa_offset 32
 240 0004 00AF     		add	r7, sp, #0
 241              	.LCFI6:
 242              		.cfi_def_cfa_register 7
 305:Core/Src/system_stm32wbxx.c ****   uint32_t tmp, msirange, pllvco, pllr, pllsource, pllm;
 306:Core/Src/system_stm32wbxx.c **** 
 307:Core/Src/system_stm32wbxx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 308:Core/Src/system_stm32wbxx.c **** 
 309:Core/Src/system_stm32wbxx.c ****   /*MSI frequency range in Hz*/
 310:Core/Src/system_stm32wbxx.c ****   msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 243              		.loc 1 310 32
 244 0006 4FF0B043 		mov	r3, #1476395008
 245 000a 1B68     		ldr	r3, [r3]
 246              		.loc 1 310 56
 247 000c 1B09     		lsrs	r3, r3, #4
 248 000e 03F00F03 		and	r3, r3, #15
 249              		.loc 1 310 12
 250 0012 474A     		ldr	r2, .L15
 251 0014 52F82330 		ldr	r3, [r2, r3, lsl #2]
 252 0018 3B61     		str	r3, [r7, #16]
 311:Core/Src/system_stm32wbxx.c **** 
 312:Core/Src/system_stm32wbxx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 313:Core/Src/system_stm32wbxx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 253              		.loc 1 313 14
 254 001a 4FF0B043 		mov	r3, #1476395008
 255 001e 9B68     		ldr	r3, [r3, #8]
 256              		.loc 1 313 21
 257 0020 03F00C03 		and	r3, r3, #12
 258              		.loc 1 313 3
 259 0024 0C2B     		cmp	r3, #12
 260 0026 67D8     		bhi	.L5
 261 0028 01A2     		adr	r2, .L7
 262 002a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 263 002e 00BF     		.p2align 2
 264              	.L7:
 265 0030 65000000 		.word	.L10+1
 266 0034 F9000000 		.word	.L5+1
 267 0038 F9000000 		.word	.L5+1
 268 003c F9000000 		.word	.L5+1
 269 0040 6D000000 		.word	.L9+1
 270 0044 F9000000 		.word	.L5+1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 11


 271 0048 F9000000 		.word	.L5+1
 272 004c F9000000 		.word	.L5+1
 273 0050 75000000 		.word	.L8+1
 274 0054 F9000000 		.word	.L5+1
 275 0058 F9000000 		.word	.L5+1
 276 005c F9000000 		.word	.L5+1
 277 0060 7D000000 		.word	.L6+1
 278              		.p2align 1
 279              	.L10:
 314:Core/Src/system_stm32wbxx.c ****   {
 315:Core/Src/system_stm32wbxx.c ****     case 0x00: /* MSI used as system clock source */
 316:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = msirange;
 280              		.loc 1 316 23
 281 0064 334A     		ldr	r2, .L15+4
 282 0066 3B69     		ldr	r3, [r7, #16]
 283 0068 1360     		str	r3, [r2]
 317:Core/Src/system_stm32wbxx.c ****       break;
 284              		.loc 1 317 7
 285 006a 49E0     		b	.L11
 286              	.L9:
 318:Core/Src/system_stm32wbxx.c **** 
 319:Core/Src/system_stm32wbxx.c ****     case 0x04: /* HSI used as system clock source */
 320:Core/Src/system_stm32wbxx.c ****       /* HSI used as system clock source */
 321:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = HSI_VALUE;
 287              		.loc 1 321 23
 288 006c 314B     		ldr	r3, .L15+4
 289 006e 324A     		ldr	r2, .L15+8
 290 0070 1A60     		str	r2, [r3]
 322:Core/Src/system_stm32wbxx.c ****       break;
 291              		.loc 1 322 7
 292 0072 45E0     		b	.L11
 293              	.L8:
 323:Core/Src/system_stm32wbxx.c **** 
 324:Core/Src/system_stm32wbxx.c ****     case 0x08:  /* HSE used as system clock source */
 325:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = HSE_VALUE;
 294              		.loc 1 325 23
 295 0074 2F4B     		ldr	r3, .L15+4
 296 0076 314A     		ldr	r2, .L15+12
 297 0078 1A60     		str	r2, [r3]
 326:Core/Src/system_stm32wbxx.c ****       break;
 298              		.loc 1 326 7
 299 007a 41E0     		b	.L11
 300              	.L6:
 327:Core/Src/system_stm32wbxx.c **** 
 328:Core/Src/system_stm32wbxx.c ****     case 0x0C: /* PLL used as system clock  source */
 329:Core/Src/system_stm32wbxx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 330:Core/Src/system_stm32wbxx.c ****          SYSCLK = PLL_VCO / PLLR
 331:Core/Src/system_stm32wbxx.c ****          */
 332:Core/Src/system_stm32wbxx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 301              		.loc 1 332 23
 302 007c 4FF0B043 		mov	r3, #1476395008
 303 0080 DB68     		ldr	r3, [r3, #12]
 304              		.loc 1 332 17
 305 0082 03F00303 		and	r3, r3, #3
 306 0086 FB60     		str	r3, [r7, #12]
 333:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 307              		.loc 1 333 19
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 12


 308 0088 4FF0B043 		mov	r3, #1476395008
 309 008c DB68     		ldr	r3, [r3, #12]
 310              		.loc 1 333 49
 311 008e 1B09     		lsrs	r3, r3, #4
 312 0090 03F00703 		and	r3, r3, #7
 313              		.loc 1 333 12
 314 0094 0133     		adds	r3, r3, #1
 315 0096 BB60     		str	r3, [r7, #8]
 334:Core/Src/system_stm32wbxx.c **** 
 335:Core/Src/system_stm32wbxx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 316              		.loc 1 335 10
 317 0098 FB68     		ldr	r3, [r7, #12]
 318 009a 022B     		cmp	r3, #2
 319 009c 05D1     		bne	.L12
 336:Core/Src/system_stm32wbxx.c ****       {
 337:Core/Src/system_stm32wbxx.c ****         pllvco = (HSI_VALUE / pllm);
 320              		.loc 1 337 16
 321 009e 264A     		ldr	r2, .L15+8
 322 00a0 BB68     		ldr	r3, [r7, #8]
 323 00a2 B2FBF3F3 		udiv	r3, r2, r3
 324 00a6 7B61     		str	r3, [r7, #20]
 325 00a8 0DE0     		b	.L13
 326              	.L12:
 338:Core/Src/system_stm32wbxx.c ****       }
 339:Core/Src/system_stm32wbxx.c ****       else if (pllsource == 0x03UL) /* HSE used as PLL clock source */
 327              		.loc 1 339 15
 328 00aa FB68     		ldr	r3, [r7, #12]
 329 00ac 032B     		cmp	r3, #3
 330 00ae 05D1     		bne	.L14
 340:Core/Src/system_stm32wbxx.c ****       {
 341:Core/Src/system_stm32wbxx.c ****         pllvco = (HSE_VALUE / pllm);
 331              		.loc 1 341 16
 332 00b0 224A     		ldr	r2, .L15+12
 333 00b2 BB68     		ldr	r3, [r7, #8]
 334 00b4 B2FBF3F3 		udiv	r3, r2, r3
 335 00b8 7B61     		str	r3, [r7, #20]
 336 00ba 04E0     		b	.L13
 337              	.L14:
 342:Core/Src/system_stm32wbxx.c ****       }
 343:Core/Src/system_stm32wbxx.c ****       else /* MSI used as PLL clock source */
 344:Core/Src/system_stm32wbxx.c ****       {
 345:Core/Src/system_stm32wbxx.c ****         pllvco = (msirange / pllm);
 338              		.loc 1 345 16
 339 00bc 3A69     		ldr	r2, [r7, #16]
 340 00be BB68     		ldr	r3, [r7, #8]
 341 00c0 B2FBF3F3 		udiv	r3, r2, r3
 342 00c4 7B61     		str	r3, [r7, #20]
 343              	.L13:
 346:Core/Src/system_stm32wbxx.c ****       }
 347:Core/Src/system_stm32wbxx.c **** 
 348:Core/Src/system_stm32wbxx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 344              		.loc 1 348 30
 345 00c6 4FF0B043 		mov	r3, #1476395008
 346 00ca DB68     		ldr	r3, [r3, #12]
 347              		.loc 1 348 60
 348 00cc 1B0A     		lsrs	r3, r3, #8
 349 00ce 03F07F02 		and	r2, r3, #127
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 13


 350              		.loc 1 348 14
 351 00d2 7B69     		ldr	r3, [r7, #20]
 352 00d4 02FB03F3 		mul	r3, r2, r3
 353 00d8 7B61     		str	r3, [r7, #20]
 349:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 354              		.loc 1 349 20
 355 00da 4FF0B043 		mov	r3, #1476395008
 356 00de DB68     		ldr	r3, [r3, #12]
 357              		.loc 1 349 50
 358 00e0 5B0F     		lsrs	r3, r3, #29
 359 00e2 03F00703 		and	r3, r3, #7
 360              		.loc 1 349 12
 361 00e6 0133     		adds	r3, r3, #1
 362 00e8 7B60     		str	r3, [r7, #4]
 350:Core/Src/system_stm32wbxx.c **** 
 351:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = pllvco / pllr;
 363              		.loc 1 351 32
 364 00ea 7A69     		ldr	r2, [r7, #20]
 365 00ec 7B68     		ldr	r3, [r7, #4]
 366 00ee B2FBF3F3 		udiv	r3, r2, r3
 367              		.loc 1 351 23
 368 00f2 104A     		ldr	r2, .L15+4
 369 00f4 1360     		str	r3, [r2]
 352:Core/Src/system_stm32wbxx.c ****       break;
 370              		.loc 1 352 7
 371 00f6 03E0     		b	.L11
 372              	.L5:
 353:Core/Src/system_stm32wbxx.c **** 
 354:Core/Src/system_stm32wbxx.c ****     default:
 355:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = msirange;
 373              		.loc 1 355 23
 374 00f8 0E4A     		ldr	r2, .L15+4
 375 00fa 3B69     		ldr	r3, [r7, #16]
 376 00fc 1360     		str	r3, [r2]
 356:Core/Src/system_stm32wbxx.c ****       break;
 377              		.loc 1 356 7
 378 00fe 00BF     		nop
 379              	.L11:
 357:Core/Src/system_stm32wbxx.c ****   }
 358:Core/Src/system_stm32wbxx.c **** 
 359:Core/Src/system_stm32wbxx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 360:Core/Src/system_stm32wbxx.c ****   /* Get HCLK1 prescaler */
 361:Core/Src/system_stm32wbxx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 380              		.loc 1 361 28
 381 0100 4FF0B043 		mov	r3, #1476395008
 382 0104 9B68     		ldr	r3, [r3, #8]
 383              		.loc 1 361 52
 384 0106 1B09     		lsrs	r3, r3, #4
 385 0108 03F00F03 		and	r3, r3, #15
 386              		.loc 1 361 7
 387 010c 0C4A     		ldr	r2, .L15+16
 388 010e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 389 0112 3B60     		str	r3, [r7]
 362:Core/Src/system_stm32wbxx.c **** 
 363:Core/Src/system_stm32wbxx.c ****   /* HCLK clock frequency */
 364:Core/Src/system_stm32wbxx.c ****   SystemCoreClock = SystemCoreClock / tmp;
 390              		.loc 1 364 37
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 14


 391 0114 074B     		ldr	r3, .L15+4
 392 0116 1A68     		ldr	r2, [r3]
 393 0118 3B68     		ldr	r3, [r7]
 394 011a B2FBF3F3 		udiv	r3, r2, r3
 395              		.loc 1 364 19
 396 011e 054A     		ldr	r2, .L15+4
 397 0120 1360     		str	r3, [r2]
 365:Core/Src/system_stm32wbxx.c **** }
 398              		.loc 1 365 1
 399 0122 00BF     		nop
 400 0124 1C37     		adds	r7, r7, #28
 401              	.LCFI7:
 402              		.cfi_def_cfa_offset 4
 403 0126 BD46     		mov	sp, r7
 404              	.LCFI8:
 405              		.cfi_def_cfa_register 13
 406              		@ sp needed
 407 0128 5DF8047B 		ldr	r7, [sp], #4
 408              	.LCFI9:
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 012c 7047     		bx	lr
 412              	.L16:
 413 012e 00BF     		.align	2
 414              	.L15:
 415 0130 00000000 		.word	MSIRangeTable
 416 0134 00000000 		.word	SystemCoreClock
 417 0138 0024F400 		.word	16000000
 418 013c 0048E801 		.word	32000000
 419 0140 00000000 		.word	AHBPrescTable
 420              		.cfi_endproc
 421              	.LFE951:
 423              		.text
 424              	.Letext0:
 425              		.file 2 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/ma
 426              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/sy
 427              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 428              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 429              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32wbxx.c
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:25     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:22     .data.SystemCoreClock:00000000 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:32     .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:29     .rodata.AHBPrescTable:00000000 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:54     .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:51     .rodata.APBPrescTable:00000000 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:68     .rodata.MSIRangeTable:00000000 MSIRangeTable
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:65     .rodata.MSIRangeTable:00000000 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:90     .rodata.SmpsPrescalerTable:00000000 SmpsPrescalerTable
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:87     .rodata.SmpsPrescalerTable:00000000 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:116    .text.SystemInit:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:122    .text.SystemInit:00000000 SystemInit
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:213    .text.SystemInit:00000098 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:220    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:226    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:265    .text.SystemCoreClockUpdate:00000030 $d
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:278    .text.SystemCoreClockUpdate:00000064 $t
C:\Users\alanl\AppData\Local\Temp\ccxsUJNQ.s:415    .text.SystemCoreClockUpdate:00000130 $d

NO UNDEFINED SYMBOLS
