vendor_name = ModelSim
source_file = 1, C:/Users/steve/source/eel4712/lab6/83190817/troubleshooting/ROM.qip
source_file = 1, C:/Users/steve/source/eel4712/lab6/83190817/troubleshooting/ROM.vhd
source_file = 1, C:/Users/steve/source/eel4712/lab6/83190817/troubleshooting/rom32.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/steve/source/eel4712/lab6/83190817/troubleshooting/db/altsyncram_nas3.tdf
source_file = 1, C:/Users/steve/source/eel4712/lab6/83190817/troubleshooting/fir_input.mif
design_name = hard_block
design_name = rom32
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, rom32, 1
instance = comp, \output[0]~output\, output[0]~output, rom32, 1
instance = comp, \output[1]~output\, output[1]~output, rom32, 1
instance = comp, \output[2]~output\, output[2]~output, rom32, 1
instance = comp, \output[3]~output\, output[3]~output, rom32, 1
instance = comp, \output[4]~output\, output[4]~output, rom32, 1
instance = comp, \output[5]~output\, output[5]~output, rom32, 1
instance = comp, \output[6]~output\, output[6]~output, rom32, 1
instance = comp, \output[7]~output\, output[7]~output, rom32, 1
instance = comp, \output[8]~output\, output[8]~output, rom32, 1
instance = comp, \output[9]~output\, output[9]~output, rom32, 1
instance = comp, \output[10]~output\, output[10]~output, rom32, 1
instance = comp, \output[11]~output\, output[11]~output, rom32, 1
instance = comp, \output[12]~output\, output[12]~output, rom32, 1
instance = comp, \output[13]~output\, output[13]~output, rom32, 1
instance = comp, \output[14]~output\, output[14]~output, rom32, 1
instance = comp, \output[15]~output\, output[15]~output, rom32, 1
instance = comp, \output[16]~output\, output[16]~output, rom32, 1
instance = comp, \output[17]~output\, output[17]~output, rom32, 1
instance = comp, \output[18]~output\, output[18]~output, rom32, 1
instance = comp, \output[19]~output\, output[19]~output, rom32, 1
instance = comp, \output[20]~output\, output[20]~output, rom32, 1
instance = comp, \output[21]~output\, output[21]~output, rom32, 1
instance = comp, \output[22]~output\, output[22]~output, rom32, 1
instance = comp, \output[23]~output\, output[23]~output, rom32, 1
instance = comp, \output[24]~output\, output[24]~output, rom32, 1
instance = comp, \output[25]~output\, output[25]~output, rom32, 1
instance = comp, \output[26]~output\, output[26]~output, rom32, 1
instance = comp, \output[27]~output\, output[27]~output, rom32, 1
instance = comp, \output[28]~output\, output[28]~output, rom32, 1
instance = comp, \output[29]~output\, output[29]~output, rom32, 1
instance = comp, \output[30]~output\, output[30]~output, rom32, 1
instance = comp, \output[31]~output\, output[31]~output, rom32, 1
instance = comp, \rden~input\, rden~input, rom32, 1
instance = comp, \clk~input\, clk~input, rom32, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, rom32, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|rden_a_store\, ROM1|altsyncram_component|auto_generated|rden_a_store, rom32, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a0~0\, ROM1|altsyncram_component|auto_generated|ram_block1a0~0, rom32, 1
instance = comp, \ROMaddr[0]~input\, ROMaddr[0]~input, rom32, 1
instance = comp, \ROMaddr[1]~input\, ROMaddr[1]~input, rom32, 1
instance = comp, \ROMaddr[2]~input\, ROMaddr[2]~input, rom32, 1
instance = comp, \ROMaddr[3]~input\, ROMaddr[3]~input, rom32, 1
instance = comp, \ROMaddr[4]~input\, ROMaddr[4]~input, rom32, 1
instance = comp, \ROMaddr[5]~input\, ROMaddr[5]~input, rom32, 1
instance = comp, \ROMaddr[6]~input\, ROMaddr[6]~input, rom32, 1
instance = comp, \ROMaddr[7]~input\, ROMaddr[7]~input, rom32, 1
instance = comp, \ROMaddr[8]~input\, ROMaddr[8]~input, rom32, 1
instance = comp, \ROMaddr[9]~input\, ROMaddr[9]~input, rom32, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a0\, ROM1|altsyncram_component|auto_generated|ram_block1a0, rom32, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a9\, ROM1|altsyncram_component|auto_generated|ram_block1a9, rom32, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a18\, ROM1|altsyncram_component|auto_generated|ram_block1a18, rom32, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a27\, ROM1|altsyncram_component|auto_generated|ram_block1a27, rom32, 1
instance = comp, \data[0]~input\, data[0]~input, rom32, 1
instance = comp, \data[1]~input\, data[1]~input, rom32, 1
instance = comp, \data[2]~input\, data[2]~input, rom32, 1
instance = comp, \data[3]~input\, data[3]~input, rom32, 1
instance = comp, \data[4]~input\, data[4]~input, rom32, 1
instance = comp, \data[5]~input\, data[5]~input, rom32, 1
instance = comp, \data[6]~input\, data[6]~input, rom32, 1
instance = comp, \data[7]~input\, data[7]~input, rom32, 1
instance = comp, \data[8]~input\, data[8]~input, rom32, 1
instance = comp, \data[9]~input\, data[9]~input, rom32, 1
instance = comp, \data[10]~input\, data[10]~input, rom32, 1
instance = comp, \data[11]~input\, data[11]~input, rom32, 1
instance = comp, \data[12]~input\, data[12]~input, rom32, 1
instance = comp, \data[13]~input\, data[13]~input, rom32, 1
instance = comp, \data[14]~input\, data[14]~input, rom32, 1
instance = comp, \data[15]~input\, data[15]~input, rom32, 1
instance = comp, \data[16]~input\, data[16]~input, rom32, 1
instance = comp, \data[17]~input\, data[17]~input, rom32, 1
instance = comp, \data[18]~input\, data[18]~input, rom32, 1
instance = comp, \data[19]~input\, data[19]~input, rom32, 1
instance = comp, \data[20]~input\, data[20]~input, rom32, 1
instance = comp, \data[21]~input\, data[21]~input, rom32, 1
instance = comp, \data[22]~input\, data[22]~input, rom32, 1
instance = comp, \data[23]~input\, data[23]~input, rom32, 1
instance = comp, \data[24]~input\, data[24]~input, rom32, 1
instance = comp, \data[25]~input\, data[25]~input, rom32, 1
instance = comp, \data[26]~input\, data[26]~input, rom32, 1
instance = comp, \data[27]~input\, data[27]~input, rom32, 1
instance = comp, \data[28]~input\, data[28]~input, rom32, 1
instance = comp, \data[29]~input\, data[29]~input, rom32, 1
instance = comp, \data[30]~input\, data[30]~input, rom32, 1
instance = comp, \data[31]~input\, data[31]~input, rom32, 1
instance = comp, \wren~input\, wren~input, rom32, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, rom32, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, rom32, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, rom32, 1
