// Seed: 1361557003
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  wor  id_2,
    output wand id_3,
    input  wor  id_4,
    output tri0 id_5,
    output tri0 id_6
);
  assign id_6 = id_4;
  assign module_1.id_8 = 0;
endmodule
macromodule module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input uwire id_8
    , id_22,
    output supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input tri1 id_12,
    output tri1 id_13,
    input supply0 id_14,
    input uwire id_15,
    output wand id_16,
    output tri1 id_17,
    output supply1 id_18,
    output wire id_19,
    output supply1 id_20
);
  always_ff @(posedge 1'b0 && 1) begin : LABEL_0
  end
  module_0 modCall_1 (
      id_9,
      id_6,
      id_2,
      id_19,
      id_14,
      id_19,
      id_0
  );
  wire id_23;
  wire id_24;
endmodule
