<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3563" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3563{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3563{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3563{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3563{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_3563{left:70px;bottom:1071px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t6_3563{left:70px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3563{left:70px;bottom:1031px;letter-spacing:-0.12px;}
#t8_3563{left:70px;bottom:1005px;}
#t9_3563{left:96px;bottom:1008px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ta_3563{left:70px;bottom:982px;}
#tb_3563{left:96px;bottom:985px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tc_3563{left:70px;bottom:959px;}
#td_3563{left:96px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#te_3563{left:70px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tf_3563{left:70px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3563{left:70px;bottom:906px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#th_3563{left:70px;bottom:889px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_3563{left:70px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_3563{left:70px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3563{left:70px;bottom:823px;}
#tl_3563{left:96px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3563{left:96px;bottom:810px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tn_3563{left:96px;bottom:793px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#to_3563{left:96px;bottom:776px;letter-spacing:-0.18px;word-spacing:-0.88px;}
#tp_3563{left:96px;bottom:759px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tq_3563{left:96px;bottom:742px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#tr_3563{left:70px;bottom:716px;}
#ts_3563{left:96px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_3563{left:96px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3563{left:96px;bottom:686px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_3563{left:96px;bottom:669px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tw_3563{left:96px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3563{left:96px;bottom:635px;letter-spacing:-0.18px;word-spacing:-0.53px;}
#ty_3563{left:96px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tz_3563{left:96px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3563{left:96px;bottom:585px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t11_3563{left:70px;bottom:562px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_3563{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_3563{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3563{left:70px;bottom:470px;letter-spacing:0.14px;}
#t15_3563{left:152px;bottom:470px;letter-spacing:0.14px;}
#t16_3563{left:70px;bottom:448px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t17_3563{left:70px;bottom:421px;}
#t18_3563{left:96px;bottom:425px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t19_3563{left:96px;bottom:408px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_3563{left:96px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3563{left:96px;bottom:374px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1c_3563{left:96px;bottom:357px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1d_3563{left:70px;bottom:331px;}
#t1e_3563{left:96px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1f_3563{left:96px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_3563{left:96px;bottom:301px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1h_3563{left:96px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_3563{left:96px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3563{left:96px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1k_3563{left:463px;bottom:250px;}
#t1l_3563{left:467px;bottom:250px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1m_3563{left:96px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1n_3563{left:96px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_3563{left:526px;bottom:217px;}
#t1p_3563{left:529px;bottom:217px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1q_3563{left:96px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1r_3563{left:424px;bottom:200px;}
#t1s_3563{left:428px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1t_3563{left:596px;bottom:200px;}
#t1u_3563{left:600px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_3563{left:96px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_3563{left:496px;bottom:183px;}
#t1x_3563{left:500px;bottom:183px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1y_3563{left:96px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1z_3563{left:96px;bottom:150px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t20_3563{left:70px;bottom:123px;}
#t21_3563{left:96px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t22_3563{left:96px;bottom:110px;letter-spacing:-0.16px;word-spacing:-0.85px;}

.s1_3563{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3563{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3563{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3563{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3563{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3563{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3563" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3563Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3563" style="-webkit-user-select: none;"><object width="935" height="1210" data="3563/3563.svg" type="image/svg+xml" id="pdf3563" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3563" class="t s1_3563">Vol. 3B </span><span id="t2_3563" class="t s1_3563">16-17 </span>
<span id="t3_3563" class="t s2_3563">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3563" class="t s3_3563">signaled through either the corrected machine check interrupt (CMCI) or machine check exception (MCE) path </span>
<span id="t5_3563" class="t s3_3563">depending on the type of the UCR error. </span>
<span id="t6_3563" class="t s3_3563">When IA32_MCG_CAP[24] is set, a UCR error is indicated by the following bit settings in the IA32_MCi_STATUS </span>
<span id="t7_3563" class="t s3_3563">register: </span>
<span id="t8_3563" class="t s4_3563">• </span><span id="t9_3563" class="t s3_3563">Valid (bit 63) = 1 </span>
<span id="ta_3563" class="t s4_3563">• </span><span id="tb_3563" class="t s3_3563">UC (bit 61) = 1 </span>
<span id="tc_3563" class="t s4_3563">• </span><span id="td_3563" class="t s3_3563">PCC (bit 57) = 0 </span>
<span id="te_3563" class="t s3_3563">Additional information from the IA32_MCi_MISC and the IA32_MCi_ADDR registers for the UCR error are available </span>
<span id="tf_3563" class="t s3_3563">when the ADDRV and the MISCV flags in the IA32_MCi_STATUS register are set (see Section 16.3.2.4). The MCA </span>
<span id="tg_3563" class="t s3_3563">error code field of the IA32_MCi_STATUS register indicates the type of UCR error. System software can interpret </span>
<span id="th_3563" class="t s3_3563">the MCA error code field to analyze and identify the necessary recovery action for the given UCR error. </span>
<span id="ti_3563" class="t s3_3563">In addition, the IA32_MCi_STATUS register bit fields, bits 56:55, are defined (see Figure 16-6) to provide addi- </span>
<span id="tj_3563" class="t s3_3563">tional information to help system software to properly identify the necessary recovery action for the UCR error: </span>
<span id="tk_3563" class="t s4_3563">• </span><span id="tl_3563" class="t s3_3563">S (Signaling) flag, bit 56 - Indicates (when set) that a machine check exception was generated for the UCR </span>
<span id="tm_3563" class="t s3_3563">error reported in this MC bank and system software needs to check the AR flag and the MCA error code fields in </span>
<span id="tn_3563" class="t s3_3563">the IA32_MCi_STATUS register to identify the necessary recovery action for this error. When the S flag in the </span>
<span id="to_3563" class="t s3_3563">IA32_MCi_STATUS register is clear, this UCR error was not signaled via a machine check exception and instead </span>
<span id="tp_3563" class="t s3_3563">was reported as a corrected machine check (CMC). System software is not required to take any recovery action </span>
<span id="tq_3563" class="t s3_3563">when the S flag in the IA32_MCi_STATUS register is clear. </span>
<span id="tr_3563" class="t s4_3563">• </span><span id="ts_3563" class="t s3_3563">AR (Action Required) flag, bit 55 - Indicates (when set) that MCA error code specific recovery action must be </span>
<span id="tt_3563" class="t s3_3563">performed by system software at the time this error was signaled. This recovery action must be completed </span>
<span id="tu_3563" class="t s3_3563">successfully before any additional work is scheduled for this processor. When the RIPV flag in the IA32_MC- </span>
<span id="tv_3563" class="t s3_3563">G_STATUS is clear, an alternative execution stream needs to be provided; when the MCA error code specific </span>
<span id="tw_3563" class="t s3_3563">recovery specific recovery action cannot be successfully completed, system software must shut down the </span>
<span id="tx_3563" class="t s3_3563">system. When the AR flag in the IA32_MCi_STATUS register is clear, system software may still take MCA error </span>
<span id="ty_3563" class="t s3_3563">code specific recovery action but this is optional; system software can safely resume program execution at the </span>
<span id="tz_3563" class="t s3_3563">instruction pointer saved on the stack from the machine check exception when the RIPV flag in the IA32_MC- </span>
<span id="t10_3563" class="t s3_3563">G_STATUS register is set. </span>
<span id="t11_3563" class="t s3_3563">Both the S and the AR flags in the IA32_MCi_STATUS register are defined to be sticky bits, which mean that once </span>
<span id="t12_3563" class="t s3_3563">set, the processor does not clear them. Only software and good power-on reset can clear the S and the AR-flags. </span>
<span id="t13_3563" class="t s3_3563">Both the S and the AR flags are only set when the processor reports the UCR errors (MCG_CAP[24] is set). </span>
<span id="t14_3563" class="t s5_3563">16.6.3 </span><span id="t15_3563" class="t s5_3563">UCR Error Classification </span>
<span id="t16_3563" class="t s3_3563">With the S and AR flag encoding in the IA32_MCi_STATUS register, UCR errors can be classified as: </span>
<span id="t17_3563" class="t s4_3563">• </span><span id="t18_3563" class="t s3_3563">Uncorrected no action required (UCNA) - is a UCR error that is not signaled via a machine check exception and, </span>
<span id="t19_3563" class="t s3_3563">instead, is reported to system software as a corrected machine check error. UCNA errors indicate that some </span>
<span id="t1a_3563" class="t s3_3563">data in the system is corrupted, but the data has not been consumed and the processor state is valid and you </span>
<span id="t1b_3563" class="t s3_3563">may continue execution on this processor. UCNA errors require no action from system software to continue </span>
<span id="t1c_3563" class="t s3_3563">execution. A UCNA error is indicated with UC=1, PCC=0, S=0 and AR=0 in the IA32_MCi_STATUS register. </span>
<span id="t1d_3563" class="t s4_3563">• </span><span id="t1e_3563" class="t s3_3563">Software recoverable action optional (SRAO) - a UCR error is signaled either via a machine check exception or </span>
<span id="t1f_3563" class="t s3_3563">CMCI. System software recovery action is optional and not required to continue execution from this machine </span>
<span id="t1g_3563" class="t s3_3563">check exception. SRAO errors indicate that some data in the system is corrupt, but the data has not been </span>
<span id="t1h_3563" class="t s3_3563">consumed and the processor state is valid. SRAO errors provide the additional error information for system </span>
<span id="t1i_3563" class="t s3_3563">software to perform a recovery action. An SRAO error when signaled as a machine check is indicated with </span>
<span id="t1j_3563" class="t s3_3563">UC=1, PCC=0, S=1, EN=1 and AR=0 in the IA32_MC</span><span id="t1k_3563" class="t s6_3563">i</span><span id="t1l_3563" class="t s3_3563">_STATUS register. In cases when SRAO is signaled via </span>
<span id="t1m_3563" class="t s3_3563">CMCI the error signature is indicated via UC=1, PCC=0, S=0. Recovery actions for SRAO errors are MCA error </span>
<span id="t1n_3563" class="t s3_3563">code specific. The MISCV and the ADDRV flags in the IA32_MC</span><span id="t1o_3563" class="t s6_3563">i</span><span id="t1p_3563" class="t s3_3563">_STATUS register are set when the additional </span>
<span id="t1q_3563" class="t s3_3563">error information is available from the IA32_MC</span><span id="t1r_3563" class="t s6_3563">i</span><span id="t1s_3563" class="t s3_3563">_MISC and the IA32_MC</span><span id="t1t_3563" class="t s6_3563">i</span><span id="t1u_3563" class="t s3_3563">_ADDR registers. System software </span>
<span id="t1v_3563" class="t s3_3563">needs to inspect the MCA error code fields in the IA32_MC</span><span id="t1w_3563" class="t s6_3563">i</span><span id="t1x_3563" class="t s3_3563">_STATUS register to identify the specific recovery </span>
<span id="t1y_3563" class="t s3_3563">action for a given SRAO error. If MISCV and ADDRV are not set, it is recommended that no system software </span>
<span id="t1z_3563" class="t s3_3563">error recovery be performed however, system software can resume execution. </span>
<span id="t20_3563" class="t s4_3563">• </span><span id="t21_3563" class="t s3_3563">Software recoverable action required (SRAR) - a UCR error that requires system software to take a recovery </span>
<span id="t22_3563" class="t s3_3563">action on this processor before scheduling another stream of execution on this processor. SRAR errors indicate </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
