// Seed: 459049924
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2, id_3 = id_1;
  wire id_4;
  parameter id_5 = 1'b0;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd45
) (
    id_1,
    id_2[-1 :-""],
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  or primCall (id_4, id_1, id_3);
  output logic [7:0] id_2;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_3 = 0;
  inout wire id_1;
  wire [-1 : id_5] id_7;
  parameter id_8 = 1;
endmodule
