#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 10 04:09:41 2016
# Process ID: 12488
# Current directory: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24936 D:\Users\James\Box Sync\School\CMPEN 331\frazier_lab7\frazier_lab.xpr
# Log file: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/vivado.log
# Journal file: D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/dataMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shift_two_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_two_left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALU_B_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/pcMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/WN_Input_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WN_Input_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/MIPSALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/ALUControl.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto cc8b131b6cf243a88dd34e1bfa2f40fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.srcs/sources_1/new/shiftMux.v" Line 12. Module ALU_A_Mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMux
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.shift_two_left
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.pcMux
Compiling module xil_defaultlib.WN_Input_Mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MIPSALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/James/Box -notrace
couldn't read file "D:/Users/James/Box": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 10 04:11:29 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/Lab6Waveform.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Users/James/Box
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box.wcfg'.
open_wave_config Sync/School/CMPEN
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/Sync/School/CMPEN.wcfg'.
open_wave_config 331/frazier_lab7/Lab6Waveform.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab7/frazier_lab.sim/sim_1/behav/331/frazier_lab7/Lab6Waveform.wcfg'.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 25ns
register[31] <= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 25ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 884.141 ; gain = 0.219
open_wave_config {D:/Users/James/Box Sync/School/CMPEN 331/frazier_lab/Lab6Waveform.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
register[31] <= xxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 04:12:42 2016...
