

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_10u_config9_s'
================================================================
* Date:           Sun Nov 14 10:23:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.429|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4099|  4099|  4099|  4099|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                |                                                |  Latency  |  Interval | Pipeline |
        |                            Instance                            |                     Module                     | min | max | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+-----+-----+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242  |shift_line_buffer_array_ap_fixed_10u_config9_s  |    0|    0|    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |  4097|  4097|         4|          2|          1|  2048|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    891|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     641|    320|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    297|    -|
|Register         |        -|      -|     752|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1393|   1508|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242  |shift_line_buffer_array_ap_fixed_10u_config9_s  |        0|      0|  641|  320|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                           |                                                |        0|      0|  641|  320|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_1106_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_1118_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_1062_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_1074_p2              |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_302_p2               |     +    |      0|  0|  12|          12|           1|
    |and_ln185_5_fu_784_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_6_fu_790_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_778_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2771                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2776                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_383                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_494                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op239         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op32          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_38_fu_806_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_39_fu_816_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_40_fu_822_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_41_fu_832_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_42_fu_842_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_43_fu_848_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_44_fu_858_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_45_fu_868_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_46_fu_874_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_47_fu_884_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_48_fu_894_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_49_fu_900_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_50_fu_910_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_51_fu_920_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_52_fu_926_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_53_fu_936_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_54_fu_946_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_55_fu_952_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_56_fu_962_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_57_fu_972_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_58_fu_978_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_59_fu_988_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_60_fu_998_p2          |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_61_fu_1004_p2         |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_62_fu_1014_p2         |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_63_fu_1024_p2         |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_64_fu_1030_p2         |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_65_fu_1040_p2         |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_66_fu_1050_p2         |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln1496_fu_796_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln185_7_fu_752_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_8_fu_762_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_9_fu_772_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln185_fu_742_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln203_fu_1056_p2             |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln207_fu_1100_p2             |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln233_fu_296_p2              |   icmp   |      0|  0|  13|          12|          13|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln213_fu_1124_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_1080_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln86_38_fu_810_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_39_fu_1138_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_40_fu_826_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_41_fu_836_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_42_fu_1156_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_43_fu_852_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_44_fu_862_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_45_fu_1174_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_46_fu_878_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_47_fu_888_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_48_fu_1192_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_49_fu_904_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_50_fu_914_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_51_fu_1210_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_52_fu_930_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_53_fu_940_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_54_fu_1228_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_55_fu_956_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_56_fu_966_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_57_fu_1246_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_58_fu_982_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_59_fu_992_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln86_60_fu_1264_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_61_fu_1008_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_62_fu_1018_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_63_fu_1282_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_64_fu_1034_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_65_fu_1044_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_66_fu_1300_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln86_fu_800_p3             |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 891|         570|         410|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_224_p4      |   9|          2|   12|         24|
    |ap_phi_mux_storemerge_i_i_phi_fu_235_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_231  |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_220                       |   9|          2|   12|         24|
    |pX_2                                         |   9|          2|   32|         64|
    |pY_2                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                         |   9|          2|    1|          2|
    |sX_2                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 297|         65|  208|        419|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln233_reg_1333                                                           |  12|   0|   12|          0|
    |and_ln185_6_reg_1578                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_231                                  |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_39_reg_1592                                                      |   1|   0|    1|          0|
    |icmp_ln1496_42_reg_1607                                                      |   1|   0|    1|          0|
    |icmp_ln1496_45_reg_1622                                                      |   1|   0|    1|          0|
    |icmp_ln1496_48_reg_1637                                                      |   1|   0|    1|          0|
    |icmp_ln1496_51_reg_1652                                                      |   1|   0|    1|          0|
    |icmp_ln1496_54_reg_1667                                                      |   1|   0|    1|          0|
    |icmp_ln1496_57_reg_1682                                                      |   1|   0|    1|          0|
    |icmp_ln1496_60_reg_1697                                                      |   1|   0|    1|          0|
    |icmp_ln1496_63_reg_1712                                                      |   1|   0|    1|          0|
    |icmp_ln1496_66_reg_1727                                                      |   1|   0|    1|          0|
    |icmp_ln203_reg_1732                                                          |   1|   0|    1|          0|
    |icmp_ln207_reg_1741                                                          |   1|   0|    1|          0|
    |icmp_ln233_reg_1329                                                          |   1|   0|    1|          0|
    |icmp_ln233_reg_1329_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |indvar_flatten_reg_220                                                       |  12|   0|   12|          0|
    |kernel_data_V_4_10                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_11                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_12                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_13                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_14                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_15                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_16                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_17                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_18                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_19                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_30                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_31                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_32                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_33                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_34                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_35                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_36                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_37                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_38                                                           |   6|   0|    6|          0|
    |kernel_data_V_4_39                                                           |   6|   0|    6|          0|
    |pX_2                                                                         |  32|   0|   32|          0|
    |pY_2                                                                         |  32|   0|   32|          0|
    |pool_window_0_V_12_reg_1398                                                  |   6|   0|    6|          0|
    |pool_window_0_V_1_reg_1404                                                   |   6|   0|    6|          0|
    |pool_window_0_V_2_reg_1410                                                   |   6|   0|    6|          0|
    |pool_window_0_V_3_reg_1416                                                   |   6|   0|    6|          0|
    |pool_window_0_V_4_reg_1422                                                   |   6|   0|    6|          0|
    |pool_window_0_V_5_reg_1428                                                   |   6|   0|    6|          0|
    |pool_window_0_V_6_reg_1434                                                   |   6|   0|    6|          0|
    |pool_window_0_V_7_reg_1440                                                   |   6|   0|    6|          0|
    |pool_window_0_V_8_reg_1452                                                   |   6|   0|    6|          0|
    |pool_window_0_V_reg_1446                                                     |   6|   0|    6|          0|
    |pool_window_1_V_12_reg_1458                                                  |   6|   0|    6|          0|
    |pool_window_1_V_1_reg_1470                                                   |   6|   0|    6|          0|
    |pool_window_1_V_2_reg_1476                                                   |   6|   0|    6|          0|
    |pool_window_1_V_3_reg_1482                                                   |   6|   0|    6|          0|
    |pool_window_1_V_4_reg_1488                                                   |   6|   0|    6|          0|
    |pool_window_1_V_5_reg_1494                                                   |   6|   0|    6|          0|
    |pool_window_1_V_6_reg_1500                                                   |   6|   0|    6|          0|
    |pool_window_1_V_7_reg_1506                                                   |   6|   0|    6|          0|
    |pool_window_1_V_8_reg_1512                                                   |   6|   0|    6|          0|
    |pool_window_1_V_reg_1464                                                     |   6|   0|    6|          0|
    |pool_window_2_V_12_reg_1338                                                  |   6|   0|    6|          0|
    |pool_window_2_V_1_reg_1344                                                   |   6|   0|    6|          0|
    |pool_window_2_V_2_reg_1350                                                   |   6|   0|    6|          0|
    |pool_window_2_V_3_reg_1356                                                   |   6|   0|    6|          0|
    |pool_window_2_V_4_reg_1362                                                   |   6|   0|    6|          0|
    |pool_window_2_V_5_reg_1368                                                   |   6|   0|    6|          0|
    |pool_window_2_V_6_reg_1374                                                   |   6|   0|    6|          0|
    |pool_window_2_V_7_reg_1380                                                   |   6|   0|    6|          0|
    |pool_window_2_V_8_reg_1392                                                   |   6|   0|    6|          0|
    |pool_window_2_V_reg_1386                                                     |   6|   0|    6|          0|
    |pool_window_3_V_12_reg_1518                                                  |   6|   0|    6|          0|
    |pool_window_3_V_1_reg_1530                                                   |   6|   0|    6|          0|
    |pool_window_3_V_2_reg_1536                                                   |   6|   0|    6|          0|
    |pool_window_3_V_3_reg_1542                                                   |   6|   0|    6|          0|
    |pool_window_3_V_4_reg_1548                                                   |   6|   0|    6|          0|
    |pool_window_3_V_5_reg_1554                                                   |   6|   0|    6|          0|
    |pool_window_3_V_6_reg_1560                                                   |   6|   0|    6|          0|
    |pool_window_3_V_7_reg_1566                                                   |   6|   0|    6|          0|
    |pool_window_3_V_8_reg_1572                                                   |   6|   0|    6|          0|
    |pool_window_3_V_reg_1524                                                     |   6|   0|    6|          0|
    |sX_2                                                                         |  32|   0|   32|          0|
    |sY_2                                                                         |  32|   0|   32|          0|
    |select_ln213_reg_1745                                                        |  32|   0|   32|          0|
    |select_ln218_reg_1736                                                        |  32|   0|   32|          0|
    |select_ln86_38_reg_1587                                                      |   6|   0|    6|          0|
    |select_ln86_40_reg_1597                                                      |   6|   0|    6|          0|
    |select_ln86_41_reg_1602                                                      |   6|   0|    6|          0|
    |select_ln86_43_reg_1612                                                      |   6|   0|    6|          0|
    |select_ln86_44_reg_1617                                                      |   6|   0|    6|          0|
    |select_ln86_46_reg_1627                                                      |   6|   0|    6|          0|
    |select_ln86_47_reg_1632                                                      |   6|   0|    6|          0|
    |select_ln86_49_reg_1642                                                      |   6|   0|    6|          0|
    |select_ln86_50_reg_1647                                                      |   6|   0|    6|          0|
    |select_ln86_52_reg_1657                                                      |   6|   0|    6|          0|
    |select_ln86_53_reg_1662                                                      |   6|   0|    6|          0|
    |select_ln86_55_reg_1672                                                      |   6|   0|    6|          0|
    |select_ln86_56_reg_1677                                                      |   6|   0|    6|          0|
    |select_ln86_58_reg_1687                                                      |   6|   0|    6|          0|
    |select_ln86_59_reg_1692                                                      |   6|   0|    6|          0|
    |select_ln86_61_reg_1702                                                      |   6|   0|    6|          0|
    |select_ln86_62_reg_1707                                                      |   6|   0|    6|          0|
    |select_ln86_64_reg_1717                                                      |   6|   0|    6|          0|
    |select_ln86_65_reg_1722                                                      |   6|   0|    6|          0|
    |select_ln86_reg_1582                                                         |   6|   0|    6|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 752|   0|  752|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,10u>,config9> | return value |
|data_V_data_0_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_4_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_5_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_6_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_7_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_8_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_9_V_dout     |  in |    6|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

