#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May  7 18:02:21 2025
# Process ID         : 228493
# Current directory  : /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1
# Command line       : vivado -log pwm_generator_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pwm_generator_wrapper.tcl -notrace
# Log file           : /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper.vdi
# Journal file       : /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/vivado.jou
# Running On         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 32970 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41560 MB
# Available Virtual  : 33965 MB
#-----------------------------------------------------------
source pwm_generator_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrm/vivado/my_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/New_Full_Download/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:counter:1.0'. The one found in IP location '/home/jrm/vivado/my_ip_repo/counter' will take precedence over the same IP in location /home/jrm/vivado/my_ip_repo
Command: link_design -top pwm_generator_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_big_duty_cycle_lut_0_0/pwm_generator_big_duty_cycle_lut_0_0.dcp' for cell 'pwm_generator_i/big_duty_cycle_lut_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_big_duty_cycle_lut_0_1/pwm_generator_big_duty_cycle_lut_0_1.dcp' for cell 'pwm_generator_i/big_duty_cycle_lut_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_reset_comparator_0_3/pwm_generator_reset_comparator_0_3.dcp' for cell 'pwm_generator_i/clear_comparator_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_clear_comparator_1_0/pwm_generator_clear_comparator_1_0.dcp' for cell 'pwm_generator_i/clear_comparator_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_clk_divider_0_0/pwm_generator_clk_divider_0_0.dcp' for cell 'pwm_generator_i/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_comparator_1_1/pwm_generator_comparator_1_1.dcp' for cell 'pwm_generator_i/comparator_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_comparator_3_0/pwm_generator_comparator_3_0.dcp' for cell 'pwm_generator_i/comparator_4'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_pwm_soft_start_0_0/pwm_generator_pwm_soft_start_0_0.dcp' for cell 'pwm_generator_i/pwm_soft_start_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_twentyone_counter_0_0/pwm_generator_twentyone_counter_0_0.dcp' for cell 'pwm_generator_i/twenty_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.gen/sources_1/bd/pwm_generator/ip/pwm_generator_counter_2_1/pwm_generator_counter_2_1.dcp' for cell 'pwm_generator_i/twentyone_counter_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.441 ; gain = 0.000 ; free physical = 16913 ; free virtual = 31903
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_6'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpio_02_r'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpio_03_r'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IN2_A'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IN1_A'. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jrm/git/pan_tilt_control_system/VHDL/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.938 ; gain = 0.000 ; free physical = 16791 ; free virtual = 31781
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 1876.336 ; gain = 98.398 ; free physical = 16742 ; free virtual = 31732

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f43e9e77

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2312.258 ; gain = 435.922 ; free physical = 16346 ; free virtual = 31337

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f43e9e77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f43e9e77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Phase 1 Initialization | Checksum: 1f43e9e77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f43e9e77

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f43e9e77

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f43e9e77

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 269c1b24f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Retarget | Checksum: 269c1b24f
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 19 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 269c1b24f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Constant propagation | Checksum: 269c1b24f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Phase 5 Sweep | Checksum: 1896a4165

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2657.148 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Sweep | Checksum: 1896a4165
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pwm_generator_i/clk_divider_0/U0/clk_div_BUFG_inst to drive 32 load(s) on clock net pwm_generator_i/clk_divider_0/U0/clk_div_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1a799c08c

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013
BUFG optimization | Checksum: 1a799c08c
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a799c08c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013
Shift Register Optimization | Checksum: 1a799c08c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a799c08c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013
Post Processing Netlist | Checksum: 1a799c08c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 218dee776

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Phase 9.2 Verifying Netlist Connectivity | Checksum: 218dee776

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013
Phase 9 Finalization | Checksum: 218dee776

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              19  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 218dee776

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.164 ; gain = 32.016 ; free physical = 16022 ; free virtual = 31013

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 218dee776

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 218dee776

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
Ending Netlist Obfuscation Task | Checksum: 218dee776

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 16022 ; free virtual = 31013
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2689.164 ; gain = 911.227 ; free physical = 16022 ; free virtual = 31013
INFO: [Vivado 12-24828] Executing command : report_drc -file pwm_generator_wrapper_drc_opted.rpt -pb pwm_generator_wrapper_drc_opted.pb -rpx pwm_generator_wrapper_drc_opted.rpx
Command: report_drc -file pwm_generator_wrapper_drc_opted.rpt -pb pwm_generator_wrapper_drc_opted.pb -rpx pwm_generator_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15986 ; free virtual = 30977
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15986 ; free virtual = 30977
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15986 ; free virtual = 30977
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15986 ; free virtual = 30976
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15986 ; free virtual = 30976
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15984 ; free virtual = 30976
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.164 ; gain = 0.000 ; free physical = 15984 ; free virtual = 30976
INFO: [Common 17-1381] The checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.508 ; gain = 0.000 ; free physical = 15952 ; free virtual = 30943
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ac2900b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.508 ; gain = 0.000 ; free physical = 15952 ; free virtual = 30943
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.508 ; gain = 0.000 ; free physical = 15952 ; free virtual = 30943

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: be3089fe

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2721.508 ; gain = 0.000 ; free physical = 15936 ; free virtual = 30927

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0e68c52

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15936 ; free virtual = 30927

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0e68c52

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15936 ; free virtual = 30927
Phase 1 Placer Initialization | Checksum: 1a0e68c52

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15936 ; free virtual = 30927

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b19e0467

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15930 ; free virtual = 30921

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13e506073

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15934 ; free virtual = 30925

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13e506073

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15934 ; free virtual = 30925

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: ec78776c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15970 ; free virtual = 30961

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: fc1d9459

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15974 ; free virtual = 30965

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.523 ; gain = 0.000 ; free physical = 15980 ; free virtual = 30971

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1a5ec9a32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15979 ; free virtual = 30970
Phase 2.5 Global Place Phase2 | Checksum: 13d756816

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15982 ; free virtual = 30973
Phase 2 Global Placement | Checksum: 13d756816

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15982 ; free virtual = 30973

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 175b9e603

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15981 ; free virtual = 30972

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1843511f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15981 ; free virtual = 30972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1530c7155

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15981 ; free virtual = 30972

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b10749a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2753.523 ; gain = 32.016 ; free physical = 15981 ; free virtual = 30972

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 241a6e898

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b75881d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f5c811d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967
Phase 3 Detail Placement | Checksum: 15f5c811d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1db55fae4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.679 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2245e9f2e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15976 ; free virtual = 30967
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bc6f795d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15976 ; free virtual = 30967
Phase 4.1.1.1 BUFG Insertion | Checksum: 1db55fae4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.679. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d915493d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967
Phase 4.1 Post Commit Optimization | Checksum: 1d915493d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d915493d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d915493d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967
Phase 4.3 Placer Reporting | Checksum: 1d915493d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15976 ; free virtual = 30967

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b74a7000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967
Ending Placer Task | Checksum: cc8848b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2761.527 ; gain = 40.020 ; free physical = 15976 ; free virtual = 30967
79 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pwm_generator_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15968 ; free virtual = 30959
INFO: [Vivado 12-24828] Executing command : report_utilization -file pwm_generator_wrapper_utilization_placed.rpt -pb pwm_generator_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file pwm_generator_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15968 ; free virtual = 30959
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15968 ; free virtual = 30959
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15968 ; free virtual = 30959
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15968 ; free virtual = 30959
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15967 ; free virtual = 30959
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15967 ; free virtual = 30959
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15967 ; free virtual = 30959
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15967 ; free virtual = 30959
INFO: [Common 17-1381] The checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15952 ; free virtual = 30943
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.679 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15952 ; free virtual = 30943
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15951 ; free virtual = 30942
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15951 ; free virtual = 30942
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15950 ; free virtual = 30942
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15950 ; free virtual = 30942
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15950 ; free virtual = 30943
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2761.527 ; gain = 0.000 ; free physical = 15950 ; free virtual = 30943
INFO: [Common 17-1381] The checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6f1a4031 ConstDB: 0 ShapeSum: 47749594 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f3ae2c87 | NumContArr: c1dab3e9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 33adad5aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2865.348 ; gain = 103.820 ; free physical = 15796 ; free virtual = 30787

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 33adad5aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2865.348 ; gain = 103.820 ; free physical = 15796 ; free virtual = 30787

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 33adad5aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2865.348 ; gain = 103.820 ; free physical = 15796 ; free virtual = 30787
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27c5facdc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2894.363 ; gain = 132.836 ; free physical = 15764 ; free virtual = 30756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.105  | TNS=0.000  | WHS=-0.141 | THS=-1.369 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00833592 %
  Global Horizontal Routing Utilization  = 0.00794456 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 122
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 122
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f12dcc30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15765 ; free virtual = 30757

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f12dcc30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15765 ; free virtual = 30757

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 225e9b6c1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
Phase 4 Initial Routing | Checksum: 225e9b6c1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.524  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1372c8a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
Phase 5 Rip-up And Reroute | Checksum: 1372c8a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1372c8a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1372c8a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
Phase 6 Delay and Skew Optimization | Checksum: 1372c8a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.524  | TNS=0.000  | WHS=0.215  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1dcc35609

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
Phase 7 Post Hold Fix | Checksum: 1dcc35609

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0306513 %
  Global Horizontal Routing Utilization  = 0.0285666 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1dcc35609

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1dcc35609

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22599f3e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22599f3e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.524  | TNS=0.000  | WHS=0.215  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 22599f3e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
Total Elapsed time in route_design: 12.46 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 104549e4e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 104549e4e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.504 ; gain = 135.977 ; free physical = 15764 ; free virtual = 30756
INFO: [Vivado 12-24828] Executing command : report_drc -file pwm_generator_wrapper_drc_routed.rpt -pb pwm_generator_wrapper_drc_routed.pb -rpx pwm_generator_wrapper_drc_routed.rpx
Command: report_drc -file pwm_generator_wrapper_drc_routed.rpt -pb pwm_generator_wrapper_drc_routed.pb -rpx pwm_generator_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pwm_generator_wrapper_methodology_drc_routed.rpt -pb pwm_generator_wrapper_methodology_drc_routed.pb -rpx pwm_generator_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pwm_generator_wrapper_methodology_drc_routed.rpt -pb pwm_generator_wrapper_methodology_drc_routed.pb -rpx pwm_generator_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_wrapper_timing_summary_routed.rpt -pb pwm_generator_wrapper_timing_summary_routed.pb -rpx pwm_generator_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pwm_generator_wrapper_route_status.rpt -pb pwm_generator_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pwm_generator_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pwm_generator_wrapper_bus_skew_routed.rpt -pb pwm_generator_wrapper_bus_skew_routed.pb -rpx pwm_generator_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pwm_generator_wrapper_power_routed.rpt -pb pwm_generator_wrapper_power_summary_routed.pb -rpx pwm_generator_wrapper_power_routed.rpx
Command: report_power -file pwm_generator_wrapper_power_routed.rpt -pb pwm_generator_wrapper_power_summary_routed.pb -rpx pwm_generator_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pwm_generator_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15650 ; free virtual = 30642
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15650 ; free virtual = 30642
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15650 ; free virtual = 30642
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15650 ; free virtual = 30643
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15651 ; free virtual = 30643
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15650 ; free virtual = 30643
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3052.074 ; gain = 0.000 ; free physical = 15650 ; free virtual = 30643
INFO: [Common 17-1381] The checkpoint '/home/jrm/git/pan_tilt_control_system/VHDL/pwm_generator/pwm_generator.runs/impl_1/pwm_generator_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force pwm_generator_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pwm_generator_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 8 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3338.582 ; gain = 182.457 ; free physical = 15291 ; free virtual = 30288
INFO: [Common 17-206] Exiting Vivado at Wed May  7 18:03:11 2025...
