INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/sign_extension/sign_extension.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
