// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TCAddPipe_2(	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
  input         clock,	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
                reset,	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
  output        io_in_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_in_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_a,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_b,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [2:0]  io_in_bits_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
                io_in_bits_ctrl_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input  [31:0] io_in_bits_ctrl_c,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  input         io_out_ready,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output        io_out_valid,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_result,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [4:0]  io_out_bits_fflags,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [2:0]  io_out_bits_ctrl_rm,	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
  output [31:0] io_out_bits_ctrl_c	// dependencies/fpuv2/src/main/scala/utils/FPUSubModule.scala:70:14
);

  wire [2:0]  _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [7:0]  _s1_io_out_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_small_add;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [23:0] _s1_io_out_far_sig_a;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [27:0] _s1_io_out_far_sig_b;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [7:0]  _s1_io_out_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [7:0]  _s1_io_out_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [7:0]  _s1_io_out_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [24:0] _s1_io_out_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire [4:0]  _s1_io_out_near_path_lzc;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  wire        _s1_io_out_sel_far_path;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
  reg         REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  reg         REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  wire        _io_out_bits_ctrl_T_1 = REG & REG_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:53
  reg  [31:0] s1_io_a_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] s1_io_b_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s1_io_rm_r;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  s2_io_in_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_small_add;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [23:0] s2_io_in_r_far_sig_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [27:0] s2_io_in_r_far_sig_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [7:0]  s2_io_in_r_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [24:0] s2_io_in_r_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [4:0]  s2_io_in_r_near_path_lzc;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg         s2_io_in_r_sel_far_path;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [2:0]  io_out_bits_ctrl_r_1_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  reg  [31:0] io_out_bits_ctrl_r_1_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  always @(posedge clock) begin	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
    if (reset) begin	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      REG <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      REG_1 <= 1'h0;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    else begin	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      if (~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,26,53}
        REG <= io_in_valid;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
      if (~(~io_out_ready & REG_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:{12,26}
        REG_1 <= REG;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_a_r <= io_in_bits_a;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_b_r <= io_in_bits_b;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1))	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      s1_io_rm_r <= io_in_bits_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      s2_io_in_r_rm <= _s1_io_out_rm;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_path_out_sign <= _s1_io_out_far_path_out_sign;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_out_sign <= _s1_io_out_near_path_out_sign;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_out_exp <= _s1_io_out_near_path_out_exp;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_special_case_valid <= _s1_io_out_special_case_valid;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_special_case_bits_iv <= _s1_io_out_special_case_bits_iv;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_special_case_bits_nan <= _s1_io_out_special_case_bits_nan;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_special_case_bits_inf_sign <= _s1_io_out_special_case_bits_inf_sign;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_small_add <= _s1_io_out_small_add;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_path_mul_of <= _s1_io_out_far_path_mul_of;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_sig_a <= _s1_io_out_far_sig_a;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_sig_b <= _s1_io_out_far_sig_b;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_exp_a_vec_0 <= _s1_io_out_far_exp_a_vec_0;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_exp_a_vec_1 <= _s1_io_out_far_exp_a_vec_1;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_far_exp_a_vec_2 <= _s1_io_out_far_exp_a_vec_2;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_sig_is_zero <= _s1_io_out_near_path_sig_is_zero;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_lza_error <= _s1_io_out_near_path_lza_error;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_int_bit <= _s1_io_out_near_path_int_bit;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_sig_raw <= _s1_io_out_near_path_sig_raw;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_near_path_lzc <= _s1_io_out_near_path_lzc;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      s2_io_in_r_sel_far_path <= _s1_io_out_sel_far_path;	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (io_in_valid & ~(~io_out_ready & _io_out_bits_ctrl_T_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :26:{79,82,98}
      io_out_bits_ctrl_r_rm <= io_in_bits_ctrl_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_c <= io_in_bits_ctrl_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
    if (REG & ~(~io_out_ready & REG_1)) begin	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :18:12, :26:{79,82,98}
      io_out_bits_ctrl_r_1_rm <= io_out_bits_ctrl_r_rm;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      io_out_bits_ctrl_r_1_c <= io_out_bits_ctrl_r_c;	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      automatic logic [31:0] _RANDOM[0:10];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
        `INIT_RANDOM_PROLOG_	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
        end	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
        REG = _RANDOM[4'h0][0];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
        REG_1 = _RANDOM[4'h0][1];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
        s1_io_a_r = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58, :26:58
        s1_io_b_r = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s1_io_rm_r = _RANDOM[4'h2][4:2];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_rm = _RANDOM[4'h2][7:5];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_path_out_sign = _RANDOM[4'h2][8];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_out_sign = _RANDOM[4'h3][12];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_out_exp = _RANDOM[4'h3][20:13];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_special_case_valid = _RANDOM[4'h4][16];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_special_case_bits_iv = _RANDOM[4'h4][17];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_special_case_bits_nan = _RANDOM[4'h4][18];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_special_case_bits_inf_sign = _RANDOM[4'h4][19];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_small_add = _RANDOM[4'h4][20];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_path_mul_of = _RANDOM[4'h4][21];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_sig_a = {_RANDOM[4'h4][31:22], _RANDOM[4'h5][13:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_sig_b = {_RANDOM[4'h5][31:14], _RANDOM[4'h6][9:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_exp_a_vec_0 = _RANDOM[4'h6][18:11];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_exp_a_vec_1 = _RANDOM[4'h6][26:19];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_far_exp_a_vec_2 = {_RANDOM[4'h6][31:27], _RANDOM[4'h7][2:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_sig_is_zero = _RANDOM[4'h7][3];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_lza_error = _RANDOM[4'h7][4];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_int_bit = _RANDOM[4'h7][5];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_sig_raw = _RANDOM[4'h7][30:6];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_near_path_lzc = {_RANDOM[4'h7][31], _RANDOM[4'h8][3:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        s2_io_in_r_sel_far_path = _RANDOM[4'h8][4];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_rm = _RANDOM[4'h8][7:5];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_c = {_RANDOM[4'h8][31:8], _RANDOM[4'h9][7:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_rm = _RANDOM[4'h9][10:8];	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
        io_out_bits_ctrl_r_1_c = {_RANDOM[4'h9][31:11], _RANDOM[4'hA][10:0]};	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
      `FIRRTL_AFTER_INITIAL	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FCMA_ADD_s1_16 s1 (	// dependencies/fpuv2/src/main/scala/Tensor.scala:16:18
    .io_a                              (s1_io_a_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_b                              (s1_io_b_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_rm                             (s1_io_rm_r),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_out_rm                         (_s1_io_out_rm),
    .io_out_far_path_out_sign          (_s1_io_out_far_path_out_sign),
    .io_out_near_path_out_sign         (_s1_io_out_near_path_out_sign),
    .io_out_near_path_out_exp          (_s1_io_out_near_path_out_exp),
    .io_out_special_case_valid         (_s1_io_out_special_case_valid),
    .io_out_special_case_bits_iv       (_s1_io_out_special_case_bits_iv),
    .io_out_special_case_bits_nan      (_s1_io_out_special_case_bits_nan),
    .io_out_special_case_bits_inf_sign (_s1_io_out_special_case_bits_inf_sign),
    .io_out_small_add                  (_s1_io_out_small_add),
    .io_out_far_path_mul_of            (_s1_io_out_far_path_mul_of),
    .io_out_far_sig_a                  (_s1_io_out_far_sig_a),
    .io_out_far_sig_b                  (_s1_io_out_far_sig_b),
    .io_out_far_exp_a_vec_0            (_s1_io_out_far_exp_a_vec_0),
    .io_out_far_exp_a_vec_1            (_s1_io_out_far_exp_a_vec_1),
    .io_out_far_exp_a_vec_2            (_s1_io_out_far_exp_a_vec_2),
    .io_out_near_path_sig_is_zero      (_s1_io_out_near_path_sig_is_zero),
    .io_out_near_path_lza_error        (_s1_io_out_near_path_lza_error),
    .io_out_near_path_int_bit          (_s1_io_out_near_path_int_bit),
    .io_out_near_path_sig_raw          (_s1_io_out_near_path_sig_raw),
    .io_out_near_path_lzc              (_s1_io_out_near_path_lzc),
    .io_out_sel_far_path               (_s1_io_out_sel_far_path)
  );
  FCMA_ADD_s2_16 s2 (	// dependencies/fpuv2/src/main/scala/Tensor.scala:17:18
    .io_in_rm                         (s2_io_in_r_rm),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_out_sign          (s2_io_in_r_far_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_sign         (s2_io_in_r_near_path_out_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_out_exp          (s2_io_in_r_near_path_out_exp),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_valid         (s2_io_in_r_special_case_valid),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_iv       (s2_io_in_r_special_case_bits_iv),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_nan      (s2_io_in_r_special_case_bits_nan),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_special_case_bits_inf_sign (s2_io_in_r_special_case_bits_inf_sign),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_small_add                  (s2_io_in_r_small_add),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_path_mul_of            (s2_io_in_r_far_path_mul_of),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_a                  (s2_io_in_r_far_sig_a),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_sig_b                  (s2_io_in_r_far_sig_b),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_0            (s2_io_in_r_far_exp_a_vec_0),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_1            (s2_io_in_r_far_exp_a_vec_1),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_far_exp_a_vec_2            (s2_io_in_r_far_exp_a_vec_2),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_is_zero      (s2_io_in_r_near_path_sig_is_zero),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lza_error        (s2_io_in_r_near_path_lza_error),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_int_bit          (s2_io_in_r_near_path_int_bit),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_sig_raw          (s2_io_in_r_near_path_sig_raw),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_near_path_lzc              (s2_io_in_r_near_path_lzc),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_in_sel_far_path               (s2_io_in_r_sel_far_path),	// dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
    .io_result                        (io_out_bits_result),
    .io_fflags                        (io_out_bits_fflags)
  );
  assign io_in_ready = ~(~io_out_ready & _io_out_bits_ctrl_T_1);	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:18:{12,53}, :38:{18,34}
  assign io_out_valid = REG_1;	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:16:58
  assign io_out_bits_ctrl_rm = io_out_bits_ctrl_r_1_rm;	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
  assign io_out_bits_ctrl_c = io_out_bits_ctrl_r_1_c;	// dependencies/fpuv2/src/main/scala/Tensor.scala:11:7, dependencies/fpuv2/src/main/scala/utils/HasPipelineReg.scala:26:58
endmodule

