Analysis & Synthesis report for ReactionTimer
Wed Aug 07 10:09:13 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |gameplay|current_state
  9. State Machine - |gameplay|winnerscreen:U3|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Port Connectivity Checks: "gamerounds:U2|ReactionGame:U1|MUX2to1:mux"
 16. Port Connectivity Checks: "gamerounds:U2|ReactionGame:U1|Clock_Prescaler:clockpre"
 17. Port Connectivity Checks: "StateSelect:U1"
 18. Port Connectivity Checks: "BCDCount:B1|Count4:BCD_0"
 19. Port Connectivity Checks: "BCDCount:B1"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 07 10:09:13 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ReactionTimer                               ;
; Top-level Entity Name              ; gameplay                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 248                                         ;
;     Total combinational functions  ; 240                                         ;
;     Dedicated logic registers      ; 123                                         ;
; Total registers                    ; 123                                         ;
; Total pins                         ; 88                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; gameplay           ; ReactionTimer      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path         ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------+---------+
; winnerscreen.vhd                 ; yes             ; User VHDL File  ; U:/ReactionTimer/winnerscreen.vhd    ;         ;
; StateSelect.vhd                  ; yes             ; User VHDL File  ; U:/ReactionTimer/StateSelect.vhd     ;         ;
; SegDecoder.vhd                   ; yes             ; User VHDL File  ; U:/ReactionTimer/SegDecoder.vhd      ;         ;
; ReactionGame.vhd                 ; yes             ; User VHDL File  ; U:/ReactionTimer/ReactionGame.vhd    ;         ;
; muxpackage.vhd                   ; yes             ; User VHDL File  ; U:/ReactionTimer/muxpackage.vhd      ;         ;
; MUX2to1.vhd                      ; yes             ; User VHDL File  ; U:/ReactionTimer/MUX2to1.vhd         ;         ;
; gamerounds.vhd                   ; yes             ; User VHDL File  ; U:/ReactionTimer/gamerounds.vhd      ;         ;
; gameplay.vhd                     ; yes             ; User VHDL File  ; U:/ReactionTimer/gameplay.vhd        ;         ;
; Dffpackage.vhd                   ; yes             ; User VHDL File  ; U:/ReactionTimer/Dffpackage.vhd      ;         ;
; Debouncer.vhd                    ; yes             ; User VHDL File  ; U:/ReactionTimer/Debouncer.vhd       ;         ;
; D_flipflop.vhd                   ; yes             ; User VHDL File  ; U:/ReactionTimer/D_flipflop.vhd      ;         ;
; Count4.vhd                       ; yes             ; User VHDL File  ; U:/ReactionTimer/Count4.vhd          ;         ;
; Clock_Prescaler.vhd              ; yes             ; User VHDL File  ; U:/ReactionTimer/Clock_Prescaler.vhd ;         ;
; BCDcount.vhd                     ; yes             ; User VHDL File  ; U:/ReactionTimer/BCDcount.vhd        ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 248            ;
;                                             ;                ;
; Total combinational functions               ; 240            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 75             ;
;     -- 3 input functions                    ; 64             ;
;     -- <=2 input functions                  ; 101            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 164            ;
;     -- arithmetic mode                      ; 76             ;
;                                             ;                ;
; Total registers                             ; 123            ;
;     -- Dedicated logic registers            ; 123            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 88             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 116            ;
; Total fan-out                               ; 1228           ;
; Average fan-out                             ; 2.28           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name     ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |gameplay                                             ; 240 (71)            ; 123 (3)                   ; 0           ; 0            ; 0       ; 0         ; 88   ; 0            ; |gameplay                                                                                              ; gameplay        ; work         ;
;    |BCDCount:B1|                                      ; 5 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1                                                                                  ; BCDCount        ; work         ;
;       |Count4:BCD_0|                                  ; 5 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0                                                                     ; Count4          ; work         ;
;          |D_flipflop:\gen_FF:0:D_flipflop_inst|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|D_flipflop:\gen_FF:0:D_flipflop_inst                                ; D_flipflop      ; work         ;
;          |D_flipflop:\gen_FF:1:D_flipflop_inst|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|D_flipflop:\gen_FF:1:D_flipflop_inst                                ; D_flipflop      ; work         ;
;          |D_flipflop:\gen_FF:2:D_flipflop_inst|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|D_flipflop:\gen_FF:2:D_flipflop_inst                                ; D_flipflop      ; work         ;
;          |D_flipflop:\gen_FF:3:D_flipflop_inst|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|D_flipflop:\gen_FF:3:D_flipflop_inst                                ; D_flipflop      ; work         ;
;          |MUX2to1:\gen_MUX:0:MUX2to1_inst|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|MUX2to1:\gen_MUX:0:MUX2to1_inst                                     ; MUX2to1         ; work         ;
;          |MUX2to1:\gen_MUX:1:MUX2to1_inst|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|MUX2to1:\gen_MUX:1:MUX2to1_inst                                     ; MUX2to1         ; work         ;
;          |MUX2to1:\gen_MUX:2:MUX2to1_inst|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|MUX2to1:\gen_MUX:2:MUX2to1_inst                                     ; MUX2to1         ; work         ;
;          |MUX2to1:\gen_MUX:3:MUX2to1_inst|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|BCDCount:B1|Count4:BCD_0|MUX2to1:\gen_MUX:3:MUX2to1_inst                                     ; MUX2to1         ; work         ;
;    |Debouncer:D1|                                     ; 28 (28)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|Debouncer:D1                                                                                 ; Debouncer       ; work         ;
;    |Debouncer:D2|                                     ; 28 (28)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|Debouncer:D2                                                                                 ; Debouncer       ; work         ;
;    |Debouncer:D3|                                     ; 28 (28)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|Debouncer:D3                                                                                 ; Debouncer       ; work         ;
;    |StateSelect:U1|                                   ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|StateSelect:U1                                                                               ; StateSelect     ; work         ;
;    |gamerounds:U2|                                    ; 69 (12)             ; 44 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2                                                                                ; gamerounds      ; work         ;
;       |ReactionGame:U1|                               ; 50 (11)             ; 33 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1                                                                ; ReactionGame    ; work         ;
;          |BCDCount:BCD|                               ; 8 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD                                                   ; BCDCount        ; work         ;
;             |Count4:BCD_0|                            ; 7 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0                                      ; Count4          ; work         ;
;                |D_flipflop:\gen_FF:0:D_flipflop_inst| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|D_flipflop:\gen_FF:0:D_flipflop_inst ; D_flipflop      ; work         ;
;                |D_flipflop:\gen_FF:1:D_flipflop_inst| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|D_flipflop:\gen_FF:1:D_flipflop_inst ; D_flipflop      ; work         ;
;                |D_flipflop:\gen_FF:2:D_flipflop_inst| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|D_flipflop:\gen_FF:2:D_flipflop_inst ; D_flipflop      ; work         ;
;                |D_flipflop:\gen_FF:3:D_flipflop_inst| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|D_flipflop:\gen_FF:3:D_flipflop_inst ; D_flipflop      ; work         ;
;                |MUX2to1:\gen_MUX:0:MUX2to1_inst|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|MUX2to1:\gen_MUX:0:MUX2to1_inst      ; MUX2to1         ; work         ;
;                |MUX2to1:\gen_MUX:1:MUX2to1_inst|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|MUX2to1:\gen_MUX:1:MUX2to1_inst      ; MUX2to1         ; work         ;
;                |MUX2to1:\gen_MUX:2:MUX2to1_inst|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|MUX2to1:\gen_MUX:2:MUX2to1_inst      ; MUX2to1         ; work         ;
;                |MUX2to1:\gen_MUX:3:MUX2to1_inst|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|BCDCount:BCD|Count4:BCD_0|MUX2to1:\gen_MUX:3:MUX2to1_inst      ; MUX2to1         ; work         ;
;          |Clock_Prescaler:clockpre|                   ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|Clock_Prescaler:clockpre                                       ; Clock_Prescaler ; work         ;
;          |D_flipflop:ff|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|D_flipflop:ff                                                  ; D_flipflop      ; work         ;
;          |SegDecoder:segdecoder1|                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|ReactionGame:U1|SegDecoder:segdecoder1                                         ; SegDecoder      ; work         ;
;       |SegDecoder:B1|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|gamerounds:U2|SegDecoder:B1                                                                  ; SegDecoder      ; work         ;
;    |winnerscreen:U3|                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |gameplay|winnerscreen:U3                                                                              ; winnerscreen    ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |gameplay|current_state                                                                                 ;
+-------------------------------+-----------------------------+---------------------------+-------------------------------+
; Name                          ; current_state.Winner_Screen ; current_state.Game_Rounds ; current_state.Difficulty_Pick ;
+-------------------------------+-----------------------------+---------------------------+-------------------------------+
; current_state.Difficulty_Pick ; 0                           ; 0                         ; 0                             ;
; current_state.Game_Rounds     ; 0                           ; 1                         ; 1                             ;
; current_state.Winner_Screen   ; 1                           ; 0                         ; 1                             ;
+-------------------------------+-----------------------------+---------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |gameplay|winnerscreen:U3|current_state                                                       ;
+-----------------------+-------------------+---------------------+---------------------+-----------------------+
; Name                  ; current_state.TIE ; current_state.P2win ; current_state.P1win ; current_state.Default ;
+-----------------------+-------------------+---------------------+---------------------+-----------------------+
; current_state.Default ; 0                 ; 0                   ; 0                   ; 0                     ;
; current_state.P1win   ; 0                 ; 0                   ; 1                   ; 1                     ;
; current_state.P2win   ; 0                 ; 1                   ; 0                   ; 1                     ;
; current_state.TIE     ; 1                 ; 0                   ; 0                   ; 1                     ;
+-----------------------+-------------------+---------------------+---------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; HEX7[0]$latch                                       ; Selector76                    ; yes                    ;
; HEX7[1]$latch                                       ; Selector76                    ; yes                    ;
; HEX7[3]$latch                                       ; Selector76                    ; yes                    ;
; HEX7[4]$latch                                       ; Selector76                    ; yes                    ;
; HEX7[5]$latch                                       ; Selector76                    ; yes                    ;
; HEX7[6]$latch                                       ; Selector76                    ; yes                    ;
; HEX6[0]$latch                                       ; Selector76                    ; yes                    ;
; HEX6[1]$latch                                       ; Selector76                    ; yes                    ;
; HEX6[2]$latch                                       ; Selector76                    ; yes                    ;
; HEX6[3]$latch                                       ; Selector76                    ; yes                    ;
; HEX6[4]$latch                                       ; Selector76                    ; yes                    ;
; HEX6[6]$latch                                       ; Selector76                    ; yes                    ;
; HEX5[0]$latch                                       ; Selector76                    ; yes                    ;
; HEX5[4]$latch                                       ; Selector76                    ; yes                    ;
; HEX5[5]$latch                                       ; Selector76                    ; yes                    ;
; HEX4[0]$latch                                       ; Selector76                    ; yes                    ;
; HEX4[1]$latch                                       ; Selector76                    ; yes                    ;
; HEX4[2]$latch                                       ; Selector76                    ; yes                    ;
; HEX4[3]$latch                                       ; Selector76                    ; yes                    ;
; HEX4[4]$latch                                       ; Selector76                    ; yes                    ;
; HEX4[6]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[0]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[1]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[2]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[3]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[4]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[5]$latch                                       ; Selector76                    ; yes                    ;
; HEX3[6]$latch                                       ; Selector76                    ; yes                    ;
; HEX2[1]$latch                                       ; Selector54                    ; yes                    ;
; HEX2[2]$latch                                       ; Selector54                    ; yes                    ;
; HEX2[3]$latch                                       ; Selector54                    ; yes                    ;
; HEX2[4]$latch                                       ; Selector54                    ; yes                    ;
; HEX2[5]$latch                                       ; Selector54                    ; yes                    ;
; HEX2[6]$latch                                       ; Selector54                    ; yes                    ;
; HEX1[1]$latch                                       ; Selector54                    ; yes                    ;
; HEX1[2]$latch                                       ; Selector54                    ; yes                    ;
; HEX1[4]$latch                                       ; Selector54                    ; yes                    ;
; HEX1[5]$latch                                       ; Selector54                    ; yes                    ;
; HEX0[0]$latch                                       ; Selector76                    ; yes                    ;
; HEX0[1]$latch                                       ; Selector76                    ; yes                    ;
; HEX0[2]$latch                                       ; Selector76                    ; yes                    ;
; HEX0[3]$latch                                       ; Selector76                    ; yes                    ;
; HEX0[4]$latch                                       ; Selector76                    ; yes                    ;
; HEX0[5]$latch                                       ; Selector76                    ; yes                    ;
; HEX0[6]$latch                                       ; Selector76                    ; yes                    ;
; LEDG[0]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[1]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[2]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[3]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[4]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[5]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[6]$latch                                       ; Selector54                    ; yes                    ;
; LEDG[7]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[0]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[1]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[2]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[3]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[4]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[5]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[6]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[7]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[8]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[9]$latch                                       ; Selector54                    ; yes                    ;
; LEDR[10]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[11]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[12]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[13]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[14]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[15]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[16]$latch                                      ; Selector54                    ; yes                    ;
; LEDR[17]$latch                                      ; Selector54                    ; yes                    ;
; StateSelect:U1|state_seg6[0]                        ; SW[2]                         ; yes                    ;
; StateSelect:U1|state_seg6[2]                        ; SW[2]                         ; yes                    ;
; StateSelect:U1|state_seg6[3]                        ; SW[2]                         ; yes                    ;
; StateSelect:U1|state_seg6[4]                        ; SW[2]                         ; yes                    ;
; StateSelect:U1|state_seg6[6]                        ; SW[2]                         ; yes                    ;
; hardreset                                           ; current_state.Winner_Screen   ; yes                    ;
; winner_reset                                        ; Selector54                    ; yes                    ;
; softreset                                           ; current_state.Game_Rounds     ; yes                    ;
; play                                                ; current_state.Game_Rounds     ; yes                    ;
; level                                               ; current_state.Difficulty_Pick ; yes                    ;
; StateSelect:U1|speed[0]                             ; SW[2]                         ; yes                    ;
; StateSelect:U1|speed[1]                             ; SW[2]                         ; yes                    ;
; Number of user-specified and inferred latches = 83  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+---------------------------------------------------------------------+--------------------+
; Register name                                                       ; Reason for Removal ;
+---------------------------------------------------------------------+--------------------+
; gamerounds:U2|ReactionGame:U1|Clock_Prescaler:clockpre|count[24,25] ; Lost fanout        ;
; Total Number of Removed Registers = 2                               ;                    ;
+---------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 62    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; StateSelect:U1|counter[0]              ; 3       ;
; gamerounds:U2|ReactionGame:U1|stop     ; 5       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |gameplay|Debouncer:D3|count[10]   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |gameplay|Debouncer:D2|count[0]    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |gameplay|Debouncer:D1|count[1]    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |gameplay|gamerounds:U2|p2score[1] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |gameplay|gamerounds:U2|p1score[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |gameplay|gamerounds:U2|results[1] ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |gameplay|Selector60               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gameplay|Selector77               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "gamerounds:U2|ReactionGame:U1|MUX2to1:mux" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; w1   ; Input ; Info     ; Stuck at VCC                                ;
; s    ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gamerounds:U2|ReactionGame:U1|Clock_Prescaler:clockpre"                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; clkout[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkout[19..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset          ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "StateSelect:U1" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at VCC    ;
+-------+-------+----------+-----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "BCDCount:B1|Count4:BCD_0" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; d    ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "BCDCount:B1" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; clear ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 88                          ;
; cycloneiii_ff         ; 123                         ;
;     CLR               ; 15                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 3                           ;
;     ENA SCLR          ; 57                          ;
;     plain             ; 46                          ;
; cycloneiii_lcell_comb ; 241                         ;
;     arith             ; 76                          ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 165                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 75                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 07 10:09:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file winnerscreen.vhd
    Info (12022): Found design unit 1: winnerscreen-logic File: U:/ReactionTimer/winnerscreen.vhd Line: 23
    Info (12023): Found entity 1: winnerscreen File: U:/ReactionTimer/winnerscreen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_reactiongame.vhd
    Info (12022): Found design unit 1: TB_ReactionGame-Behaviour File: U:/ReactionTimer/TB_ReactionGame.vhd Line: 9
    Info (12023): Found entity 1: TB_ReactionGame File: U:/ReactionTimer/TB_ReactionGame.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file stateselect.vhd
    Info (12022): Found design unit 1: StateSelect-logic File: U:/ReactionTimer/StateSelect.vhd Line: 15
    Info (12023): Found entity 1: StateSelect File: U:/ReactionTimer/StateSelect.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file segdecoder.vhd
    Info (12022): Found design unit 1: SegDecoder-Logic File: U:/ReactionTimer/SegDecoder.vhd Line: 13
    Info (12023): Found entity 1: SegDecoder File: U:/ReactionTimer/SegDecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reactiongame.vhd
    Info (12022): Found design unit 1: ReactionGame-logic File: U:/ReactionTimer/ReactionGame.vhd Line: 21
    Info (12023): Found entity 1: ReactionGame File: U:/ReactionTimer/ReactionGame.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file muxpackage.vhd
    Info (12022): Found design unit 1: mux2to1_package File: U:/ReactionTimer/muxpackage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: MUX2to1-logic File: U:/ReactionTimer/MUX2to1.vhd Line: 14
    Info (12023): Found entity 1: MUX2to1 File: U:/ReactionTimer/MUX2to1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file gamerounds.vhd
    Info (12022): Found design unit 1: gamerounds-logic File: U:/ReactionTimer/gamerounds.vhd Line: 22
    Info (12023): Found entity 1: gamerounds File: U:/ReactionTimer/gamerounds.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gameplay.vhd
    Info (12022): Found design unit 1: gameplay-Behavioral File: U:/ReactionTimer/gameplay.vhd Line: 22
    Info (12023): Found entity 1: gameplay File: U:/ReactionTimer/gameplay.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file dffpackage.vhd
    Info (12022): Found design unit 1: Dflipflop_package File: U:/ReactionTimer/Dffpackage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file debouncer_test.vhd
    Info (12022): Found design unit 1: debouncer_test-logic File: U:/ReactionTimer/debouncer_test.vhd Line: 15
    Info (12023): Found entity 1: debouncer_test File: U:/ReactionTimer/debouncer_test.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: Debouncer-logic File: U:/ReactionTimer/Debouncer.vhd Line: 15
    Info (12023): Found entity 1: Debouncer File: U:/ReactionTimer/Debouncer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info (12022): Found design unit 1: D_flipflop-logic File: U:/ReactionTimer/D_flipflop.vhd Line: 13
    Info (12023): Found entity 1: D_flipflop File: U:/ReactionTimer/D_flipflop.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file count4.vhd
    Info (12022): Found design unit 1: Count4-logic File: U:/ReactionTimer/Count4.vhd Line: 17
    Info (12023): Found entity 1: Count4 File: U:/ReactionTimer/Count4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file clock_prescaler.vhd
    Info (12022): Found design unit 1: Clock_Prescaler-logic File: U:/ReactionTimer/Clock_Prescaler.vhd Line: 13
    Info (12023): Found entity 1: Clock_Prescaler File: U:/ReactionTimer/Clock_Prescaler.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcdcount.vhd
    Info (12022): Found design unit 1: BCDCount-logic File: U:/ReactionTimer/BCDcount.vhd Line: 16
    Info (12023): Found entity 1: BCDCount File: U:/ReactionTimer/BCDcount.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcdconverter.vhd
    Info (12022): Found design unit 1: bcdconverter-Logic File: U:/ReactionTimer/bcdconverter.vhd Line: 14
    Info (12023): Found entity 1: bcdconverter File: U:/ReactionTimer/bcdconverter.vhd Line: 6
Info (12127): Elaborating entity "gameplay" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at gameplay.vhd(233): signal "game_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 233
Warning (10492): VHDL Process Statement warning at gameplay.vhd(245): signal "k_trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 245
Warning (10492): VHDL Process Statement warning at gameplay.vhd(247): signal "state_seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 247
Warning (10492): VHDL Process Statement warning at gameplay.vhd(248): signal "state_seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 248
Warning (10492): VHDL Process Statement warning at gameplay.vhd(249): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 249
Warning (10492): VHDL Process Statement warning at gameplay.vhd(250): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 250
Warning (10492): VHDL Process Statement warning at gameplay.vhd(251): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gameplay.vhd(252): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 252
Warning (10492): VHDL Process Statement warning at gameplay.vhd(253): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 253
Warning (10492): VHDL Process Statement warning at gameplay.vhd(254): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 254
Warning (10492): VHDL Process Statement warning at gameplay.vhd(255): signal "default_hex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 255
Warning (10492): VHDL Process Statement warning at gameplay.vhd(256): signal "DEFAULT_LEDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 256
Warning (10492): VHDL Process Statement warning at gameplay.vhd(257): signal "DEFAULT_LEDG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 257
Warning (10492): VHDL Process Statement warning at gameplay.vhd(263): signal "game_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 263
Warning (10492): VHDL Process Statement warning at gameplay.vhd(271): signal "k_trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 271
Warning (10492): VHDL Process Statement warning at gameplay.vhd(272): signal "k_softreset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 272
Warning (10492): VHDL Process Statement warning at gameplay.vhd(274): signal "gamedisplay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 274
Warning (10492): VHDL Process Statement warning at gameplay.vhd(275): signal "game_seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 275
Warning (10492): VHDL Process Statement warning at gameplay.vhd(276): signal "game_seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 276
Warning (10492): VHDL Process Statement warning at gameplay.vhd(277): signal "game_seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 277
Warning (10492): VHDL Process Statement warning at gameplay.vhd(278): signal "game_seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gameplay.vhd(279): signal "game_seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 279
Warning (10492): VHDL Process Statement warning at gameplay.vhd(281): signal "gameoff" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 281
Warning (10492): VHDL Process Statement warning at gameplay.vhd(289): signal "game_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 289
Warning (10492): VHDL Process Statement warning at gameplay.vhd(294): signal "winners_seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 294
Warning (10492): VHDL Process Statement warning at gameplay.vhd(295): signal "winners_seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gameplay.vhd(296): signal "winners_seg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 296
Warning (10492): VHDL Process Statement warning at gameplay.vhd(297): signal "winners_seg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 297
Warning (10492): VHDL Process Statement warning at gameplay.vhd(298): signal "winners_seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 298
Warning (10492): VHDL Process Statement warning at gameplay.vhd(299): signal "winners_seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 299
Warning (10492): VHDL Process Statement warning at gameplay.vhd(300): signal "winners_seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 300
Warning (10492): VHDL Process Statement warning at gameplay.vhd(301): signal "winners_seg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 301
Warning (10492): VHDL Process Statement warning at gameplay.vhd(302): signal "winners_redL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 302
Warning (10492): VHDL Process Statement warning at gameplay.vhd(303): signal "winners_greenL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/gameplay.vhd Line: 303
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "level", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "reset", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX7", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX6", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX3", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "LEDR", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "LEDG", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "winner_reset", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "hardreset", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "play", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (10631): VHDL Process Statement warning at gameplay.vhd(241): inferring latch(es) for signal or variable "softreset", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "softreset" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "play" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "hardreset" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "winner_reset" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDG[7]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[7]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[8]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[9]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[10]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[11]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[12]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[13]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[14]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[15]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[16]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "LEDR[17]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX0[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX1[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX2[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX3[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX4[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX5[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX6[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[0]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[1]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[2]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[3]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[4]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[5]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "HEX7[6]" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "reset" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (10041): Inferred latch for "level" at gameplay.vhd(241) File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (12128): Elaborating entity "BCDCount" for hierarchy "BCDCount:B1" File: U:/ReactionTimer/gameplay.vhd Line: 171
Info (12128): Elaborating entity "Count4" for hierarchy "BCDCount:B1|Count4:BCD_0" File: U:/ReactionTimer/BCDcount.vhd Line: 37
Info (12128): Elaborating entity "MUX2to1" for hierarchy "BCDCount:B1|Count4:BCD_0|MUX2to1:\gen_MUX:0:MUX2to1_inst" File: U:/ReactionTimer/Count4.vhd Line: 41
Info (12128): Elaborating entity "D_flipflop" for hierarchy "BCDCount:B1|Count4:BCD_0|D_flipflop:\gen_FF:0:D_flipflop_inst" File: U:/ReactionTimer/Count4.vhd Line: 46
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:D1" File: U:/ReactionTimer/gameplay.vhd Line: 177
Info (12128): Elaborating entity "StateSelect" for hierarchy "StateSelect:U1" File: U:/ReactionTimer/gameplay.vhd Line: 182
Warning (10492): VHDL Process Statement warning at StateSelect.vhd(23): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: U:/ReactionTimer/StateSelect.vhd Line: 23
Warning (10631): VHDL Process Statement warning at StateSelect.vhd(50): inferring latch(es) for signal or variable "speed", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/StateSelect.vhd Line: 50
Warning (10631): VHDL Process Statement warning at StateSelect.vhd(50): inferring latch(es) for signal or variable "state_seg7", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/StateSelect.vhd Line: 50
Warning (10631): VHDL Process Statement warning at StateSelect.vhd(50): inferring latch(es) for signal or variable "state_seg6", which holds its previous value in one or more paths through the process File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[0]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[1]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[2]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[3]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[4]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[5]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg6[6]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[0]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[1]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[2]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[3]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[4]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[5]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "state_seg7[6]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "speed[0]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (10041): Inferred latch for "speed[1]" at StateSelect.vhd(50) File: U:/ReactionTimer/StateSelect.vhd Line: 50
Info (12128): Elaborating entity "gamerounds" for hierarchy "gamerounds:U2" File: U:/ReactionTimer/gameplay.vhd Line: 192
Info (12128): Elaborating entity "ReactionGame" for hierarchy "gamerounds:U2|ReactionGame:U1" File: U:/ReactionTimer/gamerounds.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at ReactionGame.vhd(61): used explicit default value for signal "clk_reset" because signal was never assigned a value File: U:/ReactionTimer/ReactionGame.vhd Line: 61
Info (12128): Elaborating entity "Clock_Prescaler" for hierarchy "gamerounds:U2|ReactionGame:U1|Clock_Prescaler:clockpre" File: U:/ReactionTimer/ReactionGame.vhd Line: 115
Info (12128): Elaborating entity "SegDecoder" for hierarchy "gamerounds:U2|ReactionGame:U1|SegDecoder:segdecoder1" File: U:/ReactionTimer/ReactionGame.vhd Line: 139
Info (12128): Elaborating entity "winnerscreen" for hierarchy "winnerscreen:U3" File: U:/ReactionTimer/gameplay.vhd Line: 211
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer gamerounds:U2|ReactionGame:U1|Mux0 File: U:/ReactionTimer/ReactionGame.vhd Line: 120
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "HEX7[1]$latch" merged with LATCH primitive "HEX7[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX7[6]$latch" merged with LATCH primitive "HEX7[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX6[1]$latch" merged with LATCH primitive "HEX7[4]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX7[5]$latch" merged with LATCH primitive "HEX7[4]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX5[4]$latch" merged with LATCH primitive "HEX5[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX5[5]$latch" merged with LATCH primitive "HEX5[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX4[1]$latch" merged with LATCH primitive "HEX5[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX4[3]$latch" merged with LATCH primitive "HEX4[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX4[6]$latch" merged with LATCH primitive "HEX4[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX1[2]$latch" merged with LATCH primitive "HEX2[1]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX2[2]$latch" merged with LATCH primitive "HEX2[1]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX1[1]$latch" merged with LATCH primitive "HEX2[1]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX2[4]$latch" merged with LATCH primitive "HEX2[3]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX2[5]$latch" merged with LATCH primitive "HEX2[3]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX1[4]$latch" merged with LATCH primitive "HEX2[6]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX1[5]$latch" merged with LATCH primitive "HEX2[6]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[8]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[7]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[17]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[16]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[6]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[15]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[14]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[13]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[12]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[11]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[10]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[9]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[1]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[2]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[3]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[4]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[5]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[6]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDG[7]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[0]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[1]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[2]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[3]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[4]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "LEDR[5]$latch" merged with LATCH primitive "LEDG[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "StateSelect:U1|state_seg6[6]" merged with LATCH primitive "StateSelect:U1|state_seg6[0]" File: U:/ReactionTimer/StateSelect.vhd Line: 50
    Info (13026): Duplicate LATCH primitive "StateSelect:U1|state_seg6[3]" merged with LATCH primitive "StateSelect:U1|state_seg6[0]" File: U:/ReactionTimer/StateSelect.vhd Line: 50
    Info (13026): Duplicate LATCH primitive "StateSelect:U1|speed[0]" merged with LATCH primitive "StateSelect:U1|state_seg6[4]" File: U:/ReactionTimer/StateSelect.vhd Line: 50
Warning (13012): Latch HEX7[0]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX7[4]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX6[0]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX6[2]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX6[3]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX6[4]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX6[6]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX3[1]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX3[2]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX3[3]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX3[4]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX3[5]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX2[1]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX2[3]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX2[6]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[0]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[1]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[2]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[3]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[4]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[5]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch HEX0[6]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch LEDG[0]$latch has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Warning (13012): Latch winner_reset has unsafe behavior File: U:/ReactionTimer/gameplay.vhd Line: 141
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_state.Winner_Screen File: U:/ReactionTimer/gameplay.vhd Line: 113
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "HEX6[3]$latch" merged with LATCH primitive "HEX6[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
    Info (13026): Duplicate LATCH primitive "HEX6[6]$latch" merged with LATCH primitive "HEX6[0]$latch" File: U:/ReactionTimer/gameplay.vhd Line: 241
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: U:/ReactionTimer/gameplay.vhd Line: 241
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: U:/ReactionTimer/gameplay.vhd Line: 11
Info (21057): Implemented 336 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 248 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4826 megabytes
    Info: Processing ended: Wed Aug 07 10:09:13 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:18


