
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -229.90

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3520.15    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.52    1.25    1.69 ^ gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.69   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.09    2.09   library removal time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.14    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.05    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.64    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3520.15    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.52    1.25    1.69 ^ gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.69   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    1.25    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.08 ^ _16818_/A (BUF_X1)
     3   10.40    0.03    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.03    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   30.22    0.02    0.04    0.17 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16847_/A (BUF_X4)
    10   42.90    0.02    0.04    0.21 ^ _16847_/Z (BUF_X4)
                                         _11025_ (net)
                  0.03    0.01    0.22 ^ _17056_/A (BUF_X1)
    10   39.49    0.09    0.11    0.33 ^ _17056_/Z (BUF_X1)
                                         _11227_ (net)
                  0.09    0.00    0.33 ^ _17098_/A (BUF_X1)
    10   37.47    0.08    0.11    0.44 ^ _17098_/Z (BUF_X1)
                                         _11269_ (net)
                  0.08    0.01    0.45 ^ _18198_/S (MUX2_X1)
     1    1.86    0.01    0.06    0.52 v _18198_/Z (MUX2_X1)
                                         _12319_ (net)
                  0.01    0.00    0.52 v _18200_/B1 (AOI222_X1)
     2    9.08    0.10    0.13    0.65 ^ _18200_/ZN (AOI222_X1)
                                         _12321_ (net)
                  0.10    0.00    0.65 ^ _20561_/B2 (AOI21_X1)
     1    1.64    0.02    0.02    0.68 v _20561_/ZN (AOI21_X1)
                                         _03888_ (net)
                  0.02    0.00    0.68 v _20562_/A (AOI21_X1)
     4   20.65    0.11    0.14    0.81 ^ _20562_/ZN (AOI21_X1)
                                         _03889_ (net)
                  0.11    0.01    0.82 ^ _20563_/A (MUX2_X1)
     3    9.55    0.03    0.07    0.89 ^ _20563_/Z (MUX2_X1)
                                         _03890_ (net)
                  0.03    0.00    0.89 ^ _20564_/A (CLKBUF_X1)
    10   25.46    0.06    0.09    0.99 ^ _20564_/Z (CLKBUF_X1)
                                         _03891_ (net)
                  0.06    0.00    0.99 ^ _20984_/A2 (NAND2_X1)
     1    3.73    0.02    0.03    1.01 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    1.01 v _30114_/A (FA_X1)
     1    3.65    0.02    0.12    1.13 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.13 ^ _30115_/B (FA_X1)
     1    1.64    0.01    0.09    1.22 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.22 v _21473_/A (INV_X1)
     1    4.12    0.01    0.02    1.25 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.25 ^ _30512_/A (HA_X1)
     1    2.15    0.02    0.05    1.30 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.02    0.00    1.30 ^ _21744_/A (INV_X1)
     1    3.83    0.01    0.01    1.31 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.31 v _30116_/B (FA_X1)
     1    1.81    0.01    0.12    1.43 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.43 ^ _21672_/A (INV_X1)
     1    2.89    0.01    0.01    1.44 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.44 v _30117_/CI (FA_X1)
     1    2.05    0.01    0.11    1.55 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.55 ^ _21156_/A (INV_X1)
     1    3.81    0.01    0.01    1.56 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.56 v _30118_/A (FA_X1)
     1    2.20    0.02    0.10    1.66 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.02    0.00    1.66 v _21474_/A (INV_X1)
     1    3.26    0.01    0.02    1.68 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.68 ^ _30513_/A (HA_X1)
     2    4.62    0.03    0.06    1.74 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.03    0.00    1.74 ^ _23369_/A (OAI21_X1)
     2    3.24    0.02    0.03    1.77 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.77 v _23396_/A2 (AOI22_X1)
     2    4.13    0.04    0.05    1.82 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.82 ^ _23474_/B2 (AOI21_X1)
     2    3.89    0.01    0.03    1.85 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.85 v _23570_/B2 (AOI21_X1)
     3    6.88    0.04    0.06    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    4.30    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.55    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    9.24    0.06    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.06 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    5.08    0.04    0.05    2.13 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.04    0.00    2.13 ^ _23721_/A2 (NOR2_X1)
     1    1.61    0.03    0.01    2.15 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.15 v _23722_/A3 (NOR3_X1)
     2   10.45    0.09    0.12    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.09    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.77    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   17.46    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.42 ^ _23726_/A (BUF_X1)
    10   25.37    0.06    0.09    2.51 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.51 ^ _24335_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.53 v _24335_/ZN (OAI21_X1)
                                         _01442_ (net)
                  0.02    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3520.15    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.52    1.25    1.69 ^ gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.69   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[792]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.31    1.89   library recovery time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    1.25    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.08 ^ _16818_/A (BUF_X1)
     3   10.40    0.03    0.04    0.13 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.03    0.00    0.13 ^ _16819_/A (BUF_X4)
    10   30.22    0.02    0.04    0.17 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.17 ^ _16847_/A (BUF_X4)
    10   42.90    0.02    0.04    0.21 ^ _16847_/Z (BUF_X4)
                                         _11025_ (net)
                  0.03    0.01    0.22 ^ _17056_/A (BUF_X1)
    10   39.49    0.09    0.11    0.33 ^ _17056_/Z (BUF_X1)
                                         _11227_ (net)
                  0.09    0.00    0.33 ^ _17098_/A (BUF_X1)
    10   37.47    0.08    0.11    0.44 ^ _17098_/Z (BUF_X1)
                                         _11269_ (net)
                  0.08    0.01    0.45 ^ _18198_/S (MUX2_X1)
     1    1.86    0.01    0.06    0.52 v _18198_/Z (MUX2_X1)
                                         _12319_ (net)
                  0.01    0.00    0.52 v _18200_/B1 (AOI222_X1)
     2    9.08    0.10    0.13    0.65 ^ _18200_/ZN (AOI222_X1)
                                         _12321_ (net)
                  0.10    0.00    0.65 ^ _20561_/B2 (AOI21_X1)
     1    1.64    0.02    0.02    0.68 v _20561_/ZN (AOI21_X1)
                                         _03888_ (net)
                  0.02    0.00    0.68 v _20562_/A (AOI21_X1)
     4   20.65    0.11    0.14    0.81 ^ _20562_/ZN (AOI21_X1)
                                         _03889_ (net)
                  0.11    0.01    0.82 ^ _20563_/A (MUX2_X1)
     3    9.55    0.03    0.07    0.89 ^ _20563_/Z (MUX2_X1)
                                         _03890_ (net)
                  0.03    0.00    0.89 ^ _20564_/A (CLKBUF_X1)
    10   25.46    0.06    0.09    0.99 ^ _20564_/Z (CLKBUF_X1)
                                         _03891_ (net)
                  0.06    0.00    0.99 ^ _20984_/A2 (NAND2_X1)
     1    3.73    0.02    0.03    1.01 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    1.01 v _30114_/A (FA_X1)
     1    3.65    0.02    0.12    1.13 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.13 ^ _30115_/B (FA_X1)
     1    1.64    0.01    0.09    1.22 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.22 v _21473_/A (INV_X1)
     1    4.12    0.01    0.02    1.25 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.25 ^ _30512_/A (HA_X1)
     1    2.15    0.02    0.05    1.30 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.02    0.00    1.30 ^ _21744_/A (INV_X1)
     1    3.83    0.01    0.01    1.31 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.31 v _30116_/B (FA_X1)
     1    1.81    0.01    0.12    1.43 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.43 ^ _21672_/A (INV_X1)
     1    2.89    0.01    0.01    1.44 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.44 v _30117_/CI (FA_X1)
     1    2.05    0.01    0.11    1.55 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.55 ^ _21156_/A (INV_X1)
     1    3.81    0.01    0.01    1.56 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.56 v _30118_/A (FA_X1)
     1    2.20    0.02    0.10    1.66 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.02    0.00    1.66 v _21474_/A (INV_X1)
     1    3.26    0.01    0.02    1.68 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.68 ^ _30513_/A (HA_X1)
     2    4.62    0.03    0.06    1.74 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.03    0.00    1.74 ^ _23369_/A (OAI21_X1)
     2    3.24    0.02    0.03    1.77 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.77 v _23396_/A2 (AOI22_X1)
     2    4.13    0.04    0.05    1.82 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.82 ^ _23474_/B2 (AOI21_X1)
     2    3.89    0.01    0.03    1.85 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.85 v _23570_/B2 (AOI21_X1)
     3    6.88    0.04    0.06    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    4.30    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.55    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    9.24    0.06    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.06 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.08 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.08 v _23720_/B (XOR2_X1)
     1    5.08    0.04    0.05    2.13 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.04    0.00    2.13 ^ _23721_/A2 (NOR2_X1)
     1    1.61    0.03    0.01    2.15 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.15 v _23722_/A3 (NOR3_X1)
     2   10.45    0.09    0.12    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.09    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.77    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   17.46    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.42 ^ _23726_/A (BUF_X1)
    10   25.37    0.06    0.09    2.51 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.51 ^ _24335_/B2 (OAI21_X1)
     1    1.38    0.02    0.02    2.53 v _24335_/ZN (OAI21_X1)
                                         _01442_ (net)
                  0.02    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_20328_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_24776_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22344_/ZN                             23.23   40.09  -16.86 (VIOLATED)
_20328_/ZN                             16.02   31.07  -15.05 (VIOLATED)
_17048_/Z                              25.33   40.05  -14.72 (VIOLATED)
_20440_/ZN                             10.47   24.99  -14.52 (VIOLATED)
_24776_/ZN                             16.02   30.47  -14.45 (VIOLATED)
_19183_/ZN                             26.70   40.72  -14.02 (VIOLATED)
_22089_/ZN                             23.23   35.90  -12.67 (VIOLATED)
_27512_/ZN                             23.23   35.61  -12.38 (VIOLATED)
_18977_/ZN                             26.02   38.20  -12.18 (VIOLATED)
_19370_/ZN                             26.02   38.04  -12.03 (VIOLATED)
_22176_/ZN                             23.23   34.68  -11.45 (VIOLATED)
_20319_/Z                              25.33   36.68  -11.35 (VIOLATED)
_18417_/ZN                             26.02   37.04  -11.02 (VIOLATED)
_27522_/ZN                             23.23   34.09  -10.85 (VIOLATED)
_22217_/ZN                             23.23   33.47  -10.24 (VIOLATED)
_18429_/ZN                             26.02   36.22  -10.21 (VIOLATED)
_18225_/ZN                             26.02   35.32   -9.30 (VIOLATED)
_22284_/ZN                             23.23   32.36   -9.12 (VIOLATED)
_20318_/Z                              25.33   34.44   -9.11 (VIOLATED)
_22911_/ZN                             10.47   19.57   -9.09 (VIOLATED)
_27504_/ZN                             23.23   32.23   -9.00 (VIOLATED)
_22073_/ZN                             23.23   32.12   -8.89 (VIOLATED)
_18615_/ZN                             28.99   37.36   -8.37 (VIOLATED)
_20147_/ZN                             10.47   18.78   -8.30 (VIOLATED)
_18055_/ZN                             28.99   37.04   -8.05 (VIOLATED)
_19731_/ZN                             26.02   33.33   -7.31 (VIOLATED)
_18603_/ZN                             26.02   33.11   -7.09 (VIOLATED)
_18028_/ZN                             26.02   33.09   -7.07 (VIOLATED)
_25831_/ZN                             10.47   17.19   -6.72 (VIOLATED)
_19553_/ZN                             26.02   32.64   -6.63 (VIOLATED)
_22052_/ZN                             23.23   29.17   -5.94 (VIOLATED)
_18215_/ZN                             26.02   31.50   -5.48 (VIOLATED)
_22868_/ZN                             10.47   15.86   -5.39 (VIOLATED)
_17534_/ZN                             13.81   18.99   -5.18 (VIOLATED)
_22133_/ZN                             23.23   28.35   -5.12 (VIOLATED)
_20890_/ZN                             16.02   21.12   -5.10 (VIOLATED)
_18358_/ZN                             25.33   30.20   -4.87 (VIOLATED)
_20148_/ZN                             10.47   15.12   -4.65 (VIOLATED)
_19384_/ZN                             26.70   31.11   -4.41 (VIOLATED)
_22301_/ZN                             10.47   14.65   -4.18 (VIOLATED)
_17829_/ZN                             26.05   30.01   -3.95 (VIOLATED)
_23322_/ZN                             10.47   14.08   -3.61 (VIOLATED)
_17917_/ZN                             25.33   28.92   -3.59 (VIOLATED)
_22363_/ZN                             26.05   29.55   -3.50 (VIOLATED)
_18471_/ZN                             25.33   28.45   -3.12 (VIOLATED)
_17872_/ZN                             25.33   28.42   -3.09 (VIOLATED)
_20352_/ZN                             16.02   19.09   -3.06 (VIOLATED)
_19924_/ZN                             25.33   27.94   -2.61 (VIOLATED)
_23367_/ZN                             16.02   18.55   -2.53 (VIOLATED)
_21844_/ZN                             10.47   12.60   -2.12 (VIOLATED)
_22831_/ZN                             10.47   12.38   -1.91 (VIOLATED)
_17229_/ZN                             16.02   17.39   -1.37 (VIOLATED)
_24996_/ZN                             26.70   28.03   -1.33 (VIOLATED)
_17619_/ZN                             16.02   17.31   -1.29 (VIOLATED)
_18991_/ZN                             31.74   32.62   -0.88 (VIOLATED)
_28321_/ZN                             16.02   16.88   -0.86 (VIOLATED)
_21836_/ZN                             10.47   11.15   -0.68 (VIOLATED)
_22360_/ZN                             10.47   11.09   -0.62 (VIOLATED)
_17600_/ZN                             16.02   16.57   -0.55 (VIOLATED)
_20612_/ZN                             25.33   25.86   -0.53 (VIOLATED)
_27740_/ZN                             10.47   10.82   -0.35 (VIOLATED)
_19863_/ZN                             25.33   25.52   -0.19 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05460213124752045

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2750

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.862510681152344

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7258

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 62

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1233

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1195

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
   0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _16818_/Z (BUF_X1)
   0.04    0.17 ^ _16819_/Z (BUF_X4)
   0.04    0.21 ^ _16847_/Z (BUF_X4)
   0.12    0.33 ^ _17056_/Z (BUF_X1)
   0.11    0.44 ^ _17098_/Z (BUF_X1)
   0.08    0.52 v _18198_/Z (MUX2_X1)
   0.13    0.65 ^ _18200_/ZN (AOI222_X1)
   0.02    0.68 v _20561_/ZN (AOI21_X1)
   0.14    0.81 ^ _20562_/ZN (AOI21_X1)
   0.08    0.89 ^ _20563_/Z (MUX2_X1)
   0.09    0.99 ^ _20564_/Z (CLKBUF_X1)
   0.03    1.01 v _20984_/ZN (NAND2_X1)
   0.12    1.13 ^ _30114_/S (FA_X1)
   0.09    1.22 v _30115_/S (FA_X1)
   0.02    1.25 ^ _21473_/ZN (INV_X1)
   0.05    1.30 ^ _30512_/S (HA_X1)
   0.01    1.31 v _21744_/ZN (INV_X1)
   0.12    1.43 ^ _30116_/S (FA_X1)
   0.01    1.44 v _21672_/ZN (INV_X1)
   0.11    1.55 ^ _30117_/S (FA_X1)
   0.01    1.56 v _21156_/ZN (INV_X1)
   0.10    1.66 v _30118_/S (FA_X1)
   0.02    1.68 ^ _21474_/ZN (INV_X1)
   0.06    1.74 ^ _30513_/S (HA_X1)
   0.03    1.77 v _23369_/ZN (OAI21_X1)
   0.05    1.82 ^ _23396_/ZN (AOI22_X1)
   0.03    1.85 v _23474_/ZN (AOI21_X1)
   0.06    1.90 ^ _23570_/ZN (AOI21_X1)
   0.07    1.98 ^ _23655_/ZN (AND4_X1)
   0.01    1.99 v _23717_/ZN (NOR2_X1)
   0.07    2.06 ^ _23718_/ZN (AOI21_X1)
   0.02    2.08 v _23719_/ZN (AOI21_X1)
   0.05    2.13 ^ _23720_/Z (XOR2_X1)
   0.01    2.15 v _23721_/ZN (NOR2_X1)
   0.12    2.27 ^ _23722_/ZN (NOR3_X1)
   0.03    2.30 v _23724_/ZN (OAI22_X1)
   0.11    2.41 ^ _23725_/ZN (AOI21_X1)
   0.09    2.51 ^ _23726_/Z (BUF_X1)
   0.03    2.53 v _24335_/ZN (OAI21_X1)
   0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_/D (DFFR_X1)
           2.53   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[246]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.53   data arrival time
---------------------------------------------------------
          -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5335

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3778

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.912177

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.50e-03   1.56e-04   1.29e-02  16.2%
Combinational          2.99e-02   3.60e-02   4.29e-04   6.63e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.79e-02   5.85e-04   7.97e-02 100.0%
                          51.7%      47.6%       0.7%
