<stg><name>synth_top_classifyRbf</name>


<trans_list>

<trans id="580" from="1" to="2">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="2" to="3">
<condition id="294">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="2" to="2">
<condition id="295">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="3" to="4">
<condition id="167">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="4" to="5">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="5" to="6">
<condition id="172">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="5" to="23">
<condition id="173">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="6" to="7">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="7" to="8">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="8" to="9">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="9" to="10">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="10" to="11">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="11" to="12">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="12" to="13">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="13" to="14">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="14" to="15">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="15" to="16">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="16" to="17">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="17" to="18">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="18" to="19">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="19" to="20">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="20" to="21">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="21" to="22">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="22" to="5">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="23" to="41">
<condition id="195">
<or_exp><and_exp><literal name="or_cond_i7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="23" to="24">
<condition id="197">
<or_exp><and_exp><literal name="or_cond_i7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="24" to="25">
<condition id="198">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="24" to="41">
<condition id="200">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="25" to="26">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="26" to="27">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="27" to="28">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="28" to="29">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="29" to="30">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="30" to="31">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="31" to="32">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="32" to="33">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="33" to="34">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="34" to="35">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="35" to="36">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="36" to="37">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="37" to="38">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="38" to="39">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="39" to="40">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="40" to="24">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="41" to="42">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="42" to="43">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="43" to="44">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="44" to="45">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="45" to="46">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="46" to="47">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="47" to="48">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="48" to="49">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="49" to="50">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="50" to="51">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="51" to="52">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="52" to="53">
<condition id="230">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="52" to="70">
<condition id="231">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="53" to="54">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="54" to="55">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="55" to="56">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="56" to="57">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="57" to="58">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="58" to="59">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="59" to="60">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="60" to="61">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="61" to="62">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="62" to="63">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="63" to="64">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="64" to="65">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="65" to="66">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="66" to="67">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="67" to="68">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="68" to="69">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="69" to="52">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="70" to="71">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="71" to="72">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="72" to="73">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="73" to="74">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="74" to="75">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="75" to="76">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="76" to="77">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="77" to="78">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="78" to="79">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="79" to="80">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="80" to="81">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="81" to="82">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="82" to="83">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="83" to="84">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="84" to="85">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="85" to="86">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="86" to="87">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="87" to="88">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="88" to="89">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="89" to="90">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="90" to="91">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="91" to="92">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="92" to="93">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="93" to="94">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="94" to="95">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="95" to="96">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="96" to="97">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="97" to="98">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="98" to="99">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="99" to="100">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="100" to="101">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="101" to="102">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="102" to="103">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="103" to="104">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="104" to="105">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="105" to="106">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="106" to="107">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="107" to="108">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="108" to="109">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="109" to="110">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="110" to="3">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([50 x double]* %output_r, [1 x i8]* @str48, [7 x i8]* @str47, [1 x i8]* @str48, i32 -1, [1 x i8]* @str48, [1 x i8]* @str48, [1 x i8]* @str48)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %nonZeroFeature, [1 x i8]* @str44, [7 x i8]* @str43, [1 x i8]* @str44, i32 -1, [1 x i8]* @str44, [1 x i8]* @str44, [1 x i8]* @str44)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecMemCore([17 x i32]* %svNonZeroFeature, [1 x i8]* @str42, [7 x i8]* @str41, [1 x i8]* @str42, i32 -1, [1 x i8]* @str42, [1 x i8]* @str42, [1 x i8]* @str42)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecMemCore([17 x double]* %lambda, [1 x i8]* @str40, [7 x i8]* @str39, [1 x i8]* @str40, i32 -1, [1 x i8]* @str40, [1 x i8]* @str40, [1 x i8]* @str40)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:4  %empty_49 = call i32 (...)* @_ssdm_op_SpecMemCore([204 x double]* %sv_3_value, [1 x i8]* @str38, [7 x i8]* @str37, [1 x i8]* @str38, i32 -1, [1 x i8]* @str38, [1 x i8]* @str38, [1 x i8]* @str38)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  %empty_50 = call i32 (...)* @_ssdm_op_SpecMemCore([204 x double]* %sv_2_value, [1 x i8]* @str36, [7 x i8]* @str35, [1 x i8]* @str36, i32 -1, [1 x i8]* @str36, [1 x i8]* @str36, [1 x i8]* @str36)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  %empty_51 = call i32 (...)* @_ssdm_op_SpecMemCore([221 x double]* %sv_1_value, [1 x i8]* @str34, [7 x i8]* @str33, [1 x i8]* @str34, i32 -1, [1 x i8]* @str34, [1 x i8]* @str34, [1 x i8]* @str34)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:7  %empty_52 = call i32 (...)* @_ssdm_op_SpecMemCore([221 x double]* %sv_0_value, [1 x i8]* @str32, [7 x i8]* @str31, [1 x i8]* @str32, i32 -1, [1 x i8]* @str32, [1 x i8]* @str32, [1 x i8]* @str32)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:8  %empty_53 = call i32 (...)* @_ssdm_op_SpecMemCore([204 x i32]* %sv_3_id, [1 x i8]* @str30, [7 x i8]* @str29, [1 x i8]* @str30, i32 -1, [1 x i8]* @str30, [1 x i8]* @str30, [1 x i8]* @str30)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  %empty_54 = call i32 (...)* @_ssdm_op_SpecMemCore([204 x i32]* %sv_2_id, [1 x i8]* @str28, [7 x i8]* @str27, [1 x i8]* @str28, i32 -1, [1 x i8]* @str28, [1 x i8]* @str28, [1 x i8]* @str28)

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:10  %empty_55 = call i32 (...)* @_ssdm_op_SpecMemCore([221 x i32]* %sv_1_id, [1 x i8]* @str26, [7 x i8]* @str25, [1 x i8]* @str26, i32 -1, [1 x i8]* @str26, [1 x i8]* @str26, [1 x i8]* @str26)

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:11  %empty_56 = call i32 (...)* @_ssdm_op_SpecMemCore([221 x i32]* %sv_0_id, [1 x i8]* @str24, [7 x i8]* @str23, [1 x i8]* @str24, i32 -1, [1 x i8]* @str24, [1 x i8]* @str24, [1 x i8]* @str24)

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:12  %empty_57 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_3_value, [1 x i8]* @str22, [7 x i8]* @str21, [1 x i8]* @str22, i32 -1, [1 x i8]* @str22, [1 x i8]* @str22, [1 x i8]* @str22)

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:13  %empty_58 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_2_value, [1 x i8]* @str20, [7 x i8]* @str19, [1 x i8]* @str20, i32 -1, [1 x i8]* @str20, [1 x i8]* @str20, [1 x i8]* @str20)

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:14  %empty_59 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_1_value, [1 x i8]* @str18, [7 x i8]* @str17, [1 x i8]* @str18, i32 -1, [1 x i8]* @str18, [1 x i8]* @str18, [1 x i8]* @str18)

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:15  %empty_60 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_0_value, [1 x i8]* @str16, [7 x i8]* @str15, [1 x i8]* @str16, i32 -1, [1 x i8]* @str16, [1 x i8]* @str16, [1 x i8]* @str16)

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:16  %empty_61 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_3_id, [1 x i8]* @str14, [7 x i8]* @str13, [1 x i8]* @str14, i32 -1, [1 x i8]* @str14, [1 x i8]* @str14, [1 x i8]* @str14)

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:17  %empty_62 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_2_id, [1 x i8]* @str12, [7 x i8]* @str11, [1 x i8]* @str12, i32 -1, [1 x i8]* @str12, [1 x i8]* @str12, [1 x i8]* @str12)

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:18  %empty_63 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_1_id, [1 x i8]* @str10, [7 x i8]* @str9, [1 x i8]* @str10, i32 -1, [1 x i8]* @str10, [1 x i8]* @str10, [1 x i8]* @str10)

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  %empty_64 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_0_id, [1 x i8]* @str8, [7 x i8]* @str7, [1 x i8]* @str8, i32 -1, [1 x i8]* @str8, [1 x i8]* @str8, [1 x i8]* @str8)

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 1, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond2 = icmp eq i6 %i, -13

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2, label %.preheader.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str923) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str923)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp = zext i6 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_addr = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
:6  store double 0.000000e+00, double* %output_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str923, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %i_1 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten = phi i10 [ %indvar_flatten_next, %dotProduct.exit40 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %yindex_assign = phi i6 [ %yindex_assign_mid2, %dotProduct.exit40 ], [ 1, %1 ]

]]></node>
<StgValue><ssdm name="yindex_assign"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %xindex_assign = phi i5 [ %j, %dotProduct.exit40 ], [ 1, %1 ]

]]></node>
<StgValue><ssdm name="xindex_assign"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten = icmp eq i10 %indvar_flatten, -174

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next = add i10 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten, label %3, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %xindex_assign, -14

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:3  %xindex_assign_mid2 = select i1 %exitcond, i5 1, i5 %xindex_assign

]]></node>
<StgValue><ssdm name="xindex_assign_mid2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %i_s = add i6 %yindex_assign, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:5  %yindex_assign_mid2 = select i1 %exitcond, i6 %i_s, i6 %yindex_assign

]]></node>
<StgValue><ssdm name="yindex_assign_mid2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="5">
<![CDATA[
.preheader:13  %tmp_4 = zext i5 %xindex_assign_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14  %svNonZeroFeature_addr = getelementptr [17 x i32]* %svNonZeroFeature, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="svNonZeroFeature_addr"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="5">
<![CDATA[
.preheader:15  %svNonZeroFeature_load = load i32* %svNonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="svNonZeroFeature_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 850, i64 850, i64 850)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="6">
<![CDATA[
.preheader:6  %tmp_s = zext i6 %yindex_assign_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="13" op_0_bw="6">
<![CDATA[
.preheader:7  %tmp_22_cast = zext i6 %yindex_assign_mid2 to i13

]]></node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:8  %tmp_24_cast = mul i13 %tmp_22_cast, 50

]]></node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="33" op_0_bw="13">
<![CDATA[
.preheader:9  %tmp_24_cast_cast = zext i13 %tmp_24_cast to i33

]]></node>
<StgValue><ssdm name="tmp_24_cast_cast"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:10  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1125) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:11  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1125)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="5">
<![CDATA[
.preheader:15  %svNonZeroFeature_load = load i32* %svNonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="svNonZeroFeature_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:16  %tmp_5 = icmp eq i32 %svNonZeroFeature_load, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:17  br i1 %tmp_5, label %dotProduct.exit, label %.preheader.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="12" op_0_bw="5">
<![CDATA[
.preheader.preheader.i:0  %tmp_6_cast1 = zext i5 %xindex_assign_mid2 to i12

]]></node>
<StgValue><ssdm name="tmp_6_cast1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i:1  %tmp_6_cast = mul i12 %tmp_6_cast1, 50

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="33" op_0_bw="12">
<![CDATA[
.preheader.preheader.i:2  %tmp_6_cast_cast = zext i12 %tmp_6_cast to i33

]]></node>
<StgValue><ssdm name="tmp_6_cast_cast"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:3  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p1_0_i = phi i32 [ %p1, %_ifconv ], [ 0, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="p1_0_i"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p2_0_i = phi i32 [ %p2, %_ifconv ], [ 0, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="p2_0_i"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i:2  %dot_0_i = phi double [ %dot_3, %_ifconv ], [ 0.000000e+00, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="dot_0_i"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:3  %tmp_7 = icmp slt i32 %p1_0_i, %svNonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:4  %tmp_8 = icmp slt i32 %p2_0_i, %svNonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i:5  %tmp_9 = and i1 %tmp_7, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %tmp_9, label %_ifconv, label %dotProduct.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_11_cast = sext i32 %p1_0_i to i33

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:4  %p_sum_i = add i33 %tmp_6_cast_cast, %tmp_11_cast

]]></node>
<StgValue><ssdm name="p_sum_i"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="2" op_0_bw="33">
<![CDATA[
_ifconv:5  %tmp_48 = trunc i33 %p_sum_i to i2

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum_i, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:7  %tmp_10 = sext i5 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %sv_0_id_addr = getelementptr [221 x i32]* %sv_0_id, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_0_id_addr"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %sv_1_id_addr = getelementptr [221 x i32]* %sv_1_id, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_1_id_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %sv_2_id_addr = getelementptr [204 x i32]* %sv_2_id, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_2_id_addr"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %sv_3_id_addr = getelementptr [204 x i32]* %sv_3_id, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_3_id_addr"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:12  %sv_3_id_load = load i32* %sv_3_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_3_id_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:13  %sv_0_id_load = load i32* %sv_0_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_0_id_load"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:14  %sv_1_id_load = load i32* %sv_1_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_1_id_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:15  %sv_2_id_load = load i32* %sv_2_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_2_id_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:22  %tmp_15_cast = sext i32 %p2_0_i to i33

]]></node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:23  %p_sum1_i = add i33 %tmp_6_cast_cast, %tmp_15_cast

]]></node>
<StgValue><ssdm name="p_sum1_i"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="2" op_0_bw="33">
<![CDATA[
_ifconv:24  %tmp_49 = trunc i33 %p_sum1_i to i2

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum1_i, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %sv_0_value_addr = getelementptr [221 x double]* %sv_0_value, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_0_value_addr"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %sv_1_value_addr = getelementptr [221 x double]* %sv_1_value, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_1_value_addr"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44  %sv_2_value_addr = getelementptr [204 x double]* %sv_2_value, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_2_value_addr"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:45  %sv_3_value_addr = getelementptr [204 x double]* %sv_3_value, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sv_3_value_addr"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:51  %sv_3_value_load = load double* %sv_3_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_3_value_load"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:52  %sv_0_value_load = load double* %sv_0_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_0_value_load"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:53  %sv_1_value_load = load double* %sv_1_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_1_value_load"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:54  %sv_2_value_load = load double* %sv_2_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_2_value_load"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
dotProduct.exit:1  %nonZeroFeature_addr = getelementptr [50 x i32]* %nonZeroFeature, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="nonZeroFeature_addr"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="6">
<![CDATA[
dotProduct.exit:2  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="nonZeroFeature_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="209" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:12  %sv_3_id_load = load i32* %sv_3_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_3_id_load"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:13  %sv_0_id_load = load i32* %sv_0_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_0_id_load"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:14  %sv_1_id_load = load i32* %sv_1_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_1_id_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:15  %sv_2_id_load = load i32* %sv_2_id_addr, align 4

]]></node>
<StgValue><ssdm name="sv_2_id_load"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:16  %sel_tmp = icmp eq i2 %tmp_48, 0

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %sel_tmp1 = select i1 %sel_tmp, i32 %sv_0_id_load, i32 %sv_3_id_load

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:18  %sel_tmp2 = icmp eq i2 %tmp_48, 1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19  %sel_tmp3 = select i1 %sel_tmp2, i32 %sv_1_id_load, i32 %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:20  %sel_tmp4 = icmp eq i2 %tmp_48, -2

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %a1 = select i1 %sel_tmp4, i32 %sv_2_id_load, i32 %sel_tmp3

]]></node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:26  %tmp_13 = sext i5 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %sv_0_id_addr_1 = getelementptr [221 x i32]* %sv_0_id, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_0_id_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28  %sv_1_id_addr_1 = getelementptr [221 x i32]* %sv_1_id, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_1_id_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %sv_2_id_addr_1 = getelementptr [204 x i32]* %sv_2_id, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_2_id_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30  %sv_3_id_addr_1 = getelementptr [204 x i32]* %sv_3_id, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_3_id_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:31  %sv_3_id_load_1 = load i32* %sv_3_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_3_id_load_1"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:32  %sv_0_id_load_1 = load i32* %sv_0_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_0_id_load_1"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:33  %sv_1_id_load_1 = load i32* %sv_1_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_1_id_load_1"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:34  %sv_2_id_load_1 = load i32* %sv_2_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_2_id_load_1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:51  %sv_3_value_load = load double* %sv_3_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_3_value_load"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:52  %sv_0_value_load = load double* %sv_0_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_0_value_load"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:53  %sv_1_value_load = load double* %sv_1_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_1_value_load"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:54  %sv_2_value_load = load double* %sv_2_value_addr, align 8

]]></node>
<StgValue><ssdm name="sv_2_value_load"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:55  %sel_tmp10 = select i1 %sel_tmp, double %sv_0_value_load, double %sv_3_value_load

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:56  %sel_tmp11 = select i1 %sel_tmp2, double %sv_1_value_load, double %sel_tmp10

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:57  %sv_value_load_phi = select i1 %sel_tmp4, double %sv_2_value_load, double %sel_tmp11

]]></node>
<StgValue><ssdm name="sv_value_load_phi"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58  %sv_0_value_addr_1 = getelementptr [221 x double]* %sv_0_value, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_0_value_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59  %sv_1_value_addr_1 = getelementptr [221 x double]* %sv_1_value, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_1_value_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %sv_2_value_addr_1 = getelementptr [204 x double]* %sv_2_value, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_2_value_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61  %sv_3_value_addr_1 = getelementptr [204 x double]* %sv_3_value, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="sv_3_value_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:62  %sv_3_value_load_1 = load double* %sv_3_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_3_value_load_1"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:63  %sv_0_value_load_1 = load double* %sv_0_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_0_value_load_1"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:64  %sv_1_value_load_1 = load double* %sv_1_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_1_value_load_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:65  %sv_2_value_load_1 = load double* %sv_2_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_2_value_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="243" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:31  %sv_3_id_load_1 = load i32* %sv_3_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_3_id_load_1"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:32  %sv_0_id_load_1 = load i32* %sv_0_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_0_id_load_1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:33  %sv_1_id_load_1 = load i32* %sv_1_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_1_id_load_1"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:34  %sv_2_id_load_1 = load i32* %sv_2_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="sv_2_id_load_1"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:35  %sel_tmp6 = icmp eq i2 %tmp_49, 0

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %sel_tmp7 = select i1 %sel_tmp6, i32 %sv_0_id_load_1, i32 %sv_3_id_load_1

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:37  %sel_tmp8 = icmp eq i2 %tmp_49, 1

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %sel_tmp9 = select i1 %sel_tmp8, i32 %sv_1_id_load_1, i32 %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:39  %sel_tmp5 = icmp eq i2 %tmp_49, -2

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:40  %a2 = select i1 %sel_tmp5, i32 %sv_2_id_load_1, i32 %sel_tmp9

]]></node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:62  %sv_3_value_load_1 = load double* %sv_3_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_3_value_load_1"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:63  %sv_0_value_load_1 = load double* %sv_0_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_0_value_load_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:64  %sv_1_value_load_1 = load double* %sv_1_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_1_value_load_1"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:65  %sv_2_value_load_1 = load double* %sv_2_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="sv_2_value_load_1"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:66  %sel_tmp12 = select i1 %sel_tmp6, double %sv_0_value_load_1, double %sv_3_value_load_1

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:67  %sel_tmp13 = select i1 %sel_tmp8, double %sv_1_value_load_1, double %sel_tmp12

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:68  %sv_value_load_1_phi = select i1 %sel_tmp5, double %sv_2_value_load_1, double %sel_tmp13

]]></node>
<StgValue><ssdm name="sv_value_load_1_phi"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="260" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %tmp_17 = icmp eq i32 %a1, %a2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46  %tmp_19 = icmp sgt i32 %a1, %a2

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %p2_1 = add nsw i32 1, %p2_0_i

]]></node>
<StgValue><ssdm name="p2_1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %p1_1 = add nsw i32 1, %p1_0_i

]]></node>
<StgValue><ssdm name="p1_1"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %p1_2 = select i1 %tmp_19, i32 %p1_0_i, i32 %p1_1

]]></node>
<StgValue><ssdm name="p1_2"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %p2_2 = select i1 %tmp_19, i32 %p2_1, i32 %p2_0_i

]]></node>
<StgValue><ssdm name="p2_2"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:73  %p1 = select i1 %tmp_17, i32 %p1_1, i32 %p1_2

]]></node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74  %p2 = select i1 %tmp_17, i32 %p2_1, i32 %p2_2

]]></node>
<StgValue><ssdm name="p2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="268" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %tmp_22 = fmul double %sv_value_load_phi, %sv_value_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="269" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %tmp_22 = fmul double %sv_value_load_phi, %sv_value_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %tmp_22 = fmul double %sv_value_load_phi, %sv_value_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="271" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %tmp_22 = fmul double %sv_value_load_phi, %sv_value_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="272" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %tmp_22 = fmul double %sv_value_load_phi, %sv_value_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:69  %tmp_22 = fmul double %sv_value_load_phi, %sv_value_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="274" st_id="15" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:70  %t1 = fptrunc double %tmp_22 to float

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="275" st_id="16" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:71  %tmp_28 = fpext float %t1 to double

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="276" st_id="17" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72  %dot = fadd double %dot_0_i, %tmp_28

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="277" st_id="18" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72  %dot = fadd double %dot_0_i, %tmp_28

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="278" st_id="19" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72  %dot = fadd double %dot_0_i, %tmp_28

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="279" st_id="20" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72  %dot = fadd double %dot_0_i, %tmp_28

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="280" st_id="21" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72  %dot = fadd double %dot_0_i, %tmp_28

]]></node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1329) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1329)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 49, i32 24, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:75  %dot_3 = select i1 %tmp_17, double %dot, double %dot_0_i

]]></node>
<StgValue><ssdm name="dot_3"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:76  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1329, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:77  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
dotProduct.exit:0  %p_0_i = phi double [ 0.000000e+00, %.preheader ], [ %dot_0_i, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="6">
<![CDATA[
dotProduct.exit:2  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

]]></node>
<StgValue><ssdm name="nonZeroFeature_load"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
dotProduct.exit:3  %tmp_11 = icmp eq i32 %nonZeroFeature_load, 0

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
dotProduct.exit:4  %or_cond_i7 = or i1 %tmp_5, %tmp_11

]]></node>
<StgValue><ssdm name="or_cond_i7"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dotProduct.exit:5  br i1 %or_cond_i7, label %dotProduct.exit23, label %.preheader.preheader.i8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="12" op_0_bw="5">
<![CDATA[
.preheader.preheader.i8:0  %tmp_12_cast = zext i5 %xindex_assign_mid2 to i12

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i8:1  %tmp_13_cast = mul i12 %tmp_12_cast, 50

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="33" op_0_bw="12">
<![CDATA[
.preheader.preheader.i8:2  %tmp_13_cast_cast = zext i12 %tmp_13_cast to i33

]]></node>
<StgValue><ssdm name="tmp_13_cast_cast"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="or_cond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i8:3  br label %.preheader.i12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i12:0  %p1_0_i9 = phi i32 [ %p1_5, %_ifconv27 ], [ 0, %.preheader.preheader.i8 ]

]]></node>
<StgValue><ssdm name="p1_0_i9"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i12:1  %p2_0_i1 = phi i32 [ %p2_5, %_ifconv27 ], [ 0, %.preheader.preheader.i8 ]

]]></node>
<StgValue><ssdm name="p2_0_i1"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i12:2  %dot_0_i1 = phi double [ %dot_4, %_ifconv27 ], [ 0.000000e+00, %.preheader.preheader.i8 ]

]]></node>
<StgValue><ssdm name="dot_0_i1"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i12:3  %tmp_14 = icmp slt i32 %p1_0_i9, %svNonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i12:4  %tmp_15 = icmp slt i32 %p2_0_i1, %nonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i12:5  %tmp_16 = and i1 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i12:6  br i1 %tmp_16, label %_ifconv27, label %dotProduct.exit23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="33" op_0_bw="32">
<![CDATA[
_ifconv27:3  %tmp_20_cast = sext i32 %p1_0_i9 to i33

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv27:4  %p_sum_i1 = add i33 %tmp_13_cast_cast, %tmp_20_cast

]]></node>
<StgValue><ssdm name="p_sum_i1"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="2" op_0_bw="33">
<![CDATA[
_ifconv27:5  %tmp_50 = trunc i33 %p_sum_i1 to i2

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv27:6  %tmp_29 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum_i1, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="5">
<![CDATA[
_ifconv27:7  %tmp_41 = sext i5 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:8  %sv_0_id_addr_2 = getelementptr [221 x i32]* %sv_0_id, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_0_id_addr_2"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:9  %sv_1_id_addr_2 = getelementptr [221 x i32]* %sv_1_id, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_1_id_addr_2"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:10  %sv_2_id_addr_2 = getelementptr [204 x i32]* %sv_2_id, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_2_id_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:11  %sv_3_id_addr_2 = getelementptr [204 x i32]* %sv_3_id, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_3_id_addr_2"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:12  %sv_3_id_load_2 = load i32* %sv_3_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_3_id_load_2"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:13  %sv_0_id_load_2 = load i32* %sv_0_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_0_id_load_2"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:14  %sv_1_id_load_2 = load i32* %sv_1_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_1_id_load_2"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:15  %sv_2_id_load_2 = load i32* %sv_2_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_2_id_load_2"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="33" op_0_bw="32">
<![CDATA[
_ifconv27:22  %tmp_26_cast = sext i32 %p2_0_i1 to i33

]]></node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv27:23  %p_sum1_i1 = add i33 %tmp_24_cast_cast, %tmp_26_cast

]]></node>
<StgValue><ssdm name="p_sum1_i1"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="2" op_0_bw="33">
<![CDATA[
_ifconv27:24  %tmp_51 = trunc i33 %p_sum1_i1 to i2

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv27:25  %tmp_42 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum1_i1, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="5">
<![CDATA[
_ifconv27:26  %tmp_43 = sext i5 %tmp_42 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:27  %example_0_id_addr = getelementptr [650 x i32]* %example_0_id, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_0_id_addr"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:28  %example_1_id_addr = getelementptr [650 x i32]* %example_1_id, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_1_id_addr"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:29  %example_2_id_addr = getelementptr [600 x i32]* %example_2_id, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_2_id_addr"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:30  %example_3_id_addr = getelementptr [600 x i32]* %example_3_id, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_3_id_addr"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:31  %example_3_id_load = load i32* %example_3_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:32  %example_0_id_load = load i32* %example_0_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:33  %example_1_id_load = load i32* %example_1_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:34  %example_2_id_load = load i32* %example_2_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:42  %sv_0_value_addr_2 = getelementptr [221 x double]* %sv_0_value, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_0_value_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:43  %sv_1_value_addr_2 = getelementptr [221 x double]* %sv_1_value, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_1_value_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:44  %sv_2_value_addr_2 = getelementptr [204 x double]* %sv_2_value, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_2_value_addr_2"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:45  %sv_3_value_addr_2 = getelementptr [204 x double]* %sv_3_value, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="sv_3_value_addr_2"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:51  %sv_3_value_load_2 = load double* %sv_3_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_3_value_load_2"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:52  %sv_0_value_load_2 = load double* %sv_0_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_0_value_load_2"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:53  %sv_1_value_load_2 = load double* %sv_1_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_1_value_load_2"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:54  %sv_2_value_load_2 = load double* %sv_2_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_2_value_load_2"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:58  %example_0_value_addr = getelementptr [650 x double]* %example_0_value, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_0_value_addr"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:59  %example_1_value_addr = getelementptr [650 x double]* %example_1_value, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_1_value_addr"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:60  %example_2_value_addr = getelementptr [600 x double]* %example_2_value, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_2_value_addr"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:61  %example_3_value_addr = getelementptr [600 x double]* %example_3_value, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="example_3_value_addr"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:62  %example_3_value_load = load double* %example_3_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:63  %example_0_value_load = load double* %example_0_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:64  %example_1_value_load = load double* %example_1_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:65  %example_2_value_load = load double* %example_2_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="345" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:12  %sv_3_id_load_2 = load i32* %sv_3_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_3_id_load_2"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:13  %sv_0_id_load_2 = load i32* %sv_0_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_0_id_load_2"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:14  %sv_1_id_load_2 = load i32* %sv_1_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_1_id_load_2"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="8">
<![CDATA[
_ifconv27:15  %sv_2_id_load_2 = load i32* %sv_2_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="sv_2_id_load_2"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv27:16  %sel_tmp14 = icmp eq i2 %tmp_50, 0

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:17  %sel_tmp15 = select i1 %sel_tmp14, i32 %sv_0_id_load_2, i32 %sv_3_id_load_2

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv27:18  %sel_tmp16 = icmp eq i2 %tmp_50, 1

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:19  %sel_tmp17 = select i1 %sel_tmp16, i32 %sv_1_id_load_2, i32 %sel_tmp15

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv27:20  %sel_tmp18 = icmp eq i2 %tmp_50, -2

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:21  %a1_1 = select i1 %sel_tmp18, i32 %sv_2_id_load_2, i32 %sel_tmp17

]]></node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:31  %example_3_id_load = load i32* %example_3_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:32  %example_0_id_load = load i32* %example_0_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:33  %example_1_id_load = load i32* %example_1_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="10">
<![CDATA[
_ifconv27:34  %example_2_id_load = load i32* %example_2_id_addr, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv27:35  %sel_tmp19 = icmp eq i2 %tmp_51, 0

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:36  %sel_tmp20 = select i1 %sel_tmp19, i32 %example_0_id_load, i32 %example_3_id_load

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv27:37  %sel_tmp21 = icmp eq i2 %tmp_51, 1

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:38  %sel_tmp22 = select i1 %sel_tmp21, i32 %example_1_id_load, i32 %sel_tmp20

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv27:39  %sel_tmp23 = icmp eq i2 %tmp_51, -2

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:40  %a2_1 = select i1 %sel_tmp23, i32 %example_2_id_load, i32 %sel_tmp22

]]></node>
<StgValue><ssdm name="a2_1"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:51  %sv_3_value_load_2 = load double* %sv_3_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_3_value_load_2"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:52  %sv_0_value_load_2 = load double* %sv_0_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_0_value_load_2"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:53  %sv_1_value_load_2 = load double* %sv_1_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_1_value_load_2"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="8">
<![CDATA[
_ifconv27:54  %sv_2_value_load_2 = load double* %sv_2_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="sv_2_value_load_2"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:55  %sel_tmp24 = select i1 %sel_tmp14, double %sv_0_value_load_2, double %sv_3_value_load_2

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:56  %sel_tmp25 = select i1 %sel_tmp16, double %sv_1_value_load_2, double %sel_tmp24

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:57  %sv_value_load_2_phi = select i1 %sel_tmp18, double %sv_2_value_load_2, double %sel_tmp25

]]></node>
<StgValue><ssdm name="sv_value_load_2_phi"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:62  %example_3_value_load = load double* %example_3_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:63  %example_0_value_load = load double* %example_0_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:64  %example_1_value_load = load double* %example_1_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="10">
<![CDATA[
_ifconv27:65  %example_2_value_load = load double* %example_2_value_addr, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:66  %sel_tmp26 = select i1 %sel_tmp19, double %example_0_value_load, double %example_3_value_load

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:67  %sel_tmp27 = select i1 %sel_tmp21, double %example_1_value_load, double %sel_tmp26

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:68  %example_value_load_phi = select i1 %sel_tmp23, double %example_2_value_load, double %sel_tmp27

]]></node>
<StgValue><ssdm name="example_value_load_phi"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="379" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:41  %tmp_26 = icmp eq i32 %a1_1, %a2_1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:46  %tmp_30 = icmp sgt i32 %a1_1, %a2_1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:47  %p2_3 = add nsw i32 1, %p2_0_i1

]]></node>
<StgValue><ssdm name="p2_3"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:48  %p1_3 = add nsw i32 1, %p1_0_i9

]]></node>
<StgValue><ssdm name="p1_3"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:49  %p1_4 = select i1 %tmp_30, i32 %p1_0_i9, i32 %p1_3

]]></node>
<StgValue><ssdm name="p1_4"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:50  %p2_4 = select i1 %tmp_30, i32 %p2_3, i32 %p2_0_i1

]]></node>
<StgValue><ssdm name="p2_4"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:73  %p1_5 = select i1 %tmp_26, i32 %p1_3, i32 %p1_4

]]></node>
<StgValue><ssdm name="p1_5"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv27:74  %p2_5 = select i1 %tmp_26, i32 %p2_3, i32 %p2_4

]]></node>
<StgValue><ssdm name="p2_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="387" st_id="27" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:69  %tmp_36 = fmul double %sv_value_load_2_phi, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="388" st_id="28" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:69  %tmp_36 = fmul double %sv_value_load_2_phi, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="389" st_id="29" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:69  %tmp_36 = fmul double %sv_value_load_2_phi, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="390" st_id="30" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:69  %tmp_36 = fmul double %sv_value_load_2_phi, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="391" st_id="31" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:69  %tmp_36 = fmul double %sv_value_load_2_phi, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="392" st_id="32" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:69  %tmp_36 = fmul double %sv_value_load_2_phi, %example_value_load_phi

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="64">
<![CDATA[
_ifconv27:70  %t1_1 = fptrunc double %tmp_36 to float

]]></node>
<StgValue><ssdm name="t1_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="394" st_id="34" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="64" op_0_bw="32">
<![CDATA[
_ifconv27:71  %tmp_37 = fpext float %t1_1 to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="395" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:72  %dot_1 = fadd double %dot_0_i1, %tmp_37

]]></node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="396" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:72  %dot_1 = fadd double %dot_0_i1, %tmp_37

]]></node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="397" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:72  %dot_1 = fadd double %dot_0_i1, %tmp_37

]]></node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="398" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:72  %dot_1 = fadd double %dot_0_i1, %tmp_37

]]></node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="399" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv27:72  %dot_1 = fadd double %dot_0_i1, %tmp_37

]]></node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv27:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1329) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv27:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1329)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv27:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 49, i32 24, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:75  %dot_4 = select i1 %tmp_26, double %dot_1, double %dot_0_i1

]]></node>
<StgValue><ssdm name="dot_4"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv27:76  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1329, i32 %tmp_18)

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
_ifconv27:77  br label %.preheader.i12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="406" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
dotProduct.exit23:0  %p_0_i1 = phi double [ 0.000000e+00, %dotProduct.exit ], [ %dot_0_i1, %.preheader.i12 ]

]]></node>
<StgValue><ssdm name="p_0_i1"/></StgValue>
</operation>

<operation id="407" st_id="41" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:1  %tmp_20 = fmul double %p_0_i1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="408" st_id="42" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:1  %tmp_20 = fmul double %p_0_i1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="409" st_id="43" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:1  %tmp_20 = fmul double %p_0_i1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="410" st_id="44" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:1  %tmp_20 = fmul double %p_0_i1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="411" st_id="45" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:1  %tmp_20 = fmul double %p_0_i1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="412" st_id="46" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:1  %tmp_20 = fmul double %p_0_i1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="413" st_id="47" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:2  %tmp_21 = fsub double %p_0_i, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="414" st_id="48" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:2  %tmp_21 = fsub double %p_0_i, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="415" st_id="49" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:2  %tmp_21 = fsub double %p_0_i, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="416" st_id="50" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:2  %tmp_21 = fsub double %p_0_i, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="417" st_id="51" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit23:2  %tmp_21 = fsub double %p_0_i, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="418" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dotProduct.exit23:3  br i1 %tmp_11, label %dotProduct.exit40, label %.preheader.i29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="419" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i29:0  %p1_0_i1 = phi i32 [ %p1_8, %_ifconv55 ], [ 0, %dotProduct.exit23 ]

]]></node>
<StgValue><ssdm name="p1_0_i1"/></StgValue>
</operation>

<operation id="420" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i29:1  %p2_0_i2 = phi i32 [ %p2_8, %_ifconv55 ], [ 0, %dotProduct.exit23 ]

]]></node>
<StgValue><ssdm name="p2_0_i2"/></StgValue>
</operation>

<operation id="421" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i29:2  %dot_0_i2 = phi double [ %dot_5, %_ifconv55 ], [ 0.000000e+00, %dotProduct.exit23 ]

]]></node>
<StgValue><ssdm name="dot_0_i2"/></StgValue>
</operation>

<operation id="422" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i29:3  %tmp_23 = icmp slt i32 %p1_0_i1, %nonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="423" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i29:4  %tmp_24 = icmp slt i32 %p2_0_i2, %nonZeroFeature_load

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="424" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i29:5  %tmp_25 = and i1 %tmp_23, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="425" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i29:6  br i1 %tmp_25, label %_ifconv55, label %dotProduct.exit40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="33" op_0_bw="32">
<![CDATA[
_ifconv55:3  %tmp_31_cast = sext i32 %p1_0_i1 to i33

]]></node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="427" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv55:4  %p_sum_i2 = add i33 %tmp_24_cast_cast, %tmp_31_cast

]]></node>
<StgValue><ssdm name="p_sum_i2"/></StgValue>
</operation>

<operation id="428" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="2" op_0_bw="33">
<![CDATA[
_ifconv55:5  %tmp_52 = trunc i33 %p_sum_i2 to i2

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="429" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv55:6  %tmp_44 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum_i2, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="430" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="64" op_0_bw="5">
<![CDATA[
_ifconv55:7  %tmp_45 = sext i5 %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="431" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:8  %example_0_id_addr_1 = getelementptr [650 x i32]* %example_0_id, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_0_id_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:9  %example_1_id_addr_1 = getelementptr [650 x i32]* %example_1_id, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_1_id_addr_1"/></StgValue>
</operation>

<operation id="433" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:10  %example_2_id_addr_1 = getelementptr [600 x i32]* %example_2_id, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_2_id_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:11  %example_3_id_addr_1 = getelementptr [600 x i32]* %example_3_id, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_3_id_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:12  %example_3_id_load_1 = load i32* %example_3_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load_1"/></StgValue>
</operation>

<operation id="436" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:13  %example_0_id_load_1 = load i32* %example_0_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load_1"/></StgValue>
</operation>

<operation id="437" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:14  %example_1_id_load_1 = load i32* %example_1_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load_1"/></StgValue>
</operation>

<operation id="438" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:15  %example_2_id_load_1 = load i32* %example_2_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load_1"/></StgValue>
</operation>

<operation id="439" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="33" op_0_bw="32">
<![CDATA[
_ifconv55:22  %tmp_40_cast = sext i32 %p2_0_i2 to i33

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="440" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv55:23  %p_sum1_i2 = add i33 %tmp_24_cast_cast, %tmp_40_cast

]]></node>
<StgValue><ssdm name="p_sum1_i2"/></StgValue>
</operation>

<operation id="441" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="2" op_0_bw="33">
<![CDATA[
_ifconv55:24  %tmp_53 = trunc i33 %p_sum1_i2 to i2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="442" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv55:25  %tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_sum1_i2, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="443" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:42  %example_0_value_addr_1 = getelementptr [650 x double]* %example_0_value, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_0_value_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:43  %example_1_value_addr_1 = getelementptr [650 x double]* %example_1_value, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_1_value_addr_1"/></StgValue>
</operation>

<operation id="445" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:44  %example_2_value_addr_1 = getelementptr [600 x double]* %example_2_value, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_2_value_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:45  %example_3_value_addr_1 = getelementptr [600 x double]* %example_3_value, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="example_3_value_addr_1"/></StgValue>
</operation>

<operation id="447" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:51  %example_3_value_load_1 = load double* %example_3_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load_1"/></StgValue>
</operation>

<operation id="448" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:52  %example_0_value_load_1 = load double* %example_0_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load_1"/></StgValue>
</operation>

<operation id="449" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:53  %example_1_value_load_1 = load double* %example_1_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load_1"/></StgValue>
</operation>

<operation id="450" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:54  %example_2_value_load_1 = load double* %example_2_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load_1"/></StgValue>
</operation>

<operation id="451" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
dotProduct.exit40:7  %output_addr_1 = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
dotProduct.exit40:12  %j = add i5 %xindex_assign_mid2, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="453" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:12  %example_3_id_load_1 = load i32* %example_3_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load_1"/></StgValue>
</operation>

<operation id="454" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:13  %example_0_id_load_1 = load i32* %example_0_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load_1"/></StgValue>
</operation>

<operation id="455" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:14  %example_1_id_load_1 = load i32* %example_1_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load_1"/></StgValue>
</operation>

<operation id="456" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:15  %example_2_id_load_1 = load i32* %example_2_id_addr_1, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load_1"/></StgValue>
</operation>

<operation id="457" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv55:16  %sel_tmp28 = icmp eq i2 %tmp_52, 0

]]></node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="458" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:17  %sel_tmp29 = select i1 %sel_tmp28, i32 %example_0_id_load_1, i32 %example_3_id_load_1

]]></node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv55:18  %sel_tmp30 = icmp eq i2 %tmp_52, 1

]]></node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:19  %sel_tmp31 = select i1 %sel_tmp30, i32 %example_1_id_load_1, i32 %sel_tmp29

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv55:20  %sel_tmp32 = icmp eq i2 %tmp_52, -2

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:21  %a1_2 = select i1 %sel_tmp32, i32 %example_2_id_load_1, i32 %sel_tmp31

]]></node>
<StgValue><ssdm name="a1_2"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="64" op_0_bw="5">
<![CDATA[
_ifconv55:26  %tmp_47 = sext i5 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="464" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:27  %example_0_id_addr_2 = getelementptr [650 x i32]* %example_0_id, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_0_id_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:28  %example_1_id_addr_2 = getelementptr [650 x i32]* %example_1_id, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_1_id_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:29  %example_2_id_addr_2 = getelementptr [600 x i32]* %example_2_id, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_2_id_addr_2"/></StgValue>
</operation>

<operation id="467" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:30  %example_3_id_addr_2 = getelementptr [600 x i32]* %example_3_id, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_3_id_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:31  %example_3_id_load_2 = load i32* %example_3_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load_2"/></StgValue>
</operation>

<operation id="469" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:32  %example_0_id_load_2 = load i32* %example_0_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load_2"/></StgValue>
</operation>

<operation id="470" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:33  %example_1_id_load_2 = load i32* %example_1_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load_2"/></StgValue>
</operation>

<operation id="471" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:34  %example_2_id_load_2 = load i32* %example_2_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load_2"/></StgValue>
</operation>

<operation id="472" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:51  %example_3_value_load_1 = load double* %example_3_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load_1"/></StgValue>
</operation>

<operation id="473" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:52  %example_0_value_load_1 = load double* %example_0_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load_1"/></StgValue>
</operation>

<operation id="474" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:53  %example_1_value_load_1 = load double* %example_1_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load_1"/></StgValue>
</operation>

<operation id="475" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:54  %example_2_value_load_1 = load double* %example_2_value_addr_1, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load_1"/></StgValue>
</operation>

<operation id="476" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:55  %sel_tmp38 = select i1 %sel_tmp28, double %example_0_value_load_1, double %example_3_value_load_1

]]></node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="477" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:56  %sel_tmp39 = select i1 %sel_tmp30, double %example_1_value_load_1, double %sel_tmp38

]]></node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:57  %example_value_load_1_phi = select i1 %sel_tmp32, double %example_2_value_load_1, double %sel_tmp39

]]></node>
<StgValue><ssdm name="example_value_load_1_phi"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:58  %example_0_value_addr_2 = getelementptr [650 x double]* %example_0_value, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_0_value_addr_2"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:59  %example_1_value_addr_2 = getelementptr [650 x double]* %example_1_value, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_1_value_addr_2"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:60  %example_2_value_addr_2 = getelementptr [600 x double]* %example_2_value, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_2_value_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:61  %example_3_value_addr_2 = getelementptr [600 x double]* %example_3_value, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="example_3_value_addr_2"/></StgValue>
</operation>

<operation id="483" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:62  %example_3_value_load_2 = load double* %example_3_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load_2"/></StgValue>
</operation>

<operation id="484" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:63  %example_0_value_load_2 = load double* %example_0_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load_2"/></StgValue>
</operation>

<operation id="485" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:64  %example_1_value_load_2 = load double* %example_1_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load_2"/></StgValue>
</operation>

<operation id="486" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:65  %example_2_value_load_2 = load double* %example_2_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="487" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:31  %example_3_id_load_2 = load i32* %example_3_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_3_id_load_2"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:32  %example_0_id_load_2 = load i32* %example_0_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_0_id_load_2"/></StgValue>
</operation>

<operation id="489" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:33  %example_1_id_load_2 = load i32* %example_1_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_1_id_load_2"/></StgValue>
</operation>

<operation id="490" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="10">
<![CDATA[
_ifconv55:34  %example_2_id_load_2 = load i32* %example_2_id_addr_2, align 4

]]></node>
<StgValue><ssdm name="example_2_id_load_2"/></StgValue>
</operation>

<operation id="491" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv55:35  %sel_tmp33 = icmp eq i2 %tmp_53, 0

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="492" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:36  %sel_tmp34 = select i1 %sel_tmp33, i32 %example_0_id_load_2, i32 %example_3_id_load_2

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="493" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv55:37  %sel_tmp35 = icmp eq i2 %tmp_53, 1

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="494" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:38  %sel_tmp36 = select i1 %sel_tmp35, i32 %example_1_id_load_2, i32 %sel_tmp34

]]></node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="495" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv55:39  %sel_tmp37 = icmp eq i2 %tmp_53, -2

]]></node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="496" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:40  %a2_2 = select i1 %sel_tmp37, i32 %example_2_id_load_2, i32 %sel_tmp36

]]></node>
<StgValue><ssdm name="a2_2"/></StgValue>
</operation>

<operation id="497" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:62  %example_3_value_load_2 = load double* %example_3_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_3_value_load_2"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:63  %example_0_value_load_2 = load double* %example_0_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_0_value_load_2"/></StgValue>
</operation>

<operation id="499" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:64  %example_1_value_load_2 = load double* %example_1_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_1_value_load_2"/></StgValue>
</operation>

<operation id="500" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="64" op_0_bw="10">
<![CDATA[
_ifconv55:65  %example_2_value_load_2 = load double* %example_2_value_addr_2, align 8

]]></node>
<StgValue><ssdm name="example_2_value_load_2"/></StgValue>
</operation>

<operation id="501" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:66  %sel_tmp40 = select i1 %sel_tmp33, double %example_0_value_load_2, double %example_3_value_load_2

]]></node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="502" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:67  %sel_tmp41 = select i1 %sel_tmp35, double %example_1_value_load_2, double %sel_tmp40

]]></node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="503" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:68  %example_value_load_2_phi = select i1 %sel_tmp37, double %example_2_value_load_2, double %sel_tmp41

]]></node>
<StgValue><ssdm name="example_value_load_2_phi"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="504" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv55:41  %tmp_35 = icmp eq i32 %a1_2, %a2_2

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="505" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv55:46  %tmp_38 = icmp sgt i32 %a1_2, %a2_2

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="506" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv55:47  %p2_6 = add nsw i32 1, %p2_0_i2

]]></node>
<StgValue><ssdm name="p2_6"/></StgValue>
</operation>

<operation id="507" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv55:48  %p1_6 = add nsw i32 1, %p1_0_i1

]]></node>
<StgValue><ssdm name="p1_6"/></StgValue>
</operation>

<operation id="508" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:49  %p1_7 = select i1 %tmp_38, i32 %p1_0_i1, i32 %p1_6

]]></node>
<StgValue><ssdm name="p1_7"/></StgValue>
</operation>

<operation id="509" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:50  %p2_7 = select i1 %tmp_38, i32 %p2_6, i32 %p2_0_i2

]]></node>
<StgValue><ssdm name="p2_7"/></StgValue>
</operation>

<operation id="510" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:73  %p1_8 = select i1 %tmp_35, i32 %p1_6, i32 %p1_7

]]></node>
<StgValue><ssdm name="p1_8"/></StgValue>
</operation>

<operation id="511" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv55:74  %p2_8 = select i1 %tmp_35, i32 %p2_6, i32 %p2_7

]]></node>
<StgValue><ssdm name="p2_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="512" st_id="56" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:69  %tmp_39 = fmul double %example_value_load_1_phi, %example_value_load_2_phi

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="513" st_id="57" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:69  %tmp_39 = fmul double %example_value_load_1_phi, %example_value_load_2_phi

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="514" st_id="58" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:69  %tmp_39 = fmul double %example_value_load_1_phi, %example_value_load_2_phi

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="515" st_id="59" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:69  %tmp_39 = fmul double %example_value_load_1_phi, %example_value_load_2_phi

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="516" st_id="60" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:69  %tmp_39 = fmul double %example_value_load_1_phi, %example_value_load_2_phi

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="517" st_id="61" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:69  %tmp_39 = fmul double %example_value_load_1_phi, %example_value_load_2_phi

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="518" st_id="62" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="64">
<![CDATA[
_ifconv55:70  %t1_2 = fptrunc double %tmp_39 to float

]]></node>
<StgValue><ssdm name="t1_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="519" st_id="63" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="64" op_0_bw="32">
<![CDATA[
_ifconv55:71  %tmp_40 = fpext float %t1_2 to double

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="520" st_id="64" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:72  %dot_2 = fadd double %dot_0_i2, %tmp_40

]]></node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="521" st_id="65" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:72  %dot_2 = fadd double %dot_0_i2, %tmp_40

]]></node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="522" st_id="66" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:72  %dot_2 = fadd double %dot_0_i2, %tmp_40

]]></node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="523" st_id="67" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:72  %dot_2 = fadd double %dot_0_i2, %tmp_40

]]></node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="524" st_id="68" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv55:72  %dot_2 = fadd double %dot_0_i2, %tmp_40

]]></node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="525" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv55:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1329) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv55:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1329)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="527" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv55:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 49, i32 24, [1 x i8]* @p_str317) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv55:75  %dot_5 = select i1 %tmp_35, double %dot_2, double %dot_0_i2

]]></node>
<StgValue><ssdm name="dot_5"/></StgValue>
</operation>

<operation id="529" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv55:76  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1329, i32 %tmp_27)

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="530" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="0">
<![CDATA[
_ifconv55:77  br label %.preheader.i29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="531" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
dotProduct.exit40:0  %p_0_i2 = phi double [ 0.000000e+00, %dotProduct.exit23 ], [ %dot_0_i2, %.preheader.i29 ]

]]></node>
<StgValue><ssdm name="p_0_i2"/></StgValue>
</operation>

<operation id="532" st_id="70" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:1  %devSqr = fadd double %tmp_21, %p_0_i2

]]></node>
<StgValue><ssdm name="devSqr"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="533" st_id="71" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:1  %devSqr = fadd double %tmp_21, %p_0_i2

]]></node>
<StgValue><ssdm name="devSqr"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="534" st_id="72" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:1  %devSqr = fadd double %tmp_21, %p_0_i2

]]></node>
<StgValue><ssdm name="devSqr"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="535" st_id="73" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:1  %devSqr = fadd double %tmp_21, %p_0_i2

]]></node>
<StgValue><ssdm name="devSqr"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="536" st_id="74" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:1  %devSqr = fadd double %tmp_21, %p_0_i2

]]></node>
<StgValue><ssdm name="devSqr"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="537" st_id="75" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:4  %tmp_31 = fmul double %devSqr, -5.000000e-02

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="538" st_id="76" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:4  %tmp_31 = fmul double %devSqr, -5.000000e-02

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="539" st_id="77" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:4  %tmp_31 = fmul double %devSqr, -5.000000e-02

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="540" st_id="78" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:4  %tmp_31 = fmul double %devSqr, -5.000000e-02

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="541" st_id="79" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:4  %tmp_31 = fmul double %devSqr, -5.000000e-02

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="542" st_id="80" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:4  %tmp_31 = fmul double %devSqr, -5.000000e-02

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="543" st_id="81" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="544" st_id="82" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="545" st_id="83" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="546" st_id="84" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="547" st_id="85" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="548" st_id="86" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="549" st_id="87" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="550" st_id="88" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="551" st_id="89" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="552" st_id="90" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="553" st_id="91" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="554" st_id="92" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="555" st_id="93" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="556" st_id="94" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="557" st_id="95" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="558" st_id="96" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="559" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
dotProduct.exit40:2  %lambda_addr = getelementptr [17 x double]* %lambda, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="lambda_addr"/></StgValue>
</operation>

<operation id="560" st_id="97" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="64" op_0_bw="5">
<![CDATA[
dotProduct.exit40:3  %lambda_load = load double* %lambda_addr, align 8

]]></node>
<StgValue><ssdm name="lambda_load"/></StgValue>
</operation>

<operation id="561" st_id="97" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="562" st_id="98" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="64" op_0_bw="5">
<![CDATA[
dotProduct.exit40:3  %lambda_load = load double* %lambda_addr, align 8

]]></node>
<StgValue><ssdm name="lambda_load"/></StgValue>
</operation>

<operation id="563" st_id="98" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:5  %tmp_32 = call double @llvm.exp.f64(double %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="564" st_id="99" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:6  %tmp_33 = fmul double %lambda_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="565" st_id="100" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:6  %tmp_33 = fmul double %lambda_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="566" st_id="101" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:6  %tmp_33 = fmul double %lambda_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="567" st_id="102" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:6  %tmp_33 = fmul double %lambda_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="568" st_id="103" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:6  %tmp_33 = fmul double %lambda_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="569" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="64" op_0_bw="6">
<![CDATA[
dotProduct.exit40:8  %output_load = load double* %output_addr_1, align 8

]]></node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="570" st_id="104" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:6  %tmp_33 = fmul double %lambda_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="571" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="64" op_0_bw="6">
<![CDATA[
dotProduct.exit40:8  %output_load = load double* %output_addr_1, align 8

]]></node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="572" st_id="105" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:9  %tmp_34 = fadd double %output_load, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="573" st_id="106" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:9  %tmp_34 = fadd double %output_load, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="574" st_id="107" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:9  %tmp_34 = fadd double %output_load, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="575" st_id="108" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:9  %tmp_34 = fadd double %output_load, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="576" st_id="109" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
dotProduct.exit40:9  %tmp_34 = fadd double %output_load, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="577" st_id="110" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
dotProduct.exit40:10  store double %tmp_34, double* %output_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
dotProduct.exit40:11  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1125, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="579" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="0">
<![CDATA[
dotProduct.exit40:13  br label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
