//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-36037853
// Cuda compilation tools, release 12.9, V12.9.86
// Based on NVVM 7.0.1
//

.version 8.8
.target sm_52
.address_size 64

	// .globl	optimize

.visible .entry optimize(
	.param .u64 optimize_param_0,
	.param .u64 optimize_param_1,
	.param .u32 optimize_param_2,
	.param .u32 optimize_param_3,
	.param .f32 optimize_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [optimize_param_0];
	ld.param.u64 	%rd2, [optimize_param_1];
	ld.param.u32 	%r2, [optimize_param_2];
	ld.param.u32 	%r3, [optimize_param_3];
	ld.param.f32 	%f1, [optimize_param_4];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.u32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f2, [%rd5];
	mul.f32 	%f3, %f2, %f1;
	cvt.rn.f32.u32 	%f4, %r2;
	div.rn.f32 	%f5, %f3, %f4;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	ld.global.f32 	%f6, [%rd7];
	sub.f32 	%f7, %f6, %f5;
	st.global.f32 	[%rd7], %f7;
	mov.u32 	%r7, 0;
	st.global.u32 	[%rd5], %r7;

$L__BB0_2:
	ret;

}

