selector_to_html = {"a[href=\"so_dimm_ddr5_tester.html\"]": "<h1 class=\"tippy-header\" id=\"so-dimm-ddr5-tester\" style=\"margin-top: 0;\">SO-DIMM DDR5 Tester<a class=\"headerlink\" href=\"#so-dimm-ddr5-tester\" title=\"Link to this heading\">\u00b6</a></h1><p>The SO-DIMM DDR5 tester is an open source hardware test platform that enables testing and experimenting with various off-the-shelf DDR5 SO-DIMM modules.\nThis board also supports testing single LPDDR5 ICs via <a class=\"reference internal\" href=\"lpddr5_test_bed.html\"><span class=\"std std-doc\">LPDDR5 Test Bed</span></a>.</p><p>The hardware is open and can be found on GitHub:\n<a class=\"reference external\" href=\"https://github.com/antmicro/sodimm-ddr5-tester\">https://github.com/antmicro/sodimm-ddr5-tester</a></p>", "a[href=\"lpddr4_test_board.html\"]": "<h1 class=\"tippy-header\" id=\"lpddr4-test-board\" style=\"margin-top: 0;\">LPDDR4 Test Board<a class=\"headerlink\" href=\"#lpddr4-test-board\" title=\"Link to this heading\">\u00b6</a></h1><p>The LPDDR4 Test Board is a platform developed by Antmicro for testing LPDDR4 memory.\nIt uses the Xilinx Kintex-7 FPGA (XC7K70T-FBG484).</p><p>The hardware is open and can be found on GitHub (<a class=\"reference external\" href=\"https://github.com/antmicro/lpddr4-test-board\">https://github.com/antmicro/lpddr4-test-board</a>).</p>", "a[href=\"build/zcu104/documentation/index.html\"]": "<h1 class=\"tippy-header\" id=\"documentation-for-row-hammer-tester-zcu104\" style=\"margin-top: 0;\">Documentation for Row Hammer Tester ZCU104<a class=\"headerlink\" href=\"#documentation-for-row-hammer-tester-zcu104\" title=\"Link to this heading\">\u00b6</a></h1>", "a[href=\"rdimm_ddr4_tester.html\"]": "<h1 class=\"tippy-header\" id=\"rdimm-ddr4-tester\" style=\"margin-top: 0;\">RDIMM DDR4 Tester<a class=\"headerlink\" href=\"#rdimm-ddr4-tester\" title=\"Link to this heading\">\u00b6</a></h1><p>The Data Center RDIMM DDR4 Tester is an open source hardware test platform that enables testing and experimenting with various DDR4 RDIMMs (Registered Dual In-Line Memory Module).</p><p>The hardware is open and can be found on GitHub:\n<a class=\"reference external\" href=\"https://github.com/antmicro/rdimm-ddr4-tester\">https://github.com/antmicro/rdimm-ddr4-tester</a></p>", "a[href=\"playbook.html\"]": "<h1 class=\"tippy-header\" id=\"test-writing-playbook\" style=\"margin-top: 0;\">Test-writing playbook<a class=\"headerlink\" href=\"#test-writing-playbook\" title=\"Link to this heading\">\u00b6</a></h1><p>The <a class=\"reference external\" href=\"https://github.com/antmicro/rowhammer-tester/tree/master/rowhammer_tester/scripts/playbook\">Playbook directory</a> contains a group of Python classes and scripts designed to simplify the process of writing various rowhammer-related tests.\nThese tests can be executed against a hardware platform.</p>", "a[href=\"overview.html\"]": "<h1 class=\"tippy-header\" id=\"project-overview\" style=\"margin-top: 0;\">Project overview<a class=\"headerlink\" href=\"#project-overview\" title=\"Link to this heading\">\u00b6</a></h1><p>The aim of this project is to provide a platform for testing <a class=\"reference external\" href=\"https://users.ece.cmu.edu/~yoonguk/papers/kim-isca14.pdf\">DRAM vulnerability to rowhammer attacks</a>.</p><p>This suite can be run on real hardware (FPGAs) or in a simulation mode.</p>", "a[href=\"lpddr5_test_bed.html\"]": "<h1 class=\"tippy-header\" id=\"lpddr5-test-bed\" style=\"margin-top: 0;\">LPDDR5 Test Bed<a class=\"headerlink\" href=\"#lpddr5-test-bed\" title=\"Link to this heading\">\u00b6</a></h1><p>This accessory allows interfacing with a single LPDDR5 ICs using the <a class=\"reference internal\" href=\"so_dimm_ddr5_tester.html\"><span class=\"doc std std-doc\">SO-DIMM DDR5 Tester</span></a>.\nThe hardware design of the LPDDR5 Test Bed is released to GitHub (<a class=\"reference external\" href=\"https://github.com/antmicro/lpddr5-testbed\">https://github.com/antmicro/lpddr5-testbed</a>) as open source hardware.\nThe hardware design of the LPDDR5 Test Bed includes a single Micron MT62F1G32D4DR-031 LPDDR5 IC.</p>", "a[href=\"visualization.html\"]": "<h1 class=\"tippy-header\" id=\"result-visualization\" style=\"margin-top: 0;\">Result visualization<a class=\"headerlink\" href=\"#result-visualization\" title=\"Link to this heading\">\u00b6</a></h1><p>After executing attacks on your board, you can use the results to draw a plot or visualize them with Python and matplotlib or with the <a class=\"reference external\" href=\"https://github.com/chipsalliance/f4pga-database-visualizer\">F4PGA Database Visualizer</a>.\nThis chapter describes scripts used for visualizing the rowhammer attacks.\nThe script accept JSON files that can be generated as a result of hammering with commands described in the <a class=\"reference internal\" href=\"hammering.html\"><span class=\"doc\">Performing attacks (hammering)</span></a> chapter.</p>", "a[href=\"build/ddr5_tester/documentation/index.html\"]": "<h1 class=\"tippy-header\" id=\"documentation-for-row-hammer-tester-ddr5-tester\" style=\"margin-top: 0;\">Documentation for Row Hammer Tester DDR5 Tester<a class=\"headerlink\" href=\"#documentation-for-row-hammer-tester-ddr5-tester\" title=\"Link to this heading\">\u00b6</a></h1>", "a[href=\"lpddr4_test_bed.html\"]": "<h1 class=\"tippy-header\" id=\"lpddr4-test-bed\" style=\"margin-top: 0;\">LPDDR4 Test Bed<a class=\"headerlink\" href=\"#lpddr4-test-bed\" title=\"Link to this heading\">\u00b6</a></h1><p>This accessory allows interfacing with a single LPDDR4 ICs using the <a class=\"reference internal\" href=\"lpddr4_test_board.html\"><span class=\"doc std std-doc\">LPDDR4 Test Board</span></a>.\nThe hardware design of the LPDDR4 Test Bed is released to GitHub (<a class=\"reference external\" href=\"https://github.com/antmicro/lpddr4-testbed\">https://github.com/antmicro/lpddr4-testbed</a>) as open source hardware.\nThe hardware design includes Micron <a class=\"reference external\" href=\"https://www.micron.com/products/dram/lpdram/part-catalog/mt53e1g32d2np-046-wt\">MT53E1G32D2NP-046</a>.\nThe LPDDR4 Test Bed exposes only one memory channel (channel A) to the FPGA located on a matching test board.</p>", "a[href=\"building_linux.html\"]": "<h1 class=\"tippy-header\" id=\"building-linux-target\" style=\"margin-top: 0;\">Building Linux target<a class=\"headerlink\" href=\"#building-linux-target\" title=\"Link to this heading\">\u00b6</a></h1><p>The memory controllers synhesized for Rowhammer testing can be utilized as parts of a regular digital design that is capable of booting an operating system.\nIn such scenario the memory controller is used by the operating system for interacting with a DRAM memory.\nThis chapter describes a separate target configuration that has been created in order to synthesize a Linux-capable system that you can run on Antmicro\u2019s <a class=\"reference internal\" href=\"rdimm_ddr5_tester.html\"><span class=\"std std-doc\">RDIMM DDR5 Tester</span></a>.</p>", "a[href=\"build/arty/documentation/index.html\"]": "<h1 class=\"tippy-header\" id=\"documentation-for-row-hammer-tester-arty-a7\" style=\"margin-top: 0;\">Documentation for Row Hammer Tester Arty-A7<a class=\"headerlink\" href=\"#documentation-for-row-hammer-tester-arty-a7\" title=\"Link to this heading\">\u00b6</a></h1>", "a[href=\"build/ddr4_datacenter_test_board/documentation/index.html\"]": "<h1 class=\"tippy-header\" id=\"documentation-for-row-hammer-tester-data-center-dram-tester\" style=\"margin-top: 0;\">Documentation for Row Hammer Tester Data Center DRAM Tester<a class=\"headerlink\" href=\"#documentation-for-row-hammer-tester-data-center-dram-tester\" title=\"Link to this heading\">\u00b6</a></h1>", "a[href=\"pcie_support.html\"]": "<h1 class=\"tippy-header\" id=\"pcie-support\" style=\"margin-top: 0;\">PCIe support<a class=\"headerlink\" href=\"#pcie-support\" title=\"Link to this heading\">\u00b6</a></h1><p>The selected hardware platforms used for DRAM testing include an optional PCIe interface break-routed from the on-board FPGA.\nThese platforms are <a class=\"reference internal\" href=\"so_dimm_ddr5_tester.html\"><span class=\"std std-doc\">SO-DIMM DDR5 Testers</span></a> supporting PCIe x4 and <a class=\"reference internal\" href=\"rdimm_ddr5_tester.html\"><span class=\"std std-doc\">RDIMM DDR5 Tester</span></a> in Revision 2.0 supporting PCIe x8.\nThe platforms were designed in the form factor of PCIe cards and are mechanically compliant with host platforms with a PCIe root complex.</p>", "a[href=\"rdimm_ddr5_tester.html\"]": "<h1 class=\"tippy-header\" id=\"rdimm-ddr5-tester\" style=\"margin-top: 0;\">RDIMM DDR5 Tester<a class=\"headerlink\" href=\"#rdimm-ddr5-tester\" title=\"Link to this heading\">\u00b6</a></h1><p>The RDIMM DDR5 Tester is an open source hardware test platform that enables testing and experimenting with various DDR5 RDIMMs (Registered Dual In-Line Memory Module).</p><p>The hardware is open and can be found on <a class=\"reference external\" href=\"https://github.com/antmicro/rdimm-ddr5-tester\">GitHub</a>.</p>", "a[href=\"building_rowhammer.html\"]": "<h1 class=\"tippy-header\" id=\"building-rowhammer-designs\" style=\"margin-top: 0;\">Building Rowhammer designs<a class=\"headerlink\" href=\"#building-rowhammer-designs\" title=\"Link to this heading\">\u00b6</a></h1><p>This chapter provides building instructions for synthesizing the digital design for physical DRAM testers and simulation models.</p>", "a[href=\"build/ddr5_test_board/documentation/index.html\"]": "<h1 class=\"tippy-header\" id=\"documentation-for-row-hammer-tester-ddr5-test-board\" style=\"margin-top: 0;\">Documentation for Row Hammer Tester DDR5 Test Board<a class=\"headerlink\" href=\"#documentation-for-row-hammer-tester-ddr5-test-board\" title=\"Link to this heading\">\u00b6</a></h1>", "a[href=\"memory_testing.html\"]": "<h1 class=\"tippy-header\" id=\"memory-testing\" style=\"margin-top: 0;\">Memory testing<a class=\"headerlink\" href=\"#memory-testing\" title=\"Link to this heading\">\u00b6</a></h1><p>This chapter provides a brief overview of memory validation and testing methodologies used for ensuring that the Rowhammer tester remains usable with various memory targets.</p>", "a[href=\"zcu104.html\"]": "<h1 class=\"tippy-header\" id=\"zcu104-board\" style=\"margin-top: 0;\">ZCU104 board<a class=\"headerlink\" href=\"#zcu104-board\" title=\"Link to this heading\">\u00b6</a></h1><p>The <a class=\"reference external\" href=\"https://www.xilinx.com/products/boards-and-kits/zcu104.html\">ZCU104 board</a> enables testing DDR4 SO-DIMM modules.\nIt features a Zynq UltraScale+ MPSoC device consisting of a Processing System (PS) with quad-core ARM Cortex-A53 and programmable logic (PL).</p><p>On the ZCU104 board, the Ethernet PHY is connected to PS instead of PL.\nFor this reason, it is necessary to route the Ethernet/EtherBone traffic as follows :PC &lt;-&gt; PS &lt;-&gt; PL.\nA simple EtherBone server is implemented for this purpose (the source code can be found in the <code class=\"docutils literal notranslate\"><span class=\"pre\">firmware/zcu104/etherbone/</span></code> directory).</p>", "a[href=\"hammering.html\"]": "<h1 class=\"tippy-header\" id=\"performing-attacks-hammering\" style=\"margin-top: 0;\">Performing attacks (hammering)<a class=\"headerlink\" href=\"#performing-attacks-hammering\" title=\"Link to this heading\">\u00b6</a></h1><p>Rowhammer attacks can be run against a DRAM module.\nThe results can be then used for measuring cell retention.\nFor the complete list of script modifiers, see <code class=\"docutils literal notranslate\"><span class=\"pre\">--help</span></code>.</p><p>There are two versions of the rowhammer script:</p>", "a[href=\"arty.html\"]": "<h1 class=\"tippy-header\" id=\"arty-a7-board\" style=\"margin-top: 0;\">Arty-A7 board<a class=\"headerlink\" href=\"#arty-a7-board\" title=\"Link to this heading\">\u00b6</a></h1><p>The <a class=\"reference external\" href=\"https://reference.digilentinc.com/reference/programmable-logic/arty-a7/start\">Arty-A7 board</a> allows testing its on-board DDR3 module.\nThe board is designed around the Artix-7 Field Programmable Gate Array (FPGA) from AMD(Xilinx).</p>", "a[href=\"build/lpddr4_test_board/documentation/index.html\"]": "<h1 class=\"tippy-header\" id=\"documentation-for-row-hammer-tester-lpddr4-test-board\" style=\"margin-top: 0;\">Documentation for Row Hammer Tester LPDDR4 Test Board<a class=\"headerlink\" href=\"#documentation-for-row-hammer-tester-lpddr4-test-board\" title=\"Link to this heading\">\u00b6</a></h1>", "a[href=\"setup.html\"]": "<h1 class=\"tippy-header\" id=\"installation-and-setup\" style=\"margin-top: 0;\">Installation and setup<a class=\"headerlink\" href=\"#installation-and-setup\" title=\"Link to this heading\">\u00b6</a></h1><p>Make sure you have Python 3 installed with the <code class=\"docutils literal notranslate\"><span class=\"pre\">venv</span></code> module, and the dependencies required to build\n<a class=\"reference external\" href=\"https://github.com/verilator/verilator\">verilator</a>, <a class=\"reference external\" href=\"https://github.com/trabucayre/openFPGALoader\">openFPGALoader</a>\nand <a class=\"reference external\" href=\"https://github.com/openocd-org/openocd\">OpenOCD</a>.\nTo install the dependencies on Ubuntu 18.04 LTS, run:</p>", "a[href=\"ddr5_test_bed.html\"]": "<h1 class=\"tippy-header\" id=\"ddr5-test-bed\" style=\"margin-top: 0;\">DDR5 Test Bed<a class=\"headerlink\" href=\"#ddr5-test-bed\" title=\"Link to this heading\">\u00b6</a></h1><p>This accessory allows interfacing with a single DDR5 ICs using the <a class=\"reference internal\" href=\"lpddr4_test_board.html\"><span class=\"doc std std-doc\">LPDDR4 Test Board</span></a>.\nThe hardware design of the DDR5 Test Bed is released to GitHub (<a class=\"reference external\" href=\"https://github.com/antmicro/ddr5-testbed\">https://github.com/antmicro/ddr5-testbed</a>) as open source hardware.\nThe hardware design of the DDR5 Test Bed includes a single Micron <a class=\"reference external\" href=\"https://www.farnell.com/datasheets/3704816.pdf\">MT60B2G8HB-48B:A</a> 16Gb DRAM.\nThe DDR5 Test Bed exposes only one memory channel (channel A) to the FPGA located on a matching test board.</p><p>The DDR5 IC needs to be soldered to a custom <a class=\"reference external\" href=\"https://github.com/antmicro/ddr5-testbed/\">DDR5 Testbed</a> PCB which is available on GitHub as open source hardware.</p>"}
skip_classes = ["headerlink", "sd-stretched-link"]

window.onload = function () {
    for (const [select, tip_html] of Object.entries(selector_to_html)) {
        const links = document.querySelectorAll(`p ${select}`);
        for (const link of links) {
            if (skip_classes.some(c => link.classList.contains(c))) {
                continue;
            }

            tippy(link, {
                content: tip_html,
                allowHTML: true,
                arrow: true,
                placement: 'auto-start', maxWidth: 500, interactive: false,

            });
        };
    };
    console.log("tippy tips loaded!");
};
