-- Quartus Prime VHDL Template
-- Signed Adder/Subtractor

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU is

	generic
	(
		DATA_WIDTH : natural := 8
	);

	port 
	(
		a		: in signed ((DATA_WIDTH-1) downto 0);
		b		: in signed ((DATA_WIDTH-1) downto 0);
		m : in std_logic_vector(2 downto 0);
		result	: out signed ((DATA_WIDTH-1) downto 0)
	);

end entity;

architecture rtl of ALU is
begin

	process(a,b,m)
	begin
		-- Add if "m" is 1, else subtract
		case m is
			when "000" => result <= a + b;
			when "001" => result <= a - b;
			when "010" => result <= a and b;
			when "011" => result <= a or b;
			when "100" => result <= not a; --not a ou not b?
			when others => result <= 'X';
		end case;

end rtl;





