<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  2472, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  6789, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  6230, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  3402, user inline pragmas are applied</column>
            <column name="">(4) simplification,  3402, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 11959, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  3511, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate,  3511, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  3511, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  3511, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  3511, loop and instruction simplification</column>
            <column name="">(2) parallelization,  3511, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  3511, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  3511, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  3512, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  3516, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="des_encrypt" col1="des.cpp:223" col2="2472" col3="3402" col4="3511" col5="3511" col6="3516">
                    <row id="1" col0="generate_subkeys" col1="des.cpp:141" col2="1272" col3="982" col4="967" col5="967" col6="968">
                        <row id="5" col0="left_rotate" col1="des.cpp:124" col2="788" col2_disp=" 788 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="6" col0="des_core" col1="des.cpp:184" col2="1175" col3="2405" col4="2517" col5="2501" col6="2502">
                        <row id="9" col0="apply_IP" col1="des.cpp:10" col2="98" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="feistel" col1="des.cpp:105" col2="642" col3="" col4="" col5="" col6="">
                            <row id="7" col0="expand" col1="des.cpp:40" col2="98" col3="" col4="" col5="" col6=""/>
                            <row id="3" col0="sbox_substitute" col1="des.cpp:68" col2="370" col3="" col4="" col5="" col6=""/>
                            <row id="2" col0="permute_P" col1="des.cpp:54" col2="96" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="8" col0="apply_FP" col1="des.cpp:26" col2="98" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>
