// Seed: 1540388837
module module_0 (
    output tri1 id_0
);
  wor id_2;
  assign module_1.type_2 = 0;
  wire id_3;
  id_4 :
  assert property (@(1 or negedge 1) id_2)
  else begin : LABEL_0
    id_2 = id_4;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5
);
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    output wand id_5,
    output uwire id_6,
    input wire id_7,
    output supply0 id_8,
    input wire id_9,
    output tri id_10
);
  wire id_12;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_2 = 0;
  assign id_10 = 1;
endmodule
