-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input9223372036854775807-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input32769-w "Si" train_input/input_dir/input2-w "Si" train_input/input_dir/input2