CNN accel sim
    
    Check if count on fifos changes automatically when read latency is high
    
    testing opcode 16 functionality. Need to add logic to verification framework which will generate and inject
    input img data, generate convMap result of data and send over AWP FAS interconnect, and store data to memory

    Change signal init and targ spec to look more like axi, read and wrtie groups for every possible initiator
 

QUAD changes
    
    add more engines to process multiple 3x3 kernels at a time
    
    add code so the QUADS can process 1x1 kernels as well
    
    change code to use 4 bit look up tables and partial sums, and accumulation to do 8 bit multiplication

