{"vcs1":{"timestamp_begin":1682328320.989312070, "rt":1.00, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682328322.024013228, "rt":1.60, "ut":0.21, "st":0.27}}
{"link":{"timestamp_begin":1682328323.646829011, "rt":2.39, "ut":0.06, "st":1.73}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328320.688135580}
{"VCS_COMP_START_TIME": 1682328320.688135580}
{"VCS_COMP_END_TIME": 1682328327.037169071}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339936}}
{"stitch_vcselab": {"peak_mem": 238988}}
