

================================================================
== Vivado HLS Report for 'Conv1DMac_new_1'
================================================================
* Date:           Wed Apr 26 21:03:28 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.624|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262148|  262148|  262148|  262148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  262146|  262146|         4|          1|          1|  262144|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     610|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     260|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     340|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     340|    1113|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |computeS1_mux_164DeQ_U128          |computeS1_mux_164DeQ          |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U127  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U129  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U130  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |Total                              |                              |        0|      0|  0| 260|
    +-----------------------------------+------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights5_m_weights_V_U    |Conv1DMac_new_1_wVhK  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_1_U  |Conv1DMac_new_1_wWhU  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_2_U  |Conv1DMac_new_1_wXh4  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_3_U  |Conv1DMac_new_1_wYie  |        1|  0|   0|  1024|    6|     1|         6144|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|  4096|   21|     4|        21504|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_581_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_2_fu_670_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_3_fu_759_p2                |     *    |      0|  0|  41|           8|           6|
    |p_Val2_s_fu_492_p2                |     *    |      0|  0|  41|           8|           5|
    |indvar_flatten_next7_fu_329_p2    |     +    |      0|  0|  26|           1|          19|
    |indvar_flatten_op_fu_469_p2       |     +    |      0|  0|  19|          12|           1|
    |macRegisters_0_V_fu_846_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_855_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_864_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_882_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_383_p2                    |     +    |      0|  0|  15|           1|           5|
    |p_Val2_22_1_fu_988_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_2_fu_1031_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_3_fu_1074_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_5_fu_945_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_2_fu_463_p2                    |     +    |      0|  0|  15|           7|           1|
    |tmp1_fu_572_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_661_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_750_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_876_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_98_fu_443_p2                  |     +    |      0|  0|  17|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_651_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_740_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_825_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_562_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_97_mid_fu_377_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten7_fu_323_p2       |   icmp   |      0|  0|  18|          19|          20|
    |exitcond_flatten_fu_335_p2        |   icmp   |      0|  0|  13|          12|          11|
    |tmp_100_fu_457_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |tmp_145_fu_556_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_1_fu_645_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_2_fu_734_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_3_fu_819_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_s_fu_371_p2                   |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_142_fu_532_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_148_fu_621_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_152_fu_710_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_156_fu_795_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_359_fu_389_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_475_p3     |  select  |      0|  0|  12|           1|           1|
    |nm_mid2_fu_431_p3                 |  select  |      0|  0|   5|           1|           5|
    |nm_mid_fu_341_p3                  |  select  |      0|  0|   5|           1|           1|
    |nm_t_mid2_fu_423_p3               |  select  |      0|  0|   4|           1|           4|
    |nm_t_mid_fu_357_p3                |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_395_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_96_mid2_fu_415_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_96_mid_fu_349_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_365_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 610|         251|         242|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten7_reg_247    |   9|          2|   19|         38|
    |indvar_flatten_reg_258     |   9|          2|   12|         24|
    |macRegisters_0_V_5_fu_166  |   9|          2|    8|         16|
    |macRegisters_1_V_5_fu_170  |   9|          2|    8|         16|
    |macRegisters_2_V_5_fu_174  |   9|          2|    8|         16|
    |macRegisters_3_V_5_fu_178  |   9|          2|    8|         16|
    |nm_reg_269                 |   9|          2|    5|         10|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_280                 |   9|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   82|        166|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1121        |   1|   0|    1|          0|
    |indvar_flatten7_reg_247           |  19|   0|   19|          0|
    |indvar_flatten_reg_258            |  12|   0|   12|          0|
    |macRegisters_0_V_5_fu_166         |   8|   0|    8|          0|
    |macRegisters_1_V_5_fu_170         |   8|   0|    8|          0|
    |macRegisters_2_V_5_fu_174         |   8|   0|    8|          0|
    |macRegisters_3_V_5_fu_178         |   8|   0|    8|          0|
    |nm_reg_269                        |   5|   0|    5|          0|
    |nm_t_mid2_reg_1130                |   4|   0|    4|          0|
    |qb_assign_2_3_reg_1223            |   1|   0|    1|          0|
    |sf_reg_280                        |   7|   0|    7|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp1_reg_1203                     |   7|   0|    7|          0|
    |tmp2_reg_1208                     |   7|   0|    7|          0|
    |tmp3_reg_1213                     |   7|   0|    7|          0|
    |tmp_100_reg_1163                  |   1|   0|    1|          0|
    |tmp_161_reg_1218                  |   7|   0|    7|          0|
    |tmp_V_reg_1177                    |   8|   0|    8|          0|
    |weights5_m_weights_V_11_reg_1198  |   6|   0|    6|          0|
    |weights5_m_weights_V_5_reg_1183   |   5|   0|    5|          0|
    |weights5_m_weights_V_7_reg_1188   |   5|   0|    5|          0|
    |weights5_m_weights_V_9_reg_1193   |   5|   0|    5|          0|
    |exitcond_flatten7_reg_1121        |  64|  32|    1|          0|
    |nm_t_mid2_reg_1130                |  64|  32|    4|          0|
    |tmp_100_reg_1163                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 340|  96|  154|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

