
remoteNodeMonitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005130  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  08005300  08005300  00015300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005854  08005854  00020104  2**0
                  CONTENTS
  4 .ARM          00000008  08005854  08005854  00015854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800585c  0800585c  00020104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800585c  0800585c  0001585c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005860  08005860  00015860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  08005864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000064d4  20000104  08005968  00020104  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200065d8  08005968  000265d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000af03  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0b  00000000  00000000  0002b037  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  0002cf48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000820  00000000  00000000  0002d850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d74  00000000  00000000  0002e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de0e  00000000  00000000  00050de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca22c  00000000  00000000  0005ebf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00128e1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cbc  00000000  00000000  00128e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000104 	.word	0x20000104
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080052e8 	.word	0x080052e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000108 	.word	0x20000108
 800020c:	080052e8 	.word	0x080052e8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <App_Init>:
* Description: 	Initializes application.
* Parameters:  	(none)
* Returns:     		(none)
******************************************************************************/
void App_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_MUX_SELA_Port, UART_MUX_SELA_Pin, GPIO_PIN_RESET);
 80005e8:	2200      	movs	r2, #0
 80005ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ee:	4805      	ldr	r0, [pc, #20]	; (8000604 <App_Init+0x20>)
 80005f0:	f001 ff40 	bl	8002474 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_MUX_INH_Port, UART_MUX_INH_Pin, GPIO_PIN_RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005fa:	4802      	ldr	r0, [pc, #8]	; (8000604 <App_Init+0x20>)
 80005fc:	f001 ff3a 	bl	8002474 <HAL_GPIO_WritePin>
}
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40020800 	.word	0x40020800

08000608 <App_Update>:
* Description: 	Updates state of the application.
* Parameters:  	(none)
* Returns:     		(none)
******************************************************************************/
void App_Update(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	switch(Get_Application_State())
 800060c:	f000 f998 	bl	8000940 <Get_Application_State>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d004      	beq.n	8000620 <App_Update+0x18>
 8000616:	2b01      	cmp	r3, #1
 8000618:	d10b      	bne.n	8000632 <App_Update+0x2a>
	{
		case MOLLY_SKYLA1:
			Skyla1_Molly_App();
 800061a:	f000 fb05 	bl	8000c28 <Skyla1_Molly_App>
			break;
 800061e:	e008      	b.n	8000632 <App_Update+0x2a>

		case MONITOR:
//			HAL_UART_Transmit(&huart1, (uint8_t*)"L|monitor mode \n", 16, 500);
			Skyla1_Check_Flag();
 8000620:	f000 fcca 	bl	8000fb8 <Skyla1_Check_Flag>
			Creed1_Check_Flag();
 8000624:	f000 fd22 	bl	800106c <Creed1_Check_Flag>
			Skyla2_Check_Flag();
 8000628:	f000 fd7a 	bl	8001120 <Skyla2_Check_Flag>
			Creed2_Check_Flag();
 800062c:	f000 fdd2 	bl	80011d4 <Creed2_Check_Flag>
			break;
 8000630:	bf00      	nop
	}
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}

08000636 <main>:

/**************************************************************************************************
* Main Program Loop
**************************************************************************************************/
int main(void)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	af00      	add	r7, sp, #0
   // Initialize the chip
   Chip_Init();
 800063a:	f000 f807 	bl	800064c <Chip_Init>

   // Initialize the application
   App_Init();
 800063e:	f7ff ffd1 	bl	80005e4 <App_Init>

   /* Replace with your application code */
   while (1)
   {
      // call chip level routines that need updating
      Chip_Update();
 8000642:	f000 fe21 	bl	8001288 <Chip_Update>

      // call application
      App_Update();
 8000646:	f7ff ffdf 	bl	8000608 <App_Update>
      Chip_Update();
 800064a:	e7fa      	b.n	8000642 <main+0xc>

0800064c <Chip_Init>:
* Description: 	This routine sets up the chip
* Parameters:  	(none)
* Returns:     		(none)
******************************************************************************/
void Chip_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000650:	f001 fb42 	bl	8001cd8 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000654:	f000 fe20 	bl	8001298 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000658:	f000 fe92 	bl	8001380 <MX_GPIO_Init>
  MX_USART1_UART_Init();			// RASPBERRY PI
 800065c:	f001 f8ae 	bl	80017bc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000660:	f001 f8d6 	bl	8001810 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();			// SKYLA1
 8000664:	f001 f8fe 	bl	8001864 <MX_USART3_UART_Init>
  MX_UART4_Init();					// CREED1
 8000668:	f001 f854 	bl	8001714 <MX_UART4_Init>
  MX_UART5_Init();					// SKYLA2
 800066c:	f001 f87c 	bl	8001768 <MX_UART5_Init>
  MX_USART6_UART_Init();			// CREED2
 8000670:	f001 f922 	bl	80018b8 <MX_USART6_UART_Init>

  HAL_UART_Receive_IT(&huart1, &pi_uart_rxData, 1);
 8000674:	2201      	movs	r2, #1
 8000676:	490d      	ldr	r1, [pc, #52]	; (80006ac <Chip_Init+0x60>)
 8000678:	480d      	ldr	r0, [pc, #52]	; (80006b0 <Chip_Init+0x64>)
 800067a:	f002 fddc 	bl	8003236 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, &skyla1_uart_rxData, 1);
 800067e:	2201      	movs	r2, #1
 8000680:	490c      	ldr	r1, [pc, #48]	; (80006b4 <Chip_Init+0x68>)
 8000682:	480d      	ldr	r0, [pc, #52]	; (80006b8 <Chip_Init+0x6c>)
 8000684:	f002 fdd7 	bl	8003236 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart4, &creed1_uart_rxData, 1);
 8000688:	2201      	movs	r2, #1
 800068a:	490c      	ldr	r1, [pc, #48]	; (80006bc <Chip_Init+0x70>)
 800068c:	480c      	ldr	r0, [pc, #48]	; (80006c0 <Chip_Init+0x74>)
 800068e:	f002 fdd2 	bl	8003236 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart5, &skyla2_uart_rxData, 1);
 8000692:	2201      	movs	r2, #1
 8000694:	490b      	ldr	r1, [pc, #44]	; (80006c4 <Chip_Init+0x78>)
 8000696:	480c      	ldr	r0, [pc, #48]	; (80006c8 <Chip_Init+0x7c>)
 8000698:	f002 fdcd 	bl	8003236 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &creed2_uart_rxData, 1);
 800069c:	2201      	movs	r2, #1
 800069e:	490b      	ldr	r1, [pc, #44]	; (80006cc <Chip_Init+0x80>)
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <Chip_Init+0x84>)
 80006a2:	f002 fdc8 	bl	8003236 <HAL_UART_Receive_IT>
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	200014ae 	.word	0x200014ae
 80006b0:	200064b4 	.word	0x200064b4
 80006b4:	20002972 	.word	0x20002972
 80006b8:	2000653c 	.word	0x2000653c
 80006bc:	20003d06 	.word	0x20003d06
 80006c0:	2000642c 	.word	0x2000642c
 80006c4:	20005096 	.word	0x20005096
 80006c8:	20006470 	.word	0x20006470
 80006cc:	20006426 	.word	0x20006426
 80006d0:	20006580 	.word	0x20006580

080006d4 <HAL_UART_RxCpltCallback>:
* 				stores RX data into buffers.
* Parameters:  	*huart --> the uart that triggered the interrupt
* Returns:     		(none)
******************************************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a76      	ldr	r2, [pc, #472]	; (80008bc <HAL_UART_RxCpltCallback+0x1e8>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d124      	bne.n	8000730 <HAL_UART_RxCpltCallback+0x5c>
	{
		pi_uart_rxBuffer[pi_array_end] = pi_uart_rxData;
 80006e6:	4b76      	ldr	r3, [pc, #472]	; (80008c0 <HAL_UART_RxCpltCallback+0x1ec>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	461a      	mov	r2, r3
 80006ec:	4b75      	ldr	r3, [pc, #468]	; (80008c4 <HAL_UART_RxCpltCallback+0x1f0>)
 80006ee:	7819      	ldrb	r1, [r3, #0]
 80006f0:	4b75      	ldr	r3, [pc, #468]	; (80008c8 <HAL_UART_RxCpltCallback+0x1f4>)
 80006f2:	5499      	strb	r1, [r3, r2]
		if(pi_uart_rxData == 'p')
 80006f4:	4b73      	ldr	r3, [pc, #460]	; (80008c4 <HAL_UART_RxCpltCallback+0x1f0>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2b70      	cmp	r3, #112	; 0x70
 80006fa:	d102      	bne.n	8000702 <HAL_UART_RxCpltCallback+0x2e>
			application_state = MOLLY_SKYLA1;
 80006fc:	4b73      	ldr	r3, [pc, #460]	; (80008cc <HAL_UART_RxCpltCallback+0x1f8>)
 80006fe:	2201      	movs	r2, #1
 8000700:	701a      	strb	r2, [r3, #0]
		pi_array_end = (pi_array_end+1)%pi_buffer_size;
 8000702:	4b6f      	ldr	r3, [pc, #444]	; (80008c0 <HAL_UART_RxCpltCallback+0x1ec>)
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	3301      	adds	r3, #1
 8000708:	4a71      	ldr	r2, [pc, #452]	; (80008d0 <HAL_UART_RxCpltCallback+0x1fc>)
 800070a:	fb82 1203 	smull	r1, r2, r2, r3
 800070e:	12d1      	asrs	r1, r2, #11
 8000710:	17da      	asrs	r2, r3, #31
 8000712:	1a8a      	subs	r2, r1, r2
 8000714:	f241 3188 	movw	r1, #5000	; 0x1388
 8000718:	fb01 f202 	mul.w	r2, r1, r2
 800071c:	1a9a      	subs	r2, r3, r2
 800071e:	b292      	uxth	r2, r2
 8000720:	4b67      	ldr	r3, [pc, #412]	; (80008c0 <HAL_UART_RxCpltCallback+0x1ec>)
 8000722:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &pi_uart_rxData, 1);
 8000724:	2201      	movs	r2, #1
 8000726:	4967      	ldr	r1, [pc, #412]	; (80008c4 <HAL_UART_RxCpltCallback+0x1f0>)
 8000728:	486a      	ldr	r0, [pc, #424]	; (80008d4 <HAL_UART_RxCpltCallback+0x200>)
 800072a:	f002 fd84 	bl	8003236 <HAL_UART_Receive_IT>
		if(creed2_uart_rxData == '\n' || creed2_uart_rxData == '\r')
			creed2_send_flag = creed2_array_end;
		creed2_array_end = (creed2_array_end+1)%creed2_uart_buffer_size;
		HAL_UART_Receive_IT(&huart6, &creed2_uart_rxData, 1);
	}
}
 800072e:	e0c0      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x1de>
	else if(huart->Instance == USART3)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a68      	ldr	r2, [pc, #416]	; (80008d8 <HAL_UART_RxCpltCallback+0x204>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d12c      	bne.n	8000794 <HAL_UART_RxCpltCallback+0xc0>
		skyla1_uart_rxBuffer[skyla1_array_end] = skyla1_uart_rxData;
 800073a:	4b68      	ldr	r3, [pc, #416]	; (80008dc <HAL_UART_RxCpltCallback+0x208>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	461a      	mov	r2, r3
 8000740:	4b67      	ldr	r3, [pc, #412]	; (80008e0 <HAL_UART_RxCpltCallback+0x20c>)
 8000742:	7819      	ldrb	r1, [r3, #0]
 8000744:	4b67      	ldr	r3, [pc, #412]	; (80008e4 <HAL_UART_RxCpltCallback+0x210>)
 8000746:	5499      	strb	r1, [r3, r2]
		if(skyla1_uart_rxData == '\n' || skyla1_uart_rxData == '\r')
 8000748:	4b65      	ldr	r3, [pc, #404]	; (80008e0 <HAL_UART_RxCpltCallback+0x20c>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b0a      	cmp	r3, #10
 800074e:	d003      	beq.n	8000758 <HAL_UART_RxCpltCallback+0x84>
 8000750:	4b63      	ldr	r3, [pc, #396]	; (80008e0 <HAL_UART_RxCpltCallback+0x20c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b0d      	cmp	r3, #13
 8000756:	d103      	bne.n	8000760 <HAL_UART_RxCpltCallback+0x8c>
			skyla1_send_flag = skyla1_array_end;
 8000758:	4b60      	ldr	r3, [pc, #384]	; (80008dc <HAL_UART_RxCpltCallback+0x208>)
 800075a:	881a      	ldrh	r2, [r3, #0]
 800075c:	4b62      	ldr	r3, [pc, #392]	; (80008e8 <HAL_UART_RxCpltCallback+0x214>)
 800075e:	801a      	strh	r2, [r3, #0]
		skyla1_new_data = 1;
 8000760:	4b62      	ldr	r3, [pc, #392]	; (80008ec <HAL_UART_RxCpltCallback+0x218>)
 8000762:	2201      	movs	r2, #1
 8000764:	701a      	strb	r2, [r3, #0]
		skyla1_array_end = (skyla1_array_end+1)%skyla1_uart_buffer_size;
 8000766:	4b5d      	ldr	r3, [pc, #372]	; (80008dc <HAL_UART_RxCpltCallback+0x208>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	3301      	adds	r3, #1
 800076c:	4a58      	ldr	r2, [pc, #352]	; (80008d0 <HAL_UART_RxCpltCallback+0x1fc>)
 800076e:	fb82 1203 	smull	r1, r2, r2, r3
 8000772:	12d1      	asrs	r1, r2, #11
 8000774:	17da      	asrs	r2, r3, #31
 8000776:	1a8a      	subs	r2, r1, r2
 8000778:	f241 3188 	movw	r1, #5000	; 0x1388
 800077c:	fb01 f202 	mul.w	r2, r1, r2
 8000780:	1a9a      	subs	r2, r3, r2
 8000782:	b292      	uxth	r2, r2
 8000784:	4b55      	ldr	r3, [pc, #340]	; (80008dc <HAL_UART_RxCpltCallback+0x208>)
 8000786:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, &skyla1_uart_rxData, 1);
 8000788:	2201      	movs	r2, #1
 800078a:	4955      	ldr	r1, [pc, #340]	; (80008e0 <HAL_UART_RxCpltCallback+0x20c>)
 800078c:	4858      	ldr	r0, [pc, #352]	; (80008f0 <HAL_UART_RxCpltCallback+0x21c>)
 800078e:	f002 fd52 	bl	8003236 <HAL_UART_Receive_IT>
}
 8000792:	e08e      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x1de>
	else if(huart->Instance == UART4)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a56      	ldr	r2, [pc, #344]	; (80008f4 <HAL_UART_RxCpltCallback+0x220>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d129      	bne.n	80007f2 <HAL_UART_RxCpltCallback+0x11e>
		creed1_uart_rxBuffer[creed1_array_end] = creed1_uart_rxData;
 800079e:	4b56      	ldr	r3, [pc, #344]	; (80008f8 <HAL_UART_RxCpltCallback+0x224>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	461a      	mov	r2, r3
 80007a4:	4b55      	ldr	r3, [pc, #340]	; (80008fc <HAL_UART_RxCpltCallback+0x228>)
 80007a6:	7819      	ldrb	r1, [r3, #0]
 80007a8:	4b55      	ldr	r3, [pc, #340]	; (8000900 <HAL_UART_RxCpltCallback+0x22c>)
 80007aa:	5499      	strb	r1, [r3, r2]
		if(creed1_uart_rxData == '\n' || creed1_uart_rxData == '\r')
 80007ac:	4b53      	ldr	r3, [pc, #332]	; (80008fc <HAL_UART_RxCpltCallback+0x228>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2b0a      	cmp	r3, #10
 80007b2:	d003      	beq.n	80007bc <HAL_UART_RxCpltCallback+0xe8>
 80007b4:	4b51      	ldr	r3, [pc, #324]	; (80008fc <HAL_UART_RxCpltCallback+0x228>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b0d      	cmp	r3, #13
 80007ba:	d103      	bne.n	80007c4 <HAL_UART_RxCpltCallback+0xf0>
			creed1_send_flag = creed1_array_end;
 80007bc:	4b4e      	ldr	r3, [pc, #312]	; (80008f8 <HAL_UART_RxCpltCallback+0x224>)
 80007be:	881a      	ldrh	r2, [r3, #0]
 80007c0:	4b50      	ldr	r3, [pc, #320]	; (8000904 <HAL_UART_RxCpltCallback+0x230>)
 80007c2:	801a      	strh	r2, [r3, #0]
		creed1_array_end = (creed1_array_end+1)%creed1_uart_buffer_size;
 80007c4:	4b4c      	ldr	r3, [pc, #304]	; (80008f8 <HAL_UART_RxCpltCallback+0x224>)
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	3301      	adds	r3, #1
 80007ca:	4a41      	ldr	r2, [pc, #260]	; (80008d0 <HAL_UART_RxCpltCallback+0x1fc>)
 80007cc:	fb82 1203 	smull	r1, r2, r2, r3
 80007d0:	12d1      	asrs	r1, r2, #11
 80007d2:	17da      	asrs	r2, r3, #31
 80007d4:	1a8a      	subs	r2, r1, r2
 80007d6:	f241 3188 	movw	r1, #5000	; 0x1388
 80007da:	fb01 f202 	mul.w	r2, r1, r2
 80007de:	1a9a      	subs	r2, r3, r2
 80007e0:	b292      	uxth	r2, r2
 80007e2:	4b45      	ldr	r3, [pc, #276]	; (80008f8 <HAL_UART_RxCpltCallback+0x224>)
 80007e4:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart4, &creed1_uart_rxData, 1);
 80007e6:	2201      	movs	r2, #1
 80007e8:	4944      	ldr	r1, [pc, #272]	; (80008fc <HAL_UART_RxCpltCallback+0x228>)
 80007ea:	4847      	ldr	r0, [pc, #284]	; (8000908 <HAL_UART_RxCpltCallback+0x234>)
 80007ec:	f002 fd23 	bl	8003236 <HAL_UART_Receive_IT>
}
 80007f0:	e05f      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x1de>
	else if(huart->Instance == UART5)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a45      	ldr	r2, [pc, #276]	; (800090c <HAL_UART_RxCpltCallback+0x238>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d12c      	bne.n	8000856 <HAL_UART_RxCpltCallback+0x182>
		skyla2_uart_rxBuffer[skyla2_array_end] = skyla2_uart_rxData;
 80007fc:	4b44      	ldr	r3, [pc, #272]	; (8000910 <HAL_UART_RxCpltCallback+0x23c>)
 80007fe:	881b      	ldrh	r3, [r3, #0]
 8000800:	461a      	mov	r2, r3
 8000802:	4b44      	ldr	r3, [pc, #272]	; (8000914 <HAL_UART_RxCpltCallback+0x240>)
 8000804:	7819      	ldrb	r1, [r3, #0]
 8000806:	4b44      	ldr	r3, [pc, #272]	; (8000918 <HAL_UART_RxCpltCallback+0x244>)
 8000808:	5499      	strb	r1, [r3, r2]
		if(skyla2_uart_rxData == '\n' || skyla2_uart_rxData == '\r')
 800080a:	4b42      	ldr	r3, [pc, #264]	; (8000914 <HAL_UART_RxCpltCallback+0x240>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b0a      	cmp	r3, #10
 8000810:	d003      	beq.n	800081a <HAL_UART_RxCpltCallback+0x146>
 8000812:	4b40      	ldr	r3, [pc, #256]	; (8000914 <HAL_UART_RxCpltCallback+0x240>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	2b0d      	cmp	r3, #13
 8000818:	d103      	bne.n	8000822 <HAL_UART_RxCpltCallback+0x14e>
			skyla2_send_flag = skyla2_array_end;
 800081a:	4b3d      	ldr	r3, [pc, #244]	; (8000910 <HAL_UART_RxCpltCallback+0x23c>)
 800081c:	881a      	ldrh	r2, [r3, #0]
 800081e:	4b3f      	ldr	r3, [pc, #252]	; (800091c <HAL_UART_RxCpltCallback+0x248>)
 8000820:	801a      	strh	r2, [r3, #0]
		skyla2_new_data = 1;
 8000822:	4b3f      	ldr	r3, [pc, #252]	; (8000920 <HAL_UART_RxCpltCallback+0x24c>)
 8000824:	2201      	movs	r2, #1
 8000826:	701a      	strb	r2, [r3, #0]
		skyla2_array_end = (skyla2_array_end+1)%skyla2_uart_buffer_size;
 8000828:	4b39      	ldr	r3, [pc, #228]	; (8000910 <HAL_UART_RxCpltCallback+0x23c>)
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	3301      	adds	r3, #1
 800082e:	4a28      	ldr	r2, [pc, #160]	; (80008d0 <HAL_UART_RxCpltCallback+0x1fc>)
 8000830:	fb82 1203 	smull	r1, r2, r2, r3
 8000834:	12d1      	asrs	r1, r2, #11
 8000836:	17da      	asrs	r2, r3, #31
 8000838:	1a8a      	subs	r2, r1, r2
 800083a:	f241 3188 	movw	r1, #5000	; 0x1388
 800083e:	fb01 f202 	mul.w	r2, r1, r2
 8000842:	1a9a      	subs	r2, r3, r2
 8000844:	b292      	uxth	r2, r2
 8000846:	4b32      	ldr	r3, [pc, #200]	; (8000910 <HAL_UART_RxCpltCallback+0x23c>)
 8000848:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart5, &skyla2_uart_rxData, 1);
 800084a:	2201      	movs	r2, #1
 800084c:	4931      	ldr	r1, [pc, #196]	; (8000914 <HAL_UART_RxCpltCallback+0x240>)
 800084e:	4835      	ldr	r0, [pc, #212]	; (8000924 <HAL_UART_RxCpltCallback+0x250>)
 8000850:	f002 fcf1 	bl	8003236 <HAL_UART_Receive_IT>
}
 8000854:	e02d      	b.n	80008b2 <HAL_UART_RxCpltCallback+0x1de>
	else if(huart->Instance == USART6)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a33      	ldr	r2, [pc, #204]	; (8000928 <HAL_UART_RxCpltCallback+0x254>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d128      	bne.n	80008b2 <HAL_UART_RxCpltCallback+0x1de>
		creed2_uart_rxBuffer[creed2_array_end] = creed2_uart_rxData;
 8000860:	4b32      	ldr	r3, [pc, #200]	; (800092c <HAL_UART_RxCpltCallback+0x258>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	461a      	mov	r2, r3
 8000866:	4b32      	ldr	r3, [pc, #200]	; (8000930 <HAL_UART_RxCpltCallback+0x25c>)
 8000868:	7819      	ldrb	r1, [r3, #0]
 800086a:	4b32      	ldr	r3, [pc, #200]	; (8000934 <HAL_UART_RxCpltCallback+0x260>)
 800086c:	5499      	strb	r1, [r3, r2]
		if(creed2_uart_rxData == '\n' || creed2_uart_rxData == '\r')
 800086e:	4b30      	ldr	r3, [pc, #192]	; (8000930 <HAL_UART_RxCpltCallback+0x25c>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b0a      	cmp	r3, #10
 8000874:	d003      	beq.n	800087e <HAL_UART_RxCpltCallback+0x1aa>
 8000876:	4b2e      	ldr	r3, [pc, #184]	; (8000930 <HAL_UART_RxCpltCallback+0x25c>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b0d      	cmp	r3, #13
 800087c:	d103      	bne.n	8000886 <HAL_UART_RxCpltCallback+0x1b2>
			creed2_send_flag = creed2_array_end;
 800087e:	4b2b      	ldr	r3, [pc, #172]	; (800092c <HAL_UART_RxCpltCallback+0x258>)
 8000880:	881a      	ldrh	r2, [r3, #0]
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <HAL_UART_RxCpltCallback+0x264>)
 8000884:	801a      	strh	r2, [r3, #0]
		creed2_array_end = (creed2_array_end+1)%creed2_uart_buffer_size;
 8000886:	4b29      	ldr	r3, [pc, #164]	; (800092c <HAL_UART_RxCpltCallback+0x258>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	3301      	adds	r3, #1
 800088c:	4a10      	ldr	r2, [pc, #64]	; (80008d0 <HAL_UART_RxCpltCallback+0x1fc>)
 800088e:	fb82 1203 	smull	r1, r2, r2, r3
 8000892:	12d1      	asrs	r1, r2, #11
 8000894:	17da      	asrs	r2, r3, #31
 8000896:	1a8a      	subs	r2, r1, r2
 8000898:	f241 3188 	movw	r1, #5000	; 0x1388
 800089c:	fb01 f202 	mul.w	r2, r1, r2
 80008a0:	1a9a      	subs	r2, r3, r2
 80008a2:	b292      	uxth	r2, r2
 80008a4:	4b21      	ldr	r3, [pc, #132]	; (800092c <HAL_UART_RxCpltCallback+0x258>)
 80008a6:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart6, &creed2_uart_rxData, 1);
 80008a8:	2201      	movs	r2, #1
 80008aa:	4921      	ldr	r1, [pc, #132]	; (8000930 <HAL_UART_RxCpltCallback+0x25c>)
 80008ac:	4823      	ldr	r0, [pc, #140]	; (800093c <HAL_UART_RxCpltCallback+0x268>)
 80008ae:	f002 fcc2 	bl	8003236 <HAL_UART_Receive_IT>
}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40011000 	.word	0x40011000
 80008c0:	200014ac 	.word	0x200014ac
 80008c4:	200014ae 	.word	0x200014ae
 80008c8:	20000124 	.word	0x20000124
 80008cc:	20000121 	.word	0x20000121
 80008d0:	68db8bad 	.word	0x68db8bad
 80008d4:	200064b4 	.word	0x200064b4
 80008d8:	40004800 	.word	0x40004800
 80008dc:	2000296e 	.word	0x2000296e
 80008e0:	20002972 	.word	0x20002972
 80008e4:	200015e4 	.word	0x200015e4
 80008e8:	20002970 	.word	0x20002970
 80008ec:	20002973 	.word	0x20002973
 80008f0:	2000653c 	.word	0x2000653c
 80008f4:	40004c00 	.word	0x40004c00
 80008f8:	20003d02 	.word	0x20003d02
 80008fc:	20003d06 	.word	0x20003d06
 8000900:	20002978 	.word	0x20002978
 8000904:	20003d04 	.word	0x20003d04
 8000908:	2000642c 	.word	0x2000642c
 800090c:	40005000 	.word	0x40005000
 8000910:	20005092 	.word	0x20005092
 8000914:	20005096 	.word	0x20005096
 8000918:	20003d08 	.word	0x20003d08
 800091c:	20005094 	.word	0x20005094
 8000920:	20005097 	.word	0x20005097
 8000924:	20006470 	.word	0x20006470
 8000928:	40011400 	.word	0x40011400
 800092c:	20006422 	.word	0x20006422
 8000930:	20006426 	.word	0x20006426
 8000934:	20005098 	.word	0x20005098
 8000938:	20006424 	.word	0x20006424
 800093c:	20006580 	.word	0x20006580

08000940 <Get_Application_State>:

uint8_t Get_Application_State(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
	return application_state;
 8000944:	4b03      	ldr	r3, [pc, #12]	; (8000954 <Get_Application_State+0x14>)
 8000946:	781b      	ldrb	r3, [r3, #0]
}
 8000948:	4618      	mov	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	20000121 	.word	0x20000121

08000958 <Skyla1_DataReady>:

uint8_t Skyla1_DataReady(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
	return skyla1_new_data;
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <Skyla1_DataReady+0x14>)
 800095e:	781b      	ldrb	r3, [r3, #0]
}
 8000960:	4618      	mov	r0, r3
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	20002973 	.word	0x20002973

08000970 <Skyla1_GetData>:

uint8_t Skyla1_GetData(uint16_t head_subtracter)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	80fb      	strh	r3, [r7, #6]
	skyla1_new_data = 0;
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <Skyla1_GetData+0x44>)
 800097c:	2200      	movs	r2, #0
 800097e:	701a      	strb	r2, [r3, #0]
	return skyla1_uart_rxBuffer[(skyla1_uart_buffer_size-1-head_subtracter+skyla1_array_end)%skyla1_uart_buffer_size];
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8000986:	3307      	adds	r3, #7
 8000988:	4a0b      	ldr	r2, [pc, #44]	; (80009b8 <Skyla1_GetData+0x48>)
 800098a:	8812      	ldrh	r2, [r2, #0]
 800098c:	441a      	add	r2, r3
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <Skyla1_GetData+0x4c>)
 8000990:	fb83 1302 	smull	r1, r3, r3, r2
 8000994:	12d9      	asrs	r1, r3, #11
 8000996:	17d3      	asrs	r3, r2, #31
 8000998:	1acb      	subs	r3, r1, r3
 800099a:	f241 3188 	movw	r1, #5000	; 0x1388
 800099e:	fb01 f303 	mul.w	r3, r1, r3
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	4a06      	ldr	r2, [pc, #24]	; (80009c0 <Skyla1_GetData+0x50>)
 80009a6:	5cd3      	ldrb	r3, [r2, r3]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr
 80009b4:	20002973 	.word	0x20002973
 80009b8:	2000296e 	.word	0x2000296e
 80009bc:	68db8bad 	.word	0x68db8bad
 80009c0:	200015e4 	.word	0x200015e4

080009c4 <Skyla1_Find_Word>:

uint8_t Skyla1_Find_Word(char* word)
{
 80009c4:	b590      	push	{r4, r7, lr}
 80009c6:	b0c5      	sub	sp, #276	; 0x114
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80009ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80009d2:	6018      	str	r0, [r3, #0]
	if(Skyla1_DataReady())
 80009d4:	f7ff ffc0 	bl	8000958 <Skyla1_DataReady>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d047      	beq.n	8000a6e <Skyla1_Find_Word+0xaa>
	{
		uint16_t word_length = strlen(word);
 80009de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80009e2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80009e6:	6818      	ldr	r0, [r3, #0]
 80009e8:	f7ff fc1c 	bl	8000224 <strlen>
 80009ec:	4603      	mov	r3, r0
 80009ee:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
		char current_word[255] = {0};
 80009f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80009f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	3304      	adds	r3, #4
 8000a00:	22fb      	movs	r2, #251	; 0xfb
 8000a02:	2100      	movs	r1, #0
 8000a04:	4618      	mov	r0, r3
 8000a06:	f003 fbd9 	bl	80041bc <memset>
		for(uint16_t i = 0; i<word_length; i++)
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 8000a10:	e016      	b.n	8000a40 <Skyla1_Find_Word+0x7c>
			current_word[word_length-1-i] = Skyla1_GetData(i);
 8000a12:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8000a16:	1e5a      	subs	r2, r3, #1
 8000a18:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8000a1c:	1ad4      	subs	r4, r2, r3
 8000a1e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff ffa4 	bl	8000970 <Skyla1_GetData>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000a30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000a34:	551a      	strb	r2, [r3, r4]
		for(uint16_t i = 0; i<word_length; i++)
 8000a36:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 8000a40:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8000a44:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d3e2      	bcc.n	8000a12 <Skyla1_Find_Word+0x4e>

		if(strcmp(current_word, word) == 0)
 8000a4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000a50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000a54:	f107 020c 	add.w	r2, r7, #12
 8000a58:	6819      	ldr	r1, [r3, #0]
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	f7ff fbd8 	bl	8000210 <strcmp>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d101      	bne.n	8000a6a <Skyla1_Find_Word+0xa6>
			return 1;
 8000a66:	2301      	movs	r3, #1
 8000a68:	e002      	b.n	8000a70 <Skyla1_Find_Word+0xac>
		else
			return 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e000      	b.n	8000a70 <Skyla1_Find_Word+0xac>
	}
	else
		return 0;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd90      	pop	{r4, r7, pc}
	...

08000a7c <Skyla1_GetInfo>:

uint8_t * Skyla1_GetInfo(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
	if(Skyla1_DataReady())
 8000a82:	f7ff ff69 	bl	8000958 <Skyla1_DataReady>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d037      	beq.n	8000afc <Skyla1_GetInfo+0x80>
	{
		if(getinfo_find_fields)
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	; (8000b08 <Skyla1_GetInfo+0x8c>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d021      	beq.n	8000ad8 <Skyla1_GetInfo+0x5c>
		{
			char curr_char = Skyla1_GetData(0);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff ff6b 	bl	8000970 <Skyla1_GetData>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
			getinfo_buffer[getinfo_buffer_head] = curr_char;
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	; (8000b0c <Skyla1_GetInfo+0x90>)
 8000aa0:	881b      	ldrh	r3, [r3, #0]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4a1a      	ldr	r2, [pc, #104]	; (8000b10 <Skyla1_GetInfo+0x94>)
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	5453      	strb	r3, [r2, r1]
			getinfo_buffer_head += 1;
 8000aaa:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <Skyla1_GetInfo+0x90>)
 8000aac:	881b      	ldrh	r3, [r3, #0]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <Skyla1_GetInfo+0x90>)
 8000ab4:	801a      	strh	r2, [r3, #0]

			if(curr_char == '|')
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b7c      	cmp	r3, #124	; 0x7c
 8000aba:	d105      	bne.n	8000ac8 <Skyla1_GetInfo+0x4c>
				getinfo_fields_found_count += 1;
 8000abc:	4b15      	ldr	r3, [pc, #84]	; (8000b14 <Skyla1_GetInfo+0x98>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	b2da      	uxtb	r2, r3
 8000ac4:	4b13      	ldr	r3, [pc, #76]	; (8000b14 <Skyla1_GetInfo+0x98>)
 8000ac6:	701a      	strb	r2, [r3, #0]

			if(getinfo_fields_found_count == num_machine_readable_fields)
 8000ac8:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <Skyla1_GetInfo+0x98>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b25      	cmp	r3, #37	; 0x25
 8000ace:	d115      	bne.n	8000afc <Skyla1_GetInfo+0x80>
				getinfo_buffer[0] = '1';
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <Skyla1_GetInfo+0x94>)
 8000ad2:	2231      	movs	r2, #49	; 0x31
 8000ad4:	701a      	strb	r2, [r3, #0]
 8000ad6:	e011      	b.n	8000afc <Skyla1_GetInfo+0x80>
		}
		else
		{
			if(Skyla1_Find_Word("1."))
 8000ad8:	480f      	ldr	r0, [pc, #60]	; (8000b18 <Skyla1_GetInfo+0x9c>)
 8000ada:	f7ff ff73 	bl	80009c4 <Skyla1_Find_Word>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d00b      	beq.n	8000afc <Skyla1_GetInfo+0x80>
			{
				getinfo_buffer[1] = '.';
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <Skyla1_GetInfo+0x94>)
 8000ae6:	222e      	movs	r2, #46	; 0x2e
 8000ae8:	705a      	strb	r2, [r3, #1]
				getinfo_buffer_head = getinfo_buffer_head + 1;
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <Skyla1_GetInfo+0x90>)
 8000aec:	881b      	ldrh	r3, [r3, #0]
 8000aee:	3301      	adds	r3, #1
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <Skyla1_GetInfo+0x90>)
 8000af4:	801a      	strh	r2, [r3, #0]
				getinfo_find_fields = 1;
 8000af6:	4b04      	ldr	r3, [pc, #16]	; (8000b08 <Skyla1_GetInfo+0x8c>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return getinfo_buffer;
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <Skyla1_GetInfo+0x94>)
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200015dd 	.word	0x200015dd
 8000b0c:	200015de 	.word	0x200015de
 8000b10:	200014b0 	.word	0x200014b0
 8000b14:	200015dc 	.word	0x200015dc
 8000b18:	08005300 	.word	0x08005300

08000b1c <PrettySend_Skyla_Info_toPi>:
			"Network Key",								"Fuse Settings",						"Creed Transmit Frequency",		"RTCC Trim Value",						"Data Logger Send Pointer",
			"Build Version",								"Creed Settings",						"RTCC Control Value",				"Data Logger Next Sector",			"Data Logger Read Sector",
			"Data Logger Origin Sector",			"Data Logger Send Sector"
};
void PrettySend_Skyla_Info_toPi(uint8_t *payload, uint8_t skyla_num, uint8_t before_bool)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	460b      	mov	r3, r1
 8000b26:	70fb      	strb	r3, [r7, #3]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	70bb      	strb	r3, [r7, #2]
	char* tokens = strtok((char*) payload, "|");
 8000b2c:	4935      	ldr	r1, [pc, #212]	; (8000c04 <PrettySend_Skyla_Info_toPi+0xe8>)
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f003 fb84 	bl	800423c <strtok>
 8000b34:	60f8      	str	r0, [r7, #12]
	uint8_t counter = 0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	72fb      	strb	r3, [r7, #11]

	while( tokens != NULL )
 8000b3a:	e05a      	b.n	8000bf2 <PrettySend_Skyla_Info_toPi+0xd6>
	{
		if(skyla_num == 1)
 8000b3c:	78fb      	ldrb	r3, [r7, #3]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d107      	bne.n	8000b52 <PrettySend_Skyla_Info_toPi+0x36>
			HAL_UART_Transmit(&huart1, (uint8_t*)"S1|", 3, 1000);
 8000b42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b46:	2203      	movs	r2, #3
 8000b48:	492f      	ldr	r1, [pc, #188]	; (8000c08 <PrettySend_Skyla_Info_toPi+0xec>)
 8000b4a:	4830      	ldr	r0, [pc, #192]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000b4c:	f002 fae1 	bl	8003112 <HAL_UART_Transmit>
 8000b50:	e006      	b.n	8000b60 <PrettySend_Skyla_Info_toPi+0x44>
		else
			HAL_UART_Transmit(&huart1, (uint8_t*)"S2|", 3, 1000);
 8000b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b56:	2203      	movs	r2, #3
 8000b58:	492d      	ldr	r1, [pc, #180]	; (8000c10 <PrettySend_Skyla_Info_toPi+0xf4>)
 8000b5a:	482c      	ldr	r0, [pc, #176]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000b5c:	f002 fad9 	bl	8003112 <HAL_UART_Transmit>

		if(before_bool)
 8000b60:	78bb      	ldrb	r3, [r7, #2]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d007      	beq.n	8000b76 <PrettySend_Skyla_Info_toPi+0x5a>
			HAL_UART_Transmit(&huart1, (uint8_t*)"B|", 2, 1000);
 8000b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	4929      	ldr	r1, [pc, #164]	; (8000c14 <PrettySend_Skyla_Info_toPi+0xf8>)
 8000b6e:	4827      	ldr	r0, [pc, #156]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000b70:	f002 facf 	bl	8003112 <HAL_UART_Transmit>
 8000b74:	e006      	b.n	8000b84 <PrettySend_Skyla_Info_toPi+0x68>
		else
			HAL_UART_Transmit(&huart1, (uint8_t*)"A|", 2, 1000);
 8000b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	4926      	ldr	r1, [pc, #152]	; (8000c18 <PrettySend_Skyla_Info_toPi+0xfc>)
 8000b7e:	4823      	ldr	r0, [pc, #140]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000b80:	f002 fac7 	bl	8003112 <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart1, (uint8_t*)titles[counter], strlen(titles[counter]), 1000);
 8000b84:	7afb      	ldrb	r3, [r7, #11]
 8000b86:	4a25      	ldr	r2, [pc, #148]	; (8000c1c <PrettySend_Skyla_Info_toPi+0x100>)
 8000b88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000b8c:	7afb      	ldrb	r3, [r7, #11]
 8000b8e:	4a23      	ldr	r2, [pc, #140]	; (8000c1c <PrettySend_Skyla_Info_toPi+0x100>)
 8000b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff fb45 	bl	8000224 <strlen>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	b29a      	uxth	r2, r3
 8000b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba2:	4621      	mov	r1, r4
 8000ba4:	4819      	ldr	r0, [pc, #100]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000ba6:	f002 fab4 	bl	8003112 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*)"| ", 2, 1000);
 8000baa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bae:	2202      	movs	r2, #2
 8000bb0:	491b      	ldr	r1, [pc, #108]	; (8000c20 <PrettySend_Skyla_Info_toPi+0x104>)
 8000bb2:	4816      	ldr	r0, [pc, #88]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000bb4:	f002 faad 	bl	8003112 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*)tokens, strlen(tokens), 1000);
 8000bb8:	68f8      	ldr	r0, [r7, #12]
 8000bba:	f7ff fb33 	bl	8000224 <strlen>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	b29a      	uxth	r2, r3
 8000bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc6:	68f9      	ldr	r1, [r7, #12]
 8000bc8:	4810      	ldr	r0, [pc, #64]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000bca:	f002 faa2 	bl	8003112 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 1000);
 8000bce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4913      	ldr	r1, [pc, #76]	; (8000c24 <PrettySend_Skyla_Info_toPi+0x108>)
 8000bd6:	480d      	ldr	r0, [pc, #52]	; (8000c0c <PrettySend_Skyla_Info_toPi+0xf0>)
 8000bd8:	f002 fa9b 	bl	8003112 <HAL_UART_Transmit>

		tokens = strtok(NULL, "|");
 8000bdc:	4909      	ldr	r1, [pc, #36]	; (8000c04 <PrettySend_Skyla_Info_toPi+0xe8>)
 8000bde:	2000      	movs	r0, #0
 8000be0:	f003 fb2c 	bl	800423c <strtok>
 8000be4:	60f8      	str	r0, [r7, #12]
		counter += 1;
 8000be6:	7afb      	ldrb	r3, [r7, #11]
 8000be8:	3301      	adds	r3, #1
 8000bea:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(10);
 8000bec:	200a      	movs	r0, #10
 8000bee:	f001 f8e5 	bl	8001dbc <HAL_Delay>
	while( tokens != NULL )
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d1a1      	bne.n	8000b3c <PrettySend_Skyla_Info_toPi+0x20>
	}
}
 8000bf8:	bf00      	nop
 8000bfa:	bf00      	nop
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd90      	pop	{r4, r7, pc}
 8000c02:	bf00      	nop
 8000c04:	080055f4 	.word	0x080055f4
 8000c08:	080055f8 	.word	0x080055f8
 8000c0c:	200064b4 	.word	0x200064b4
 8000c10:	080055fc 	.word	0x080055fc
 8000c14:	08005600 	.word	0x08005600
 8000c18:	08005604 	.word	0x08005604
 8000c1c:	20000000 	.word	0x20000000
 8000c20:	08005608 	.word	0x08005608
 8000c24:	0800560c 	.word	0x0800560c

08000c28 <Skyla1_Molly_App>:

void Skyla1_Molly_App(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000c2e:	af00      	add	r7, sp, #0
	while(1)
	{
		switch(molly_skyla1_state)
 8000c30:	4bbe      	ldr	r3, [pc, #760]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	3b01      	subs	r3, #1
 8000c36:	2b07      	cmp	r3, #7
 8000c38:	f200 8158 	bhi.w	8000eec <Skyla1_Molly_App+0x2c4>
 8000c3c:	a201      	add	r2, pc, #4	; (adr r2, 8000c44 <Skyla1_Molly_App+0x1c>)
 8000c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c42:	bf00      	nop
 8000c44:	08000c65 	.word	0x08000c65
 8000c48:	08000c97 	.word	0x08000c97
 8000c4c:	08000d0b 	.word	0x08000d0b
 8000c50:	08000d4d 	.word	0x08000d4d
 8000c54:	08000d79 	.word	0x08000d79
 8000c58:	08000dd7 	.word	0x08000dd7
 8000c5c:	08000e8f 	.word	0x08000e8f
 8000c60:	08000eb9 	.word	0x08000eb9
		{
			case FIND_DEBUG:
				if(Skyla1_Find_Word("DEBUG"))
 8000c64:	48b2      	ldr	r0, [pc, #712]	; (8000f30 <Skyla1_Molly_App+0x308>)
 8000c66:	f7ff fead 	bl	80009c4 <Skyla1_Find_Word>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	f000 8154 	beq.w	8000f1a <Skyla1_Molly_App+0x2f2>
				{
					HAL_UART_Transmit(&huart1, (uint8_t*)"L|Found debug\n", 14, 1000);
 8000c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c76:	220e      	movs	r2, #14
 8000c78:	49ae      	ldr	r1, [pc, #696]	; (8000f34 <Skyla1_Molly_App+0x30c>)
 8000c7a:	48af      	ldr	r0, [pc, #700]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000c7c:	f002 fa49 	bl	8003112 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart3, (uint8_t*)"DEBUG", 5, 1000);
 8000c80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c84:	2205      	movs	r2, #5
 8000c86:	49aa      	ldr	r1, [pc, #680]	; (8000f30 <Skyla1_Molly_App+0x308>)
 8000c88:	48ac      	ldr	r0, [pc, #688]	; (8000f3c <Skyla1_Molly_App+0x314>)
 8000c8a:	f002 fa42 	bl	8003112 <HAL_UART_Transmit>
					molly_skyla1_state = GET_SETTINGS;
 8000c8e:	4ba7      	ldr	r3, [pc, #668]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000c90:	2202      	movs	r2, #2
 8000c92:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000c94:	e141      	b.n	8000f1a <Skyla1_Molly_App+0x2f2>

			case GET_SETTINGS:
				memset(pi_uart_rxBuffer, 0, pi_buffer_size);
 8000c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	48a8      	ldr	r0, [pc, #672]	; (8000f40 <Skyla1_Molly_App+0x318>)
 8000c9e:	f003 fa8d 	bl	80041bc <memset>
				pi_array_end = 0;
 8000ca2:	4ba8      	ldr	r3, [pc, #672]	; (8000f44 <Skyla1_Molly_App+0x31c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart1, (uint8_t*)"send payload \r\n", 15, 1000);
 8000ca8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cac:	220f      	movs	r2, #15
 8000cae:	49a6      	ldr	r1, [pc, #664]	; (8000f48 <Skyla1_Molly_App+0x320>)
 8000cb0:	48a1      	ldr	r0, [pc, #644]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000cb2:	f002 fa2e 	bl	8003112 <HAL_UART_Transmit>
				HAL_Delay(100);
 8000cb6:	2064      	movs	r0, #100	; 0x64
 8000cb8:	f001 f880 	bl	8001dbc <HAL_Delay>

				HAL_UART_Transmit(&huart1, (uint8_t*)"L| PL:", 6, 1000);
 8000cbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cc0:	2206      	movs	r2, #6
 8000cc2:	49a2      	ldr	r1, [pc, #648]	; (8000f4c <Skyla1_Molly_App+0x324>)
 8000cc4:	489c      	ldr	r0, [pc, #624]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000cc6:	f002 fa24 	bl	8003112 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, (uint8_t*)(char*)pi_uart_rxBuffer, strlen((char*)pi_uart_rxBuffer), 1000);
 8000cca:	489d      	ldr	r0, [pc, #628]	; (8000f40 <Skyla1_Molly_App+0x318>)
 8000ccc:	f7ff faaa 	bl	8000224 <strlen>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cd8:	4999      	ldr	r1, [pc, #612]	; (8000f40 <Skyla1_Molly_App+0x318>)
 8000cda:	4897      	ldr	r0, [pc, #604]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000cdc:	f002 fa19 	bl	8003112 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 1000);
 8000ce0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	499a      	ldr	r1, [pc, #616]	; (8000f50 <Skyla1_Molly_App+0x328>)
 8000ce8:	4893      	ldr	r0, [pc, #588]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000cea:	f002 fa12 	bl	8003112 <HAL_UART_Transmit>

				payload = pi_uart_rxBuffer;
 8000cee:	4b99      	ldr	r3, [pc, #612]	; (8000f54 <Skyla1_Molly_App+0x32c>)
 8000cf0:	4a93      	ldr	r2, [pc, #588]	; (8000f40 <Skyla1_Molly_App+0x318>)
 8000cf2:	601a      	str	r2, [r3, #0]

				HAL_UART_Transmit(&huart3, (uint8_t*)"$", 1, 500);
 8000cf4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	4997      	ldr	r1, [pc, #604]	; (8000f58 <Skyla1_Molly_App+0x330>)
 8000cfc:	488f      	ldr	r0, [pc, #572]	; (8000f3c <Skyla1_Molly_App+0x314>)
 8000cfe:	f002 fa08 	bl	8003112 <HAL_UART_Transmit>
				molly_skyla1_state = GET_MSG_P1;
 8000d02:	4b8a      	ldr	r3, [pc, #552]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000d04:	2203      	movs	r2, #3
 8000d06:	701a      	strb	r2, [r3, #0]
				break;
 8000d08:	e10e      	b.n	8000f28 <Skyla1_Molly_App+0x300>

			case GET_MSG_P1:
				if(Skyla1_Find_Word("NACK"))
 8000d0a:	4894      	ldr	r0, [pc, #592]	; (8000f5c <Skyla1_Molly_App+0x334>)
 8000d0c:	f7ff fe5a 	bl	80009c4 <Skyla1_Find_Word>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 8103 	beq.w	8000f1e <Skyla1_Molly_App+0x2f6>
				{
	//				HAL_UART_Transmit(&huart1, (uint8_t*)"L|Found nack1\n", 14, 1000);
					memset(getinfo_buffer, 0, getinfo_buffer_size);
 8000d18:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4890      	ldr	r0, [pc, #576]	; (8000f60 <Skyla1_Molly_App+0x338>)
 8000d20:	f003 fa4c 	bl	80041bc <memset>
					getinfo_buffer_head = 1;
 8000d24:	4b8f      	ldr	r3, [pc, #572]	; (8000f64 <Skyla1_Molly_App+0x33c>)
 8000d26:	2201      	movs	r2, #1
 8000d28:	801a      	strh	r2, [r3, #0]
					getinfo_fields_found_count = 0;
 8000d2a:	4b8f      	ldr	r3, [pc, #572]	; (8000f68 <Skyla1_Molly_App+0x340>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
					getinfo_find_fields = 0;
 8000d30:	4b8e      	ldr	r3, [pc, #568]	; (8000f6c <Skyla1_Molly_App+0x344>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart3, (uint8_t*)"#", 1, 500);
 8000d36:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	498c      	ldr	r1, [pc, #560]	; (8000f70 <Skyla1_Molly_App+0x348>)
 8000d3e:	487f      	ldr	r0, [pc, #508]	; (8000f3c <Skyla1_Molly_App+0x314>)
 8000d40:	f002 f9e7 	bl	8003112 <HAL_UART_Transmit>
					molly_skyla1_state = GET_MSG_P2;
 8000d44:	4b79      	ldr	r3, [pc, #484]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000d46:	2204      	movs	r2, #4
 8000d48:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000d4a:	e0e8      	b.n	8000f1e <Skyla1_Molly_App+0x2f6>

			case GET_MSG_P2:
				brd_msg = Skyla1_GetInfo();
 8000d4c:	f7ff fe96 	bl	8000a7c <Skyla1_GetInfo>
 8000d50:	4603      	mov	r3, r0
 8000d52:	4a88      	ldr	r2, [pc, #544]	; (8000f74 <Skyla1_Molly_App+0x34c>)
 8000d54:	6013      	str	r3, [r2, #0]
				if(brd_msg[0] == '1')
 8000d56:	4b87      	ldr	r3, [pc, #540]	; (8000f74 <Skyla1_Molly_App+0x34c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	2b31      	cmp	r3, #49	; 0x31
 8000d5e:	f040 80e0 	bne.w	8000f22 <Skyla1_Molly_App+0x2fa>
				{
//					HAL_UART_Transmit(&huart1, (uint8_t*)"L|", 2, 1000);
//					HAL_UART_Transmit(&huart1, (uint8_t*)brd_msg, strlen((char*)brd_msg), 1000);
//					HAL_UART_Transmit(&huart1, (uint8_t*)"\n", 1, 1000);
					PrettySend_Skyla_Info_toPi(brd_msg, 1, 1);
 8000d62:	4b84      	ldr	r3, [pc, #528]	; (8000f74 <Skyla1_Molly_App+0x34c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2201      	movs	r2, #1
 8000d68:	2101      	movs	r1, #1
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fed6 	bl	8000b1c <PrettySend_Skyla_Info_toPi>
					molly_skyla1_state = MOLLY_P1;
 8000d70:	4b6e      	ldr	r3, [pc, #440]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000d72:	2205      	movs	r2, #5
 8000d74:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000d76:	e0d4      	b.n	8000f22 <Skyla1_Molly_App+0x2fa>

			case MOLLY_P1:
				if(Skyla1_Find_Word("N"))
 8000d78:	487f      	ldr	r0, [pc, #508]	; (8000f78 <Skyla1_Molly_App+0x350>)
 8000d7a:	f7ff fe23 	bl	80009c4 <Skyla1_Find_Word>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d002      	beq.n	8000d8a <Skyla1_Molly_App+0x162>
						skyla1_new_data = 0;
 8000d84:	4b7d      	ldr	r3, [pc, #500]	; (8000f7c <Skyla1_Molly_App+0x354>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	701a      	strb	r2, [r3, #0]
				char strC[500];
				char * settings_char = "$$";
 8000d8a:	4b7d      	ldr	r3, [pc, #500]	; (8000f80 <Skyla1_Molly_App+0x358>)
 8000d8c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
				strncpy(strC, settings_char, 1);
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2201      	movs	r2, #1
 8000d94:	f8d7 11f8 	ldr.w	r1, [r7, #504]	; 0x1f8
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f003 fa26 	bl	80041ea <strncpy>
				strC[1] = '\0';
 8000d9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000da2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000da6:	2200      	movs	r2, #0
 8000da8:	705a      	strb	r2, [r3, #1]
				strcat(strC, (char*)payload);
 8000daa:	4b6a      	ldr	r3, [pc, #424]	; (8000f54 <Skyla1_Molly_App+0x32c>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	4611      	mov	r1, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f003 fa0a 	bl	80041cc <strcat>
				HAL_UART_Transmit(&huart3, (uint8_t*) strC, strlen(strC), 50);
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fa32 	bl	8000224 <strlen>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	1d39      	adds	r1, r7, #4
 8000dc6:	2332      	movs	r3, #50	; 0x32
 8000dc8:	485c      	ldr	r0, [pc, #368]	; (8000f3c <Skyla1_Molly_App+0x314>)
 8000dca:	f002 f9a2 	bl	8003112 <HAL_UART_Transmit>
				molly_skyla1_state = MOLLY_P2;
 8000dce:	4b57      	ldr	r3, [pc, #348]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000dd0:	2206      	movs	r2, #6
 8000dd2:	701a      	strb	r2, [r3, #0]
				break;
 8000dd4:	e0a8      	b.n	8000f28 <Skyla1_Molly_App+0x300>

			case MOLLY_P2:
				HAL_UART_Transmit(&huart1, (uint8_t*)"L| in molly \n", 13, 500);
 8000dd6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000dda:	220d      	movs	r2, #13
 8000ddc:	4969      	ldr	r1, [pc, #420]	; (8000f84 <Skyla1_Molly_App+0x35c>)
 8000dde:	4856      	ldr	r0, [pc, #344]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000de0:	f002 f997 	bl	8003112 <HAL_UART_Transmit>
				while(1)
				{
					if(Skyla1_Find_Word(":"))
 8000de4:	4868      	ldr	r0, [pc, #416]	; (8000f88 <Skyla1_Molly_App+0x360>)
 8000de6:	f7ff fded 	bl	80009c4 <Skyla1_Find_Word>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d0f9      	beq.n	8000de4 <Skyla1_Molly_App+0x1bc>
//					if(skyla1_send_flag != skyla1_array_start)
					{
						char * curr_string = (char*)&skyla1_uart_rxBuffer[skyla1_array_start+1];
 8000df0:	4b66      	ldr	r3, [pc, #408]	; (8000f8c <Skyla1_Molly_App+0x364>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	3301      	adds	r3, #1
 8000df6:	4a66      	ldr	r2, [pc, #408]	; (8000f90 <Skyla1_Molly_App+0x368>)
 8000df8:	4413      	add	r3, r2
 8000dfa:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
						char * find_pass = strstr(curr_string, "PASS");
 8000dfe:	4965      	ldr	r1, [pc, #404]	; (8000f94 <Skyla1_Molly_App+0x36c>)
 8000e00:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 8000e04:	f003 fa04 	bl	8004210 <strstr>
 8000e08:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
						char * find_fail = strstr(curr_string, "FAIL");
 8000e0c:	4962      	ldr	r1, [pc, #392]	; (8000f98 <Skyla1_Molly_App+0x370>)
 8000e0e:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 8000e12:	f003 f9fd 	bl	8004210 <strstr>
 8000e16:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
						if(find_pass != NULL)
 8000e1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d020      	beq.n	8000e64 <Skyla1_Molly_App+0x23c>
						{
							HAL_UART_Transmit(&huart1, (uint8_t*)"L| BOARD PASS \n", 15, 500);
 8000e22:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e26:	220f      	movs	r2, #15
 8000e28:	495c      	ldr	r1, [pc, #368]	; (8000f9c <Skyla1_Molly_App+0x374>)
 8000e2a:	4843      	ldr	r0, [pc, #268]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000e2c:	f002 f971 	bl	8003112 <HAL_UART_Transmit>
							HAL_UART_Transmit(&huart3, (uint8_t*)"#", 1, 500);
 8000e30:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e34:	2201      	movs	r2, #1
 8000e36:	494e      	ldr	r1, [pc, #312]	; (8000f70 <Skyla1_Molly_App+0x348>)
 8000e38:	4840      	ldr	r0, [pc, #256]	; (8000f3c <Skyla1_Molly_App+0x314>)
 8000e3a:	f002 f96a 	bl	8003112 <HAL_UART_Transmit>
							memset(getinfo_buffer, 0, getinfo_buffer_size);
 8000e3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e42:	2100      	movs	r1, #0
 8000e44:	4846      	ldr	r0, [pc, #280]	; (8000f60 <Skyla1_Molly_App+0x338>)
 8000e46:	f003 f9b9 	bl	80041bc <memset>
							getinfo_buffer_head = 1;
 8000e4a:	4b46      	ldr	r3, [pc, #280]	; (8000f64 <Skyla1_Molly_App+0x33c>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	801a      	strh	r2, [r3, #0]
							getinfo_fields_found_count = 0;
 8000e50:	4b45      	ldr	r3, [pc, #276]	; (8000f68 <Skyla1_Molly_App+0x340>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	701a      	strb	r2, [r3, #0]
							getinfo_find_fields = 0;
 8000e56:	4b45      	ldr	r3, [pc, #276]	; (8000f6c <Skyla1_Molly_App+0x344>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
							molly_skyla1_state = GET_MSG_P3;
 8000e5c:	4b33      	ldr	r3, [pc, #204]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000e5e:	2207      	movs	r2, #7
 8000e60:	701a      	strb	r2, [r3, #0]
							break;
 8000e62:	e013      	b.n	8000e8c <Skyla1_Molly_App+0x264>
						}
						else if(find_fail != NULL)
 8000e64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d00a      	beq.n	8000e82 <Skyla1_Molly_App+0x25a>
						{
							HAL_UART_Transmit(&huart1, (uint8_t*)"L| BOARD FAIL!!! \n", 18, 500);
 8000e6c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e70:	2212      	movs	r2, #18
 8000e72:	494b      	ldr	r1, [pc, #300]	; (8000fa0 <Skyla1_Molly_App+0x378>)
 8000e74:	4830      	ldr	r0, [pc, #192]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000e76:	f002 f94c 	bl	8003112 <HAL_UART_Transmit>
							molly_skyla1_state = FINISH_MOLLY;
 8000e7a:	4b2c      	ldr	r3, [pc, #176]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	701a      	strb	r2, [r3, #0]
							break;
 8000e80:	e004      	b.n	8000e8c <Skyla1_Molly_App+0x264>
		//				else if(strcmp((char*)&skyla1_uart_rxBuffer[skyla1_array_start+1], "FAIL") == 0)
		//				{
		//					HAL_UART_Transmit(&huart1, (uint8_t*)"L| BOARD FAIL \n", 15, 500);
		//					molly_skyla1_state = FINISH_MOLLY;
		//				}
						skyla1_array_start = skyla1_array_end;
 8000e82:	4b48      	ldr	r3, [pc, #288]	; (8000fa4 <Skyla1_Molly_App+0x37c>)
 8000e84:	881a      	ldrh	r2, [r3, #0]
 8000e86:	4b41      	ldr	r3, [pc, #260]	; (8000f8c <Skyla1_Molly_App+0x364>)
 8000e88:	801a      	strh	r2, [r3, #0]
					if(Skyla1_Find_Word(":"))
 8000e8a:	e7ab      	b.n	8000de4 <Skyla1_Molly_App+0x1bc>
	//				{
	//					HAL_UART_Transmit(&huart1, (uint8_t*)"L| BOARD FAIL \n", 15, 500);
	//					molly_skyla1_state = FINISH_MOLLY;
	//				}
	//			}
				break;
 8000e8c:	e04c      	b.n	8000f28 <Skyla1_Molly_App+0x300>

			case GET_MSG_P3:
				brd_msg = Skyla1_GetInfo();
 8000e8e:	f7ff fdf5 	bl	8000a7c <Skyla1_GetInfo>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4a37      	ldr	r2, [pc, #220]	; (8000f74 <Skyla1_Molly_App+0x34c>)
 8000e96:	6013      	str	r3, [r2, #0]
				if(brd_msg[0] == '1')
 8000e98:	4b36      	ldr	r3, [pc, #216]	; (8000f74 <Skyla1_Molly_App+0x34c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b31      	cmp	r3, #49	; 0x31
 8000ea0:	d141      	bne.n	8000f26 <Skyla1_Molly_App+0x2fe>
				{
					PrettySend_Skyla_Info_toPi(brd_msg, 1, 0);
 8000ea2:	4b34      	ldr	r3, [pc, #208]	; (8000f74 <Skyla1_Molly_App+0x34c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fe36 	bl	8000b1c <PrettySend_Skyla_Info_toPi>
					molly_skyla1_state = FINISH_MOLLY;
 8000eb0:	4b1e      	ldr	r3, [pc, #120]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000eb2:	2208      	movs	r2, #8
 8000eb4:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000eb6:	e036      	b.n	8000f26 <Skyla1_Molly_App+0x2fe>

			case FINISH_MOLLY:
				HAL_GPIO_WritePin(UART_MUX_SELA_Port, UART_MUX_SELA_Pin, GPIO_PIN_RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ebe:	483a      	ldr	r0, [pc, #232]	; (8000fa8 <Skyla1_Molly_App+0x380>)
 8000ec0:	f001 fad8 	bl	8002474 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(UART_MUX_INH_Port, UART_MUX_INH_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eca:	4837      	ldr	r0, [pc, #220]	; (8000fa8 <Skyla1_Molly_App+0x380>)
 8000ecc:	f001 fad2 	bl	8002474 <HAL_GPIO_WritePin>
				HAL_UART_Transmit(&huart1, (uint8_t*)"molly complete \r\n", 17, 1000);
 8000ed0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed4:	2211      	movs	r2, #17
 8000ed6:	4935      	ldr	r1, [pc, #212]	; (8000fac <Skyla1_Molly_App+0x384>)
 8000ed8:	4817      	ldr	r0, [pc, #92]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000eda:	f002 f91a 	bl	8003112 <HAL_UART_Transmit>
				molly_skyla1_state = DEFAULT;
 8000ede:	4b13      	ldr	r3, [pc, #76]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	701a      	strb	r2, [r3, #0]
				application_state = MONITOR;
 8000ee4:	4b32      	ldr	r3, [pc, #200]	; (8000fb0 <Skyla1_Molly_App+0x388>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
				break;
 8000eea:	e01d      	b.n	8000f28 <Skyla1_Molly_App+0x300>

			default:
				HAL_UART_Transmit(&huart1, (uint8_t*)"L| Received molly command. \r\n", 29, 1000);
 8000eec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ef0:	221d      	movs	r2, #29
 8000ef2:	4930      	ldr	r1, [pc, #192]	; (8000fb4 <Skyla1_Molly_App+0x38c>)
 8000ef4:	4810      	ldr	r0, [pc, #64]	; (8000f38 <Skyla1_Molly_App+0x310>)
 8000ef6:	f002 f90c 	bl	8003112 <HAL_UART_Transmit>
				HAL_GPIO_WritePin(UART_MUX_SELA_Port, UART_MUX_SELA_Pin, GPIO_PIN_SET);
 8000efa:	2201      	movs	r2, #1
 8000efc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f00:	4829      	ldr	r0, [pc, #164]	; (8000fa8 <Skyla1_Molly_App+0x380>)
 8000f02:	f001 fab7 	bl	8002474 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(UART_MUX_INH_Port, UART_MUX_INH_Pin, GPIO_PIN_SET);
 8000f06:	2201      	movs	r2, #1
 8000f08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f0c:	4826      	ldr	r0, [pc, #152]	; (8000fa8 <Skyla1_Molly_App+0x380>)
 8000f0e:	f001 fab1 	bl	8002474 <HAL_GPIO_WritePin>
				molly_skyla1_state = FIND_DEBUG;
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <Skyla1_Molly_App+0x304>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
				break;
 8000f18:	e006      	b.n	8000f28 <Skyla1_Molly_App+0x300>
				break;
 8000f1a:	bf00      	nop
 8000f1c:	e688      	b.n	8000c30 <Skyla1_Molly_App+0x8>
				break;
 8000f1e:	bf00      	nop
 8000f20:	e686      	b.n	8000c30 <Skyla1_Molly_App+0x8>
				break;
 8000f22:	bf00      	nop
 8000f24:	e684      	b.n	8000c30 <Skyla1_Molly_App+0x8>
				break;
 8000f26:	bf00      	nop
		switch(molly_skyla1_state)
 8000f28:	e682      	b.n	8000c30 <Skyla1_Molly_App+0x8>
 8000f2a:	bf00      	nop
 8000f2c:	20000120 	.word	0x20000120
 8000f30:	08005610 	.word	0x08005610
 8000f34:	08005618 	.word	0x08005618
 8000f38:	200064b4 	.word	0x200064b4
 8000f3c:	2000653c 	.word	0x2000653c
 8000f40:	20000124 	.word	0x20000124
 8000f44:	200014ac 	.word	0x200014ac
 8000f48:	08005628 	.word	0x08005628
 8000f4c:	08005638 	.word	0x08005638
 8000f50:	0800560c 	.word	0x0800560c
 8000f54:	20002974 	.word	0x20002974
 8000f58:	08005640 	.word	0x08005640
 8000f5c:	08005644 	.word	0x08005644
 8000f60:	200014b0 	.word	0x200014b0
 8000f64:	200015de 	.word	0x200015de
 8000f68:	200015dc 	.word	0x200015dc
 8000f6c:	200015dd 	.word	0x200015dd
 8000f70:	0800564c 	.word	0x0800564c
 8000f74:	200015e0 	.word	0x200015e0
 8000f78:	08005650 	.word	0x08005650
 8000f7c:	20002973 	.word	0x20002973
 8000f80:	08005654 	.word	0x08005654
 8000f84:	08005658 	.word	0x08005658
 8000f88:	08005668 	.word	0x08005668
 8000f8c:	2000296c 	.word	0x2000296c
 8000f90:	200015e4 	.word	0x200015e4
 8000f94:	0800566c 	.word	0x0800566c
 8000f98:	08005674 	.word	0x08005674
 8000f9c:	0800567c 	.word	0x0800567c
 8000fa0:	0800568c 	.word	0x0800568c
 8000fa4:	2000296e 	.word	0x2000296e
 8000fa8:	40020800 	.word	0x40020800
 8000fac:	080056a0 	.word	0x080056a0
 8000fb0:	20000121 	.word	0x20000121
 8000fb4:	080056b4 	.word	0x080056b4

08000fb8 <Skyla1_Check_Flag>:
		}
	}
}

void Skyla1_Check_Flag(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
	if(skyla1_send_flag != skyla1_array_start){
 8000fbe:	4b26      	ldr	r3, [pc, #152]	; (8001058 <Skyla1_Check_Flag+0xa0>)
 8000fc0:	881a      	ldrh	r2, [r3, #0]
 8000fc2:	4b26      	ldr	r3, [pc, #152]	; (800105c <Skyla1_Check_Flag+0xa4>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d042      	beq.n	8001050 <Skyla1_Check_Flag+0x98>
		uint16_t num_bytes;
		if(skyla1_send_flag > skyla1_array_start){
 8000fca:	4b23      	ldr	r3, [pc, #140]	; (8001058 <Skyla1_Check_Flag+0xa0>)
 8000fcc:	881a      	ldrh	r2, [r3, #0]
 8000fce:	4b23      	ldr	r3, [pc, #140]	; (800105c <Skyla1_Check_Flag+0xa4>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d918      	bls.n	8001008 <Skyla1_Check_Flag+0x50>
			num_bytes = skyla1_send_flag - skyla1_array_start;
 8000fd6:	4b20      	ldr	r3, [pc, #128]	; (8001058 <Skyla1_Check_Flag+0xa0>)
 8000fd8:	881a      	ldrh	r2, [r3, #0]
 8000fda:	4b20      	ldr	r3, [pc, #128]	; (800105c <Skyla1_Check_Flag+0xa4>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nS1|", 4, 500);
 8000fe2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000fe6:	2204      	movs	r2, #4
 8000fe8:	491d      	ldr	r1, [pc, #116]	; (8001060 <Skyla1_Check_Flag+0xa8>)
 8000fea:	481e      	ldr	r0, [pc, #120]	; (8001064 <Skyla1_Check_Flag+0xac>)
 8000fec:	f002 f891 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &skyla1_uart_rxBuffer[skyla1_array_start+1], num_bytes, 500);
 8000ff0:	4b1a      	ldr	r3, [pc, #104]	; (800105c <Skyla1_Check_Flag+0xa4>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	4a1c      	ldr	r2, [pc, #112]	; (8001068 <Skyla1_Check_Flag+0xb0>)
 8000ff8:	1899      	adds	r1, r3, r2
 8000ffa:	88fa      	ldrh	r2, [r7, #6]
 8000ffc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001000:	4818      	ldr	r0, [pc, #96]	; (8001064 <Skyla1_Check_Flag+0xac>)
 8001002:	f002 f886 	bl	8003112 <HAL_UART_Transmit>
 8001006:	e01f      	b.n	8001048 <Skyla1_Check_Flag+0x90>
		}
		else
		{
			num_bytes = skyla1_uart_buffer_size - skyla1_array_start;
 8001008:	4b14      	ldr	r3, [pc, #80]	; (800105c <Skyla1_Check_Flag+0xa4>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8001010:	3308      	adds	r3, #8
 8001012:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nS1|", 4, 500);
 8001014:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001018:	2204      	movs	r2, #4
 800101a:	4911      	ldr	r1, [pc, #68]	; (8001060 <Skyla1_Check_Flag+0xa8>)
 800101c:	4811      	ldr	r0, [pc, #68]	; (8001064 <Skyla1_Check_Flag+0xac>)
 800101e:	f002 f878 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &skyla1_uart_rxBuffer[skyla1_array_start+1], num_bytes, 500);
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <Skyla1_Check_Flag+0xa4>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	3301      	adds	r3, #1
 8001028:	4a0f      	ldr	r2, [pc, #60]	; (8001068 <Skyla1_Check_Flag+0xb0>)
 800102a:	1899      	adds	r1, r3, r2
 800102c:	88fa      	ldrh	r2, [r7, #6]
 800102e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001032:	480c      	ldr	r0, [pc, #48]	; (8001064 <Skyla1_Check_Flag+0xac>)
 8001034:	f002 f86d 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &skyla1_uart_rxBuffer[0], skyla1_send_flag, 500);
 8001038:	4b07      	ldr	r3, [pc, #28]	; (8001058 <Skyla1_Check_Flag+0xa0>)
 800103a:	881a      	ldrh	r2, [r3, #0]
 800103c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001040:	4909      	ldr	r1, [pc, #36]	; (8001068 <Skyla1_Check_Flag+0xb0>)
 8001042:	4808      	ldr	r0, [pc, #32]	; (8001064 <Skyla1_Check_Flag+0xac>)
 8001044:	f002 f865 	bl	8003112 <HAL_UART_Transmit>
		}
		skyla1_array_start = skyla1_send_flag;
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <Skyla1_Check_Flag+0xa0>)
 800104a:	881a      	ldrh	r2, [r3, #0]
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <Skyla1_Check_Flag+0xa4>)
 800104e:	801a      	strh	r2, [r3, #0]
	}
}
 8001050:	bf00      	nop
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20002970 	.word	0x20002970
 800105c:	2000296c 	.word	0x2000296c
 8001060:	080056d4 	.word	0x080056d4
 8001064:	200064b4 	.word	0x200064b4
 8001068:	200015e4 	.word	0x200015e4

0800106c <Creed1_Check_Flag>:

void Creed1_Check_Flag(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
	if(creed1_send_flag != creed1_array_start){
 8001072:	4b26      	ldr	r3, [pc, #152]	; (800110c <Creed1_Check_Flag+0xa0>)
 8001074:	881a      	ldrh	r2, [r3, #0]
 8001076:	4b26      	ldr	r3, [pc, #152]	; (8001110 <Creed1_Check_Flag+0xa4>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d042      	beq.n	8001104 <Creed1_Check_Flag+0x98>
		uint16_t num_bytes;
		if(creed1_send_flag > creed1_array_start){
 800107e:	4b23      	ldr	r3, [pc, #140]	; (800110c <Creed1_Check_Flag+0xa0>)
 8001080:	881a      	ldrh	r2, [r3, #0]
 8001082:	4b23      	ldr	r3, [pc, #140]	; (8001110 <Creed1_Check_Flag+0xa4>)
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	d918      	bls.n	80010bc <Creed1_Check_Flag+0x50>
			num_bytes = creed1_send_flag - creed1_array_start;
 800108a:	4b20      	ldr	r3, [pc, #128]	; (800110c <Creed1_Check_Flag+0xa0>)
 800108c:	881a      	ldrh	r2, [r3, #0]
 800108e:	4b20      	ldr	r3, [pc, #128]	; (8001110 <Creed1_Check_Flag+0xa4>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nC1|", 4, 500);
 8001096:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800109a:	2204      	movs	r2, #4
 800109c:	491d      	ldr	r1, [pc, #116]	; (8001114 <Creed1_Check_Flag+0xa8>)
 800109e:	481e      	ldr	r0, [pc, #120]	; (8001118 <Creed1_Check_Flag+0xac>)
 80010a0:	f002 f837 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &creed1_uart_rxBuffer[creed1_array_start+1], num_bytes, 500);
 80010a4:	4b1a      	ldr	r3, [pc, #104]	; (8001110 <Creed1_Check_Flag+0xa4>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	3301      	adds	r3, #1
 80010aa:	4a1c      	ldr	r2, [pc, #112]	; (800111c <Creed1_Check_Flag+0xb0>)
 80010ac:	1899      	adds	r1, r3, r2
 80010ae:	88fa      	ldrh	r2, [r7, #6]
 80010b0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010b4:	4818      	ldr	r0, [pc, #96]	; (8001118 <Creed1_Check_Flag+0xac>)
 80010b6:	f002 f82c 	bl	8003112 <HAL_UART_Transmit>
 80010ba:	e01f      	b.n	80010fc <Creed1_Check_Flag+0x90>
		}
		else
		{
			num_bytes = creed1_uart_buffer_size - creed1_array_start;
 80010bc:	4b14      	ldr	r3, [pc, #80]	; (8001110 <Creed1_Check_Flag+0xa4>)
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 80010c4:	3308      	adds	r3, #8
 80010c6:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nC1|", 4, 500);
 80010c8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010cc:	2204      	movs	r2, #4
 80010ce:	4911      	ldr	r1, [pc, #68]	; (8001114 <Creed1_Check_Flag+0xa8>)
 80010d0:	4811      	ldr	r0, [pc, #68]	; (8001118 <Creed1_Check_Flag+0xac>)
 80010d2:	f002 f81e 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &creed1_uart_rxBuffer[creed1_array_start+1], num_bytes, 500);
 80010d6:	4b0e      	ldr	r3, [pc, #56]	; (8001110 <Creed1_Check_Flag+0xa4>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	3301      	adds	r3, #1
 80010dc:	4a0f      	ldr	r2, [pc, #60]	; (800111c <Creed1_Check_Flag+0xb0>)
 80010de:	1899      	adds	r1, r3, r2
 80010e0:	88fa      	ldrh	r2, [r7, #6]
 80010e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010e6:	480c      	ldr	r0, [pc, #48]	; (8001118 <Creed1_Check_Flag+0xac>)
 80010e8:	f002 f813 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &creed1_uart_rxBuffer[0], creed1_send_flag, 500);
 80010ec:	4b07      	ldr	r3, [pc, #28]	; (800110c <Creed1_Check_Flag+0xa0>)
 80010ee:	881a      	ldrh	r2, [r3, #0]
 80010f0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010f4:	4909      	ldr	r1, [pc, #36]	; (800111c <Creed1_Check_Flag+0xb0>)
 80010f6:	4808      	ldr	r0, [pc, #32]	; (8001118 <Creed1_Check_Flag+0xac>)
 80010f8:	f002 f80b 	bl	8003112 <HAL_UART_Transmit>
		}
		creed1_array_start = creed1_send_flag;
 80010fc:	4b03      	ldr	r3, [pc, #12]	; (800110c <Creed1_Check_Flag+0xa0>)
 80010fe:	881a      	ldrh	r2, [r3, #0]
 8001100:	4b03      	ldr	r3, [pc, #12]	; (8001110 <Creed1_Check_Flag+0xa4>)
 8001102:	801a      	strh	r2, [r3, #0]
	}
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20003d04 	.word	0x20003d04
 8001110:	20003d00 	.word	0x20003d00
 8001114:	080056dc 	.word	0x080056dc
 8001118:	200064b4 	.word	0x200064b4
 800111c:	20002978 	.word	0x20002978

08001120 <Skyla2_Check_Flag>:

void Skyla2_Check_Flag(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
	if(skyla2_send_flag != skyla2_array_start){
 8001126:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <Skyla2_Check_Flag+0xa0>)
 8001128:	881a      	ldrh	r2, [r3, #0]
 800112a:	4b26      	ldr	r3, [pc, #152]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d042      	beq.n	80011b8 <Skyla2_Check_Flag+0x98>
		uint16_t num_bytes;
		if(skyla2_send_flag > skyla2_array_start){
 8001132:	4b23      	ldr	r3, [pc, #140]	; (80011c0 <Skyla2_Check_Flag+0xa0>)
 8001134:	881a      	ldrh	r2, [r3, #0]
 8001136:	4b23      	ldr	r3, [pc, #140]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	429a      	cmp	r2, r3
 800113c:	d918      	bls.n	8001170 <Skyla2_Check_Flag+0x50>
			num_bytes = skyla2_send_flag - skyla2_array_start;
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <Skyla2_Check_Flag+0xa0>)
 8001140:	881a      	ldrh	r2, [r3, #0]
 8001142:	4b20      	ldr	r3, [pc, #128]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nS2|", 4, 500);
 800114a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800114e:	2204      	movs	r2, #4
 8001150:	491d      	ldr	r1, [pc, #116]	; (80011c8 <Skyla2_Check_Flag+0xa8>)
 8001152:	481e      	ldr	r0, [pc, #120]	; (80011cc <Skyla2_Check_Flag+0xac>)
 8001154:	f001 ffdd 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &skyla2_uart_rxBuffer[skyla2_array_start+1], num_bytes, 500);
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 800115a:	881b      	ldrh	r3, [r3, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	4a1c      	ldr	r2, [pc, #112]	; (80011d0 <Skyla2_Check_Flag+0xb0>)
 8001160:	1899      	adds	r1, r3, r2
 8001162:	88fa      	ldrh	r2, [r7, #6]
 8001164:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001168:	4818      	ldr	r0, [pc, #96]	; (80011cc <Skyla2_Check_Flag+0xac>)
 800116a:	f001 ffd2 	bl	8003112 <HAL_UART_Transmit>
 800116e:	e01f      	b.n	80011b0 <Skyla2_Check_Flag+0x90>
		}
		else
		{
			num_bytes = skyla2_uart_buffer_size - skyla2_array_start;
 8001170:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8001178:	3308      	adds	r3, #8
 800117a:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nS2|", 4, 500);
 800117c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001180:	2204      	movs	r2, #4
 8001182:	4911      	ldr	r1, [pc, #68]	; (80011c8 <Skyla2_Check_Flag+0xa8>)
 8001184:	4811      	ldr	r0, [pc, #68]	; (80011cc <Skyla2_Check_Flag+0xac>)
 8001186:	f001 ffc4 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &skyla2_uart_rxBuffer[skyla2_array_start+1], num_bytes, 500);
 800118a:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	4a0f      	ldr	r2, [pc, #60]	; (80011d0 <Skyla2_Check_Flag+0xb0>)
 8001192:	1899      	adds	r1, r3, r2
 8001194:	88fa      	ldrh	r2, [r7, #6]
 8001196:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800119a:	480c      	ldr	r0, [pc, #48]	; (80011cc <Skyla2_Check_Flag+0xac>)
 800119c:	f001 ffb9 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &skyla2_uart_rxBuffer[0], skyla2_send_flag, 500);
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <Skyla2_Check_Flag+0xa0>)
 80011a2:	881a      	ldrh	r2, [r3, #0]
 80011a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011a8:	4909      	ldr	r1, [pc, #36]	; (80011d0 <Skyla2_Check_Flag+0xb0>)
 80011aa:	4808      	ldr	r0, [pc, #32]	; (80011cc <Skyla2_Check_Flag+0xac>)
 80011ac:	f001 ffb1 	bl	8003112 <HAL_UART_Transmit>
		}
		skyla2_array_start = skyla2_send_flag;
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <Skyla2_Check_Flag+0xa0>)
 80011b2:	881a      	ldrh	r2, [r3, #0]
 80011b4:	4b03      	ldr	r3, [pc, #12]	; (80011c4 <Skyla2_Check_Flag+0xa4>)
 80011b6:	801a      	strh	r2, [r3, #0]
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20005094 	.word	0x20005094
 80011c4:	20005090 	.word	0x20005090
 80011c8:	080056e4 	.word	0x080056e4
 80011cc:	200064b4 	.word	0x200064b4
 80011d0:	20003d08 	.word	0x20003d08

080011d4 <Creed2_Check_Flag>:

void Creed2_Check_Flag(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
	if(creed2_send_flag != creed2_array_start){
 80011da:	4b26      	ldr	r3, [pc, #152]	; (8001274 <Creed2_Check_Flag+0xa0>)
 80011dc:	881a      	ldrh	r2, [r3, #0]
 80011de:	4b26      	ldr	r3, [pc, #152]	; (8001278 <Creed2_Check_Flag+0xa4>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d042      	beq.n	800126c <Creed2_Check_Flag+0x98>
		uint16_t num_bytes;
		if(creed2_send_flag > creed2_array_start){
 80011e6:	4b23      	ldr	r3, [pc, #140]	; (8001274 <Creed2_Check_Flag+0xa0>)
 80011e8:	881a      	ldrh	r2, [r3, #0]
 80011ea:	4b23      	ldr	r3, [pc, #140]	; (8001278 <Creed2_Check_Flag+0xa4>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d918      	bls.n	8001224 <Creed2_Check_Flag+0x50>
			num_bytes = creed2_send_flag - creed2_array_start;
 80011f2:	4b20      	ldr	r3, [pc, #128]	; (8001274 <Creed2_Check_Flag+0xa0>)
 80011f4:	881a      	ldrh	r2, [r3, #0]
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <Creed2_Check_Flag+0xa4>)
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nC2|", 4, 500);
 80011fe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001202:	2204      	movs	r2, #4
 8001204:	491d      	ldr	r1, [pc, #116]	; (800127c <Creed2_Check_Flag+0xa8>)
 8001206:	481e      	ldr	r0, [pc, #120]	; (8001280 <Creed2_Check_Flag+0xac>)
 8001208:	f001 ff83 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &creed2_uart_rxBuffer[creed2_array_start+1], num_bytes, 500);
 800120c:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <Creed2_Check_Flag+0xa4>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	3301      	adds	r3, #1
 8001212:	4a1c      	ldr	r2, [pc, #112]	; (8001284 <Creed2_Check_Flag+0xb0>)
 8001214:	1899      	adds	r1, r3, r2
 8001216:	88fa      	ldrh	r2, [r7, #6]
 8001218:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800121c:	4818      	ldr	r0, [pc, #96]	; (8001280 <Creed2_Check_Flag+0xac>)
 800121e:	f001 ff78 	bl	8003112 <HAL_UART_Transmit>
 8001222:	e01f      	b.n	8001264 <Creed2_Check_Flag+0x90>
		}
		else
		{
			num_bytes = creed2_uart_buffer_size - creed2_array_start;
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <Creed2_Check_Flag+0xa4>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 800122c:	3308      	adds	r3, #8
 800122e:	80fb      	strh	r3, [r7, #6]
			HAL_UART_Transmit(&huart1, (uint8_t*)"\nC2|", 4, 500);
 8001230:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001234:	2204      	movs	r2, #4
 8001236:	4911      	ldr	r1, [pc, #68]	; (800127c <Creed2_Check_Flag+0xa8>)
 8001238:	4811      	ldr	r0, [pc, #68]	; (8001280 <Creed2_Check_Flag+0xac>)
 800123a:	f001 ff6a 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &creed2_uart_rxBuffer[creed2_array_start+1], num_bytes, 500);
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <Creed2_Check_Flag+0xa4>)
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	4a0f      	ldr	r2, [pc, #60]	; (8001284 <Creed2_Check_Flag+0xb0>)
 8001246:	1899      	adds	r1, r3, r2
 8001248:	88fa      	ldrh	r2, [r7, #6]
 800124a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800124e:	480c      	ldr	r0, [pc, #48]	; (8001280 <Creed2_Check_Flag+0xac>)
 8001250:	f001 ff5f 	bl	8003112 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, &creed2_uart_rxBuffer[0], creed2_send_flag, 500);
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <Creed2_Check_Flag+0xa0>)
 8001256:	881a      	ldrh	r2, [r3, #0]
 8001258:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800125c:	4909      	ldr	r1, [pc, #36]	; (8001284 <Creed2_Check_Flag+0xb0>)
 800125e:	4808      	ldr	r0, [pc, #32]	; (8001280 <Creed2_Check_Flag+0xac>)
 8001260:	f001 ff57 	bl	8003112 <HAL_UART_Transmit>
		}
		creed2_array_start = creed2_send_flag;
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <Creed2_Check_Flag+0xa0>)
 8001266:	881a      	ldrh	r2, [r3, #0]
 8001268:	4b03      	ldr	r3, [pc, #12]	; (8001278 <Creed2_Check_Flag+0xa4>)
 800126a:	801a      	strh	r2, [r3, #0]
	}
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20006424 	.word	0x20006424
 8001278:	20006420 	.word	0x20006420
 800127c:	080056ec 	.word	0x080056ec
 8001280:	200064b4 	.word	0x200064b4
 8001284:	20005098 	.word	0x20005098

08001288 <Chip_Update>:
* Description: 	This routine update any low level chip functions
* Parameters:  	(none)
* Returns:    	 	(none)
******************************************************************************/
void Chip_Update(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <SystemClock_Config>:
* 				files by STM32CubeIDE.
* Parameters:  	(none)
* Returns:     	(none)
******************************************************************************/
void SystemClock_Config(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b094      	sub	sp, #80	; 0x50
 800129c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129e:	f107 031c 	add.w	r3, r7, #28
 80012a2:	2234      	movs	r2, #52	; 0x34
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 ff88 	bl	80041bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ac:	f107 0308 	add.w	r3, r7, #8
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012bc:	2300      	movs	r3, #0
 80012be:	607b      	str	r3, [r7, #4]
 80012c0:	4b2a      	ldr	r3, [pc, #168]	; (800136c <SystemClock_Config+0xd4>)
 80012c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c4:	4a29      	ldr	r2, [pc, #164]	; (800136c <SystemClock_Config+0xd4>)
 80012c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ca:	6413      	str	r3, [r2, #64]	; 0x40
 80012cc:	4b27      	ldr	r3, [pc, #156]	; (800136c <SystemClock_Config+0xd4>)
 80012ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012d8:	2300      	movs	r3, #0
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	4b24      	ldr	r3, [pc, #144]	; (8001370 <SystemClock_Config+0xd8>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012e4:	4a22      	ldr	r2, [pc, #136]	; (8001370 <SystemClock_Config+0xd8>)
 80012e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ea:	6013      	str	r3, [r2, #0]
 80012ec:	4b20      	ldr	r3, [pc, #128]	; (8001370 <SystemClock_Config+0xd8>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012f4:	603b      	str	r3, [r7, #0]
 80012f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f8:	2302      	movs	r3, #2
 80012fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012fc:	2301      	movs	r3, #1
 80012fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001300:	2310      	movs	r3, #16
 8001302:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001304:	2302      	movs	r3, #2
 8001306:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001308:	2300      	movs	r3, #0
 800130a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800130c:	2310      	movs	r3, #16
 800130e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001310:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001314:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001316:	2304      	movs	r3, #4
 8001318:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800131a:	2302      	movs	r3, #2
 800131c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800131e:	2302      	movs	r3, #2
 8001320:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001322:	f107 031c 	add.w	r3, r7, #28
 8001326:	4618      	mov	r0, r3
 8001328:	f001 fc08 	bl	8002b3c <HAL_RCC_OscConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001332:	f000 f81f 	bl	8001374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001336:	230f      	movs	r3, #15
 8001338:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133a:	2302      	movs	r3, #2
 800133c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001342:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001346:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800134c:	f107 0308 	add.w	r3, r7, #8
 8001350:	2102      	movs	r1, #2
 8001352:	4618      	mov	r0, r3
 8001354:	f001 f8a8 	bl	80024a8 <HAL_RCC_ClockConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800135e:	f000 f809 	bl	8001374 <Error_Handler>
  }
}
 8001362:	bf00      	nop
 8001364:	3750      	adds	r7, #80	; 0x50
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800
 8001370:	40007000 	.word	0x40007000

08001374 <Error_Handler>:
* 				in to main.c of generated files by STM32CubeIDE.
* Parameters:  	(none)
* Returns:     	(none)
******************************************************************************/
void Error_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001378:	b672      	cpsid	i
}
 800137a:	bf00      	nop
  __disable_irq();
  while (1)
 800137c:	e7fe      	b.n	800137c <Error_Handler+0x8>
	...

08001380 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	; 0x28
 8001384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	4b2e      	ldr	r3, [pc, #184]	; (8001454 <MX_GPIO_Init+0xd4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	4a2d      	ldr	r2, [pc, #180]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	6313      	str	r3, [r2, #48]	; 0x30
 80013a6:	4b2b      	ldr	r3, [pc, #172]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	613b      	str	r3, [r7, #16]
 80013b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	4b27      	ldr	r3, [pc, #156]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	4a26      	ldr	r2, [pc, #152]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c0:	6313      	str	r3, [r2, #48]	; 0x30
 80013c2:	4b24      	ldr	r3, [pc, #144]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	4b20      	ldr	r3, [pc, #128]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a1f      	ldr	r2, [pc, #124]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	4b19      	ldr	r3, [pc, #100]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a18      	ldr	r2, [pc, #96]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <MX_GPIO_Init+0xd4>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <MX_GPIO_Init+0xd4>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a11      	ldr	r2, [pc, #68]	; (8001454 <MX_GPIO_Init+0xd4>)
 8001410:	f043 0308 	orr.w	r3, r3, #8
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b0f      	ldr	r3, [pc, #60]	; (8001454 <MX_GPIO_Init+0xd4>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001428:	480b      	ldr	r0, [pc, #44]	; (8001458 <MX_GPIO_Init+0xd8>)
 800142a:	f001 f823 	bl	8002474 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800142e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4619      	mov	r1, r3
 8001446:	4804      	ldr	r0, [pc, #16]	; (8001458 <MX_GPIO_Init+0xd8>)
 8001448:	f000 fe80 	bl	800214c <HAL_GPIO_Init>

}
 800144c:	bf00      	nop
 800144e:	3728      	adds	r7, #40	; 0x28
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40023800 	.word	0x40023800
 8001458:	40020800 	.word	0x40020800

0800145c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <HAL_MspInit+0x4c>)
 8001468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800146a:	4a0f      	ldr	r2, [pc, #60]	; (80014a8 <HAL_MspInit+0x4c>)
 800146c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001470:	6453      	str	r3, [r2, #68]	; 0x44
 8001472:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <HAL_MspInit+0x4c>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <HAL_MspInit+0x4c>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001486:	4a08      	ldr	r2, [pc, #32]	; (80014a8 <HAL_MspInit+0x4c>)
 8001488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800148c:	6413      	str	r3, [r2, #64]	; 0x40
 800148e:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <HAL_MspInit+0x4c>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800149a:	2007      	movs	r0, #7
 800149c:	f000 fd82 	bl	8001fa4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40023800 	.word	0x40023800

080014ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <NMI_Handler+0x4>

080014b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014b6:	e7fe      	b.n	80014b6 <HardFault_Handler+0x4>

080014b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <MemManage_Handler+0x4>

080014be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <BusFault_Handler+0x4>

080014c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <UsageFault_Handler+0x4>

080014ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014f8:	f000 fc40 	bl	8001d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}

08001500 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <USART1_IRQHandler+0x10>)
 8001506:	f001 fec7 	bl	8003298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200064b4 	.word	0x200064b4

08001514 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001518:	4802      	ldr	r0, [pc, #8]	; (8001524 <USART3_IRQHandler+0x10>)
 800151a:	f001 febd 	bl	8003298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	2000653c 	.word	0x2000653c

08001528 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800152c:	4802      	ldr	r0, [pc, #8]	; (8001538 <UART4_IRQHandler+0x10>)
 800152e:	f001 feb3 	bl	8003298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000642c 	.word	0x2000642c

0800153c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <UART5_IRQHandler+0x10>)
 8001542:	f001 fea9 	bl	8003298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20006470 	.word	0x20006470

08001550 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001554:	4802      	ldr	r0, [pc, #8]	; (8001560 <USART6_IRQHandler+0x10>)
 8001556:	f001 fe9f 	bl	8003298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20006580 	.word	0x20006580

08001564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
	return 1;
 8001568:	2301      	movs	r3, #1
}
 800156a:	4618      	mov	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <_kill>:

int _kill(int pid, int sig)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800157e:	f002 fdf3 	bl	8004168 <__errno>
 8001582:	4603      	mov	r3, r0
 8001584:	2216      	movs	r2, #22
 8001586:	601a      	str	r2, [r3, #0]
	return -1;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <_exit>:

void _exit (int status)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800159c:	f04f 31ff 	mov.w	r1, #4294967295
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ffe7 	bl	8001574 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015a6:	e7fe      	b.n	80015a6 <_exit+0x12>

080015a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	e00a      	b.n	80015d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015ba:	f3af 8000 	nop.w
 80015be:	4601      	mov	r1, r0
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	1c5a      	adds	r2, r3, #1
 80015c4:	60ba      	str	r2, [r7, #8]
 80015c6:	b2ca      	uxtb	r2, r1
 80015c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	3301      	adds	r3, #1
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	dbf0      	blt.n	80015ba <_read+0x12>
	}

return len;
 80015d8:	687b      	ldr	r3, [r7, #4]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	e009      	b.n	8001608 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	1c5a      	adds	r2, r3, #1
 80015f8:	60ba      	str	r2, [r7, #8]
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3301      	adds	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	dbf1      	blt.n	80015f4 <_write+0x12>
	}
	return len;
 8001610:	687b      	ldr	r3, [r7, #4]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <_close>:

int _close(int file)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
	return -1;
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001626:	4618      	mov	r0, r3
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001642:	605a      	str	r2, [r3, #4]
	return 0;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <_isatty>:

int _isatty(int file)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
	return 1;
 800165a:	2301      	movs	r3, #1
}
 800165c:	4618      	mov	r0, r3
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
	return 0;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
	...

08001684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800168c:	4a14      	ldr	r2, [pc, #80]	; (80016e0 <_sbrk+0x5c>)
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <_sbrk+0x60>)
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <_sbrk+0x64>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <_sbrk+0x64>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	; (80016ec <_sbrk+0x68>)
 80016a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <_sbrk+0x64>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d207      	bcs.n	80016c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b4:	f002 fd58 	bl	8004168 <__errno>
 80016b8:	4603      	mov	r3, r0
 80016ba:	220c      	movs	r2, #12
 80016bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	e009      	b.n	80016d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <_sbrk+0x64>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ca:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	4a05      	ldr	r2, [pc, #20]	; (80016e8 <_sbrk+0x64>)
 80016d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d6:	68fb      	ldr	r3, [r7, #12]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20020000 	.word	0x20020000
 80016e4:	00000400 	.word	0x00000400
 80016e8:	20006428 	.word	0x20006428
 80016ec:	200065d8 	.word	0x200065d8

080016f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <SystemInit+0x20>)
 80016f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016fa:	4a05      	ldr	r2, [pc, #20]	; (8001710 <SystemInit+0x20>)
 80016fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <MX_UART4_Init+0x4c>)
 800171a:	4a12      	ldr	r2, [pc, #72]	; (8001764 <MX_UART4_Init+0x50>)
 800171c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800171e:	4b10      	ldr	r3, [pc, #64]	; (8001760 <MX_UART4_Init+0x4c>)
 8001720:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001724:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_UART4_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_UART4_Init+0x4c>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <MX_UART4_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001738:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_UART4_Init+0x4c>)
 800173a:	220c      	movs	r2, #12
 800173c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173e:	4b08      	ldr	r3, [pc, #32]	; (8001760 <MX_UART4_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_UART4_Init+0x4c>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <MX_UART4_Init+0x4c>)
 800174c:	f001 fc94 	bl	8003078 <HAL_UART_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001756:	f7ff fe0d 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	2000642c 	.word	0x2000642c
 8001764:	40004c00 	.word	0x40004c00

08001768 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <MX_UART5_Init+0x4c>)
 800176e:	4a12      	ldr	r2, [pc, #72]	; (80017b8 <MX_UART5_Init+0x50>)
 8001770:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <MX_UART5_Init+0x4c>)
 8001774:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001778:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800177a:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <MX_UART5_Init+0x4c>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <MX_UART5_Init+0x4c>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <MX_UART5_Init+0x4c>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <MX_UART5_Init+0x4c>)
 800178e:	220c      	movs	r2, #12
 8001790:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001792:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <MX_UART5_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <MX_UART5_Init+0x4c>)
 800179a:	2200      	movs	r2, #0
 800179c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800179e:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_UART5_Init+0x4c>)
 80017a0:	f001 fc6a 	bl	8003078 <HAL_UART_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80017aa:	f7ff fde3 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20006470 	.word	0x20006470
 80017b8:	40005000 	.word	0x40005000

080017bc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017c2:	4a12      	ldr	r2, [pc, #72]	; (800180c <MX_USART1_UART_Init+0x50>)
 80017c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017c6:	4b10      	ldr	r3, [pc, #64]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017da:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017e0:	4b09      	ldr	r3, [pc, #36]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017e2:	220c      	movs	r2, #12
 80017e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e6:	4b08      	ldr	r3, [pc, #32]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017f2:	4805      	ldr	r0, [pc, #20]	; (8001808 <MX_USART1_UART_Init+0x4c>)
 80017f4:	f001 fc40 	bl	8003078 <HAL_UART_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017fe:	f7ff fdb9 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	200064b4 	.word	0x200064b4
 800180c:	40011000 	.word	0x40011000

08001810 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001814:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_USART2_UART_Init+0x4c>)
 8001816:	4a12      	ldr	r2, [pc, #72]	; (8001860 <MX_USART2_UART_Init+0x50>)
 8001818:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <MX_USART2_UART_Init+0x4c>)
 800181c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001820:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_USART2_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <MX_USART2_UART_Init+0x4c>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <MX_USART2_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001834:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_USART2_UART_Init+0x4c>)
 8001836:	220c      	movs	r2, #12
 8001838:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800183a:	4b08      	ldr	r3, [pc, #32]	; (800185c <MX_USART2_UART_Init+0x4c>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <MX_USART2_UART_Init+0x4c>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001846:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_USART2_UART_Init+0x4c>)
 8001848:	f001 fc16 	bl	8003078 <HAL_UART_Init>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001852:	f7ff fd8f 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200064f8 	.word	0x200064f8
 8001860:	40004400 	.word	0x40004400

08001864 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001868:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 800186a:	4a12      	ldr	r2, [pc, #72]	; (80018b4 <MX_USART3_UART_Init+0x50>)
 800186c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800186e:	4b10      	ldr	r3, [pc, #64]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 8001870:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001874:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001876:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800187c:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001888:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 800188a:	220c      	movs	r2, #12
 800188c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188e:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001894:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 8001896:	2200      	movs	r2, #0
 8001898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	; (80018b0 <MX_USART3_UART_Init+0x4c>)
 800189c:	f001 fbec 	bl	8003078 <HAL_UART_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018a6:	f7ff fd65 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	2000653c 	.word	0x2000653c
 80018b4:	40004800 	.word	0x40004800

080018b8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80018bc:	4b11      	ldr	r3, [pc, #68]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018be:	4a12      	ldr	r2, [pc, #72]	; (8001908 <MX_USART6_UART_Init+0x50>)
 80018c0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80018c2:	4b10      	ldr	r3, [pc, #64]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018ca:	4b0e      	ldr	r3, [pc, #56]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80018d0:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80018d6:	4b0b      	ldr	r3, [pc, #44]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80018dc:	4b09      	ldr	r3, [pc, #36]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018de:	220c      	movs	r2, #12
 80018e0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e2:	4b08      	ldr	r3, [pc, #32]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e8:	4b06      	ldr	r3, [pc, #24]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018ee:	4805      	ldr	r0, [pc, #20]	; (8001904 <MX_USART6_UART_Init+0x4c>)
 80018f0:	f001 fbc2 	bl	8003078 <HAL_UART_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018fa:	f7ff fd3b 	bl	8001374 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20006580 	.word	0x20006580
 8001908:	40011400 	.word	0x40011400

0800190c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b096      	sub	sp, #88	; 0x58
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a7e      	ldr	r2, [pc, #504]	; (8001b24 <HAL_UART_MspInit+0x218>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d134      	bne.n	8001998 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	643b      	str	r3, [r7, #64]	; 0x40
 8001932:	4b7d      	ldr	r3, [pc, #500]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	4a7c      	ldr	r2, [pc, #496]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001938:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800193c:	6413      	str	r3, [r2, #64]	; 0x40
 800193e:	4b7a      	ldr	r3, [pc, #488]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001946:	643b      	str	r3, [r7, #64]	; 0x40
 8001948:	6c3b      	ldr	r3, [r7, #64]	; 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800194e:	4b76      	ldr	r3, [pc, #472]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a75      	ldr	r2, [pc, #468]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b73      	ldr	r3, [pc, #460]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001966:	2303      	movs	r3, #3
 8001968:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001972:	2303      	movs	r3, #3
 8001974:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001976:	2308      	movs	r3, #8
 8001978:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800197e:	4619      	mov	r1, r3
 8001980:	486a      	ldr	r0, [pc, #424]	; (8001b2c <HAL_UART_MspInit+0x220>)
 8001982:	f000 fbe3 	bl	800214c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	2034      	movs	r0, #52	; 0x34
 800198c:	f000 fb15 	bl	8001fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001990:	2034      	movs	r0, #52	; 0x34
 8001992:	f000 fb2e 	bl	8001ff2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001996:	e167      	b.n	8001c68 <HAL_UART_MspInit+0x35c>
  else if(uartHandle->Instance==UART5)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a64      	ldr	r2, [pc, #400]	; (8001b30 <HAL_UART_MspInit+0x224>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d153      	bne.n	8001a4a <HAL_UART_MspInit+0x13e>
    __HAL_RCC_UART5_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80019a6:	4b60      	ldr	r3, [pc, #384]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019aa:	4a5f      	ldr	r2, [pc, #380]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80019b0:	6413      	str	r3, [r2, #64]	; 0x40
 80019b2:	4b5d      	ldr	r3, [pc, #372]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80019bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	637b      	str	r3, [r7, #52]	; 0x34
 80019c2:	4b59      	ldr	r3, [pc, #356]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a58      	ldr	r2, [pc, #352]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b56      	ldr	r3, [pc, #344]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	637b      	str	r3, [r7, #52]	; 0x34
 80019d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	633b      	str	r3, [r7, #48]	; 0x30
 80019de:	4b52      	ldr	r3, [pc, #328]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a51      	ldr	r2, [pc, #324]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b4f      	ldr	r3, [pc, #316]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	633b      	str	r3, [r7, #48]	; 0x30
 80019f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019fa:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a08:	2308      	movs	r3, #8
 8001a0a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a0c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a10:	4619      	mov	r1, r3
 8001a12:	4848      	ldr	r0, [pc, #288]	; (8001b34 <HAL_UART_MspInit+0x228>)
 8001a14:	f000 fb9a 	bl	800214c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a18:	2304      	movs	r3, #4
 8001a1a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a2c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a30:	4619      	mov	r1, r3
 8001a32:	4841      	ldr	r0, [pc, #260]	; (8001b38 <HAL_UART_MspInit+0x22c>)
 8001a34:	f000 fb8a 	bl	800214c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2035      	movs	r0, #53	; 0x35
 8001a3e:	f000 fabc 	bl	8001fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001a42:	2035      	movs	r0, #53	; 0x35
 8001a44:	f000 fad5 	bl	8001ff2 <HAL_NVIC_EnableIRQ>
}
 8001a48:	e10e      	b.n	8001c68 <HAL_UART_MspInit+0x35c>
  else if(uartHandle->Instance==USART1)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a3b      	ldr	r2, [pc, #236]	; (8001b3c <HAL_UART_MspInit+0x230>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d135      	bne.n	8001ac0 <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a54:	2300      	movs	r3, #0
 8001a56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a58:	4b33      	ldr	r3, [pc, #204]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5c:	4a32      	ldr	r2, [pc, #200]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001a5e:	f043 0310 	orr.w	r3, r3, #16
 8001a62:	6453      	str	r3, [r2, #68]	; 0x44
 8001a64:	4b30      	ldr	r3, [pc, #192]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a68:	f003 0310 	and.w	r3, r3, #16
 8001a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a74:	4b2c      	ldr	r3, [pc, #176]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	4a2b      	ldr	r2, [pc, #172]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a80:	4b29      	ldr	r3, [pc, #164]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a8c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a90:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a9e:	2307      	movs	r3, #7
 8001aa0:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4820      	ldr	r0, [pc, #128]	; (8001b2c <HAL_UART_MspInit+0x220>)
 8001aaa:	f000 fb4f 	bl	800214c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	2025      	movs	r0, #37	; 0x25
 8001ab4:	f000 fa81 	bl	8001fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ab8:	2025      	movs	r0, #37	; 0x25
 8001aba:	f000 fa9a 	bl	8001ff2 <HAL_NVIC_EnableIRQ>
}
 8001abe:	e0d3      	b.n	8001c68 <HAL_UART_MspInit+0x35c>
  else if(uartHandle->Instance==USART2)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a1e      	ldr	r2, [pc, #120]	; (8001b40 <HAL_UART_MspInit+0x234>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d13c      	bne.n	8001b44 <HAL_UART_MspInit+0x238>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ace:	4b16      	ldr	r3, [pc, #88]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	4a15      	ldr	r2, [pc, #84]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8001ada:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
 8001aea:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6313      	str	r3, [r2, #48]	; 0x30
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <HAL_UART_MspInit+0x21c>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	623b      	str	r3, [r7, #32]
 8001b00:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b02:	230c      	movs	r3, #12
 8001b04:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b06:	2302      	movs	r3, #2
 8001b08:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b12:	2307      	movs	r3, #7
 8001b14:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4803      	ldr	r0, [pc, #12]	; (8001b2c <HAL_UART_MspInit+0x220>)
 8001b1e:	f000 fb15 	bl	800214c <HAL_GPIO_Init>
}
 8001b22:	e0a1      	b.n	8001c68 <HAL_UART_MspInit+0x35c>
 8001b24:	40004c00 	.word	0x40004c00
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	40005000 	.word	0x40005000
 8001b34:	40020800 	.word	0x40020800
 8001b38:	40020c00 	.word	0x40020c00
 8001b3c:	40011000 	.word	0x40011000
 8001b40:	40004400 	.word	0x40004400
  else if(uartHandle->Instance==USART3)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a49      	ldr	r2, [pc, #292]	; (8001c70 <HAL_UART_MspInit+0x364>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d153      	bne.n	8001bf6 <HAL_UART_MspInit+0x2ea>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
 8001b52:	4b48      	ldr	r3, [pc, #288]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	4a47      	ldr	r2, [pc, #284]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5e:	4b45      	ldr	r3, [pc, #276]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b66:	61fb      	str	r3, [r7, #28]
 8001b68:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
 8001b6e:	4b41      	ldr	r3, [pc, #260]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	4a40      	ldr	r2, [pc, #256]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7a:	4b3e      	ldr	r3, [pc, #248]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	61bb      	str	r3, [r7, #24]
 8001b84:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	4b3a      	ldr	r3, [pc, #232]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a39      	ldr	r2, [pc, #228]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b90:	f043 0302 	orr.w	r3, r3, #2
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b37      	ldr	r3, [pc, #220]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ba2:	2320      	movs	r3, #32
 8001ba4:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bb2:	2307      	movs	r3, #7
 8001bb4:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bba:	4619      	mov	r1, r3
 8001bbc:	482e      	ldr	r0, [pc, #184]	; (8001c78 <HAL_UART_MspInit+0x36c>)
 8001bbe:	f000 fac5 	bl	800214c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bc6:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4827      	ldr	r0, [pc, #156]	; (8001c7c <HAL_UART_MspInit+0x370>)
 8001be0:	f000 fab4 	bl	800214c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	2027      	movs	r0, #39	; 0x27
 8001bea:	f000 f9e6 	bl	8001fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bee:	2027      	movs	r0, #39	; 0x27
 8001bf0:	f000 f9ff 	bl	8001ff2 <HAL_NVIC_EnableIRQ>
}
 8001bf4:	e038      	b.n	8001c68 <HAL_UART_MspInit+0x35c>
  else if(uartHandle->Instance==USART6)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a21      	ldr	r2, [pc, #132]	; (8001c80 <HAL_UART_MspInit+0x374>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d133      	bne.n	8001c68 <HAL_UART_MspInit+0x35c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001c00:	2300      	movs	r3, #0
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	4b1b      	ldr	r3, [pc, #108]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c08:	4a1a      	ldr	r2, [pc, #104]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001c0a:	f043 0320 	orr.w	r3, r3, #32
 8001c0e:	6453      	str	r3, [r2, #68]	; 0x44
 8001c10:	4b18      	ldr	r3, [pc, #96]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c14:	f003 0320 	and.w	r3, r3, #32
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	4b14      	ldr	r3, [pc, #80]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c24:	4a13      	ldr	r2, [pc, #76]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2c:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <HAL_UART_MspInit+0x368>)
 8001c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c38:	23c0      	movs	r3, #192	; 0xc0
 8001c3a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c44:	2303      	movs	r3, #3
 8001c46:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001c48:	2308      	movs	r3, #8
 8001c4a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001c50:	4619      	mov	r1, r3
 8001c52:	4809      	ldr	r0, [pc, #36]	; (8001c78 <HAL_UART_MspInit+0x36c>)
 8001c54:	f000 fa7a 	bl	800214c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2047      	movs	r0, #71	; 0x47
 8001c5e:	f000 f9ac 	bl	8001fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001c62:	2047      	movs	r0, #71	; 0x47
 8001c64:	f000 f9c5 	bl	8001ff2 <HAL_NVIC_EnableIRQ>
}
 8001c68:	bf00      	nop
 8001c6a:	3758      	adds	r7, #88	; 0x58
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40004800 	.word	0x40004800
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020800 	.word	0x40020800
 8001c7c:	40020400 	.word	0x40020400
 8001c80:	40011400 	.word	0x40011400

08001c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c88:	480d      	ldr	r0, [pc, #52]	; (8001cc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c8a:	490e      	ldr	r1, [pc, #56]	; (8001cc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c8c:	4a0e      	ldr	r2, [pc, #56]	; (8001cc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c90:	e002      	b.n	8001c98 <LoopCopyDataInit>

08001c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c96:	3304      	adds	r3, #4

08001c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c9c:	d3f9      	bcc.n	8001c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ca0:	4c0b      	ldr	r4, [pc, #44]	; (8001cd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca4:	e001      	b.n	8001caa <LoopFillZerobss>

08001ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca8:	3204      	adds	r2, #4

08001caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cac:	d3fb      	bcc.n	8001ca6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cae:	f7ff fd1f 	bl	80016f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cb2:	f002 fa5f 	bl	8004174 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cb6:	f7fe fcbe 	bl	8000636 <main>
  bx  lr    
 8001cba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8001cc8:	08005864 	.word	0x08005864
  ldr r2, =_sbss
 8001ccc:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 8001cd0:	200065d8 	.word	0x200065d8

08001cd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC_IRQHandler>
	...

08001cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <HAL_Init+0x40>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a0d      	ldr	r2, [pc, #52]	; (8001d18 <HAL_Init+0x40>)
 8001ce2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ce6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <HAL_Init+0x40>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a0a      	ldr	r2, [pc, #40]	; (8001d18 <HAL_Init+0x40>)
 8001cee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cf4:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <HAL_Init+0x40>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a07      	ldr	r2, [pc, #28]	; (8001d18 <HAL_Init+0x40>)
 8001cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d00:	2003      	movs	r0, #3
 8001d02:	f000 f94f 	bl	8001fa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f000 f808 	bl	8001d1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d0c:	f7ff fba6 	bl	800145c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40023c00 	.word	0x40023c00

08001d1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d24:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <HAL_InitTick+0x54>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b12      	ldr	r3, [pc, #72]	; (8001d74 <HAL_InitTick+0x58>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f000 f967 	bl	800200e <HAL_SYSTICK_Config>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e00e      	b.n	8001d68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b0f      	cmp	r3, #15
 8001d4e:	d80a      	bhi.n	8001d66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d50:	2200      	movs	r2, #0
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	f000 f92f 	bl	8001fba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d5c:	4a06      	ldr	r2, [pc, #24]	; (8001d78 <HAL_InitTick+0x5c>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
 8001d64:	e000      	b.n	8001d68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000094 	.word	0x20000094
 8001d74:	2000009c 	.word	0x2000009c
 8001d78:	20000098 	.word	0x20000098

08001d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <HAL_IncTick+0x20>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	461a      	mov	r2, r3
 8001d86:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <HAL_IncTick+0x24>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4a04      	ldr	r2, [pc, #16]	; (8001da0 <HAL_IncTick+0x24>)
 8001d8e:	6013      	str	r3, [r2, #0]
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	2000009c 	.word	0x2000009c
 8001da0:	200065c4 	.word	0x200065c4

08001da4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  return uwTick;
 8001da8:	4b03      	ldr	r3, [pc, #12]	; (8001db8 <HAL_GetTick+0x14>)
 8001daa:	681b      	ldr	r3, [r3, #0]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	200065c4 	.word	0x200065c4

08001dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dc4:	f7ff ffee 	bl	8001da4 <HAL_GetTick>
 8001dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd4:	d005      	beq.n	8001de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <HAL_Delay+0x44>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4413      	add	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001de2:	bf00      	nop
 8001de4:	f7ff ffde 	bl	8001da4 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d8f7      	bhi.n	8001de4 <HAL_Delay+0x28>
  {
  }
}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	2000009c 	.word	0x2000009c

08001e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e14:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <__NVIC_SetPriorityGrouping+0x44>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e20:	4013      	ands	r3, r2
 8001e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e36:	4a04      	ldr	r2, [pc, #16]	; (8001e48 <__NVIC_SetPriorityGrouping+0x44>)
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	60d3      	str	r3, [r2, #12]
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <__NVIC_GetPriorityGrouping+0x18>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	0a1b      	lsrs	r3, r3, #8
 8001e56:	f003 0307 	and.w	r3, r3, #7
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	db0b      	blt.n	8001e92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	f003 021f 	and.w	r2, r3, #31
 8001e80:	4907      	ldr	r1, [pc, #28]	; (8001ea0 <__NVIC_EnableIRQ+0x38>)
 8001e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e86:	095b      	lsrs	r3, r3, #5
 8001e88:	2001      	movs	r0, #1
 8001e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	e000e100 	.word	0xe000e100

08001ea4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	6039      	str	r1, [r7, #0]
 8001eae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	db0a      	blt.n	8001ece <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	490c      	ldr	r1, [pc, #48]	; (8001ef0 <__NVIC_SetPriority+0x4c>)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	0112      	lsls	r2, r2, #4
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ecc:	e00a      	b.n	8001ee4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	4908      	ldr	r1, [pc, #32]	; (8001ef4 <__NVIC_SetPriority+0x50>)
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	3b04      	subs	r3, #4
 8001edc:	0112      	lsls	r2, r2, #4
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	440b      	add	r3, r1
 8001ee2:	761a      	strb	r2, [r3, #24]
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000e100 	.word	0xe000e100
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b089      	sub	sp, #36	; 0x24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f1c3 0307 	rsb	r3, r3, #7
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	bf28      	it	cs
 8001f16:	2304      	movcs	r3, #4
 8001f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	2b06      	cmp	r3, #6
 8001f20:	d902      	bls.n	8001f28 <NVIC_EncodePriority+0x30>
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3b03      	subs	r3, #3
 8001f26:	e000      	b.n	8001f2a <NVIC_EncodePriority+0x32>
 8001f28:	2300      	movs	r3, #0
 8001f2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43da      	mvns	r2, r3
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f40:	f04f 31ff 	mov.w	r1, #4294967295
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4a:	43d9      	mvns	r1, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f50:	4313      	orrs	r3, r2
         );
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3724      	adds	r7, #36	; 0x24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
	...

08001f60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f70:	d301      	bcc.n	8001f76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f72:	2301      	movs	r3, #1
 8001f74:	e00f      	b.n	8001f96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f76:	4a0a      	ldr	r2, [pc, #40]	; (8001fa0 <SysTick_Config+0x40>)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f7e:	210f      	movs	r1, #15
 8001f80:	f04f 30ff 	mov.w	r0, #4294967295
 8001f84:	f7ff ff8e 	bl	8001ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <SysTick_Config+0x40>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f8e:	4b04      	ldr	r3, [pc, #16]	; (8001fa0 <SysTick_Config+0x40>)
 8001f90:	2207      	movs	r2, #7
 8001f92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	e000e010 	.word	0xe000e010

08001fa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff ff29 	bl	8001e04 <__NVIC_SetPriorityGrouping>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b086      	sub	sp, #24
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
 8001fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fcc:	f7ff ff3e 	bl	8001e4c <__NVIC_GetPriorityGrouping>
 8001fd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	68b9      	ldr	r1, [r7, #8]
 8001fd6:	6978      	ldr	r0, [r7, #20]
 8001fd8:	f7ff ff8e 	bl	8001ef8 <NVIC_EncodePriority>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff ff5d 	bl	8001ea4 <__NVIC_SetPriority>
}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b082      	sub	sp, #8
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff ff31 	bl	8001e68 <__NVIC_EnableIRQ>
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b082      	sub	sp, #8
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f7ff ffa2 	bl	8001f60 <SysTick_Config>
 800201c:	4603      	mov	r3, r0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002032:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002034:	f7ff feb6 	bl	8001da4 <HAL_GetTick>
 8002038:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d008      	beq.n	8002058 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2280      	movs	r2, #128	; 0x80
 800204a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e052      	b.n	80020fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0216 	bic.w	r2, r2, #22
 8002066:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002076:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207c:	2b00      	cmp	r3, #0
 800207e:	d103      	bne.n	8002088 <HAL_DMA_Abort+0x62>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002084:	2b00      	cmp	r3, #0
 8002086:	d007      	beq.n	8002098 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0208 	bic.w	r2, r2, #8
 8002096:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0201 	bic.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020a8:	e013      	b.n	80020d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020aa:	f7ff fe7b 	bl	8001da4 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b05      	cmp	r3, #5
 80020b6:	d90c      	bls.n	80020d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2220      	movs	r2, #32
 80020bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2203      	movs	r2, #3
 80020c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e015      	b.n	80020fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1e4      	bne.n	80020aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020e4:	223f      	movs	r2, #63	; 0x3f
 80020e6:	409a      	lsls	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d004      	beq.n	8002124 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2280      	movs	r2, #128	; 0x80
 800211e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e00c      	b.n	800213e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2205      	movs	r2, #5
 8002128:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0201 	bic.w	r2, r2, #1
 800213a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800214c:	b480      	push	{r7}
 800214e:	b089      	sub	sp, #36	; 0x24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800215e:	2300      	movs	r3, #0
 8002160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002162:	2300      	movs	r3, #0
 8002164:	61fb      	str	r3, [r7, #28]
 8002166:	e165      	b.n	8002434 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002168:	2201      	movs	r2, #1
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	429a      	cmp	r2, r3
 8002182:	f040 8154 	bne.w	800242e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f003 0303 	and.w	r3, r3, #3
 800218e:	2b01      	cmp	r3, #1
 8002190:	d005      	beq.n	800219e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800219a:	2b02      	cmp	r3, #2
 800219c:	d130      	bne.n	8002200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	2203      	movs	r2, #3
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021d4:	2201      	movs	r2, #1
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	091b      	lsrs	r3, r3, #4
 80021ea:	f003 0201 	and.w	r2, r3, #1
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 0303 	and.w	r3, r3, #3
 8002208:	2b03      	cmp	r3, #3
 800220a:	d017      	beq.n	800223c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	2203      	movs	r2, #3
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 0303 	and.w	r3, r3, #3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d123      	bne.n	8002290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	08da      	lsrs	r2, r3, #3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	3208      	adds	r2, #8
 8002250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	220f      	movs	r2, #15
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4013      	ands	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	691a      	ldr	r2, [r3, #16]
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	08da      	lsrs	r2, r3, #3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	3208      	adds	r2, #8
 800228a:	69b9      	ldr	r1, [r7, #24]
 800228c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	2203      	movs	r2, #3
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	43db      	mvns	r3, r3
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4013      	ands	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 0203 	and.w	r2, r3, #3
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	f000 80ae 	beq.w	800242e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	4b5d      	ldr	r3, [pc, #372]	; (800244c <HAL_GPIO_Init+0x300>)
 80022d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022da:	4a5c      	ldr	r2, [pc, #368]	; (800244c <HAL_GPIO_Init+0x300>)
 80022dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022e0:	6453      	str	r3, [r2, #68]	; 0x44
 80022e2:	4b5a      	ldr	r3, [pc, #360]	; (800244c <HAL_GPIO_Init+0x300>)
 80022e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022ee:	4a58      	ldr	r2, [pc, #352]	; (8002450 <HAL_GPIO_Init+0x304>)
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	089b      	lsrs	r3, r3, #2
 80022f4:	3302      	adds	r3, #2
 80022f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	220f      	movs	r2, #15
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43db      	mvns	r3, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4013      	ands	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a4f      	ldr	r2, [pc, #316]	; (8002454 <HAL_GPIO_Init+0x308>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d025      	beq.n	8002366 <HAL_GPIO_Init+0x21a>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a4e      	ldr	r2, [pc, #312]	; (8002458 <HAL_GPIO_Init+0x30c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d01f      	beq.n	8002362 <HAL_GPIO_Init+0x216>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a4d      	ldr	r2, [pc, #308]	; (800245c <HAL_GPIO_Init+0x310>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d019      	beq.n	800235e <HAL_GPIO_Init+0x212>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a4c      	ldr	r2, [pc, #304]	; (8002460 <HAL_GPIO_Init+0x314>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d013      	beq.n	800235a <HAL_GPIO_Init+0x20e>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4b      	ldr	r2, [pc, #300]	; (8002464 <HAL_GPIO_Init+0x318>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00d      	beq.n	8002356 <HAL_GPIO_Init+0x20a>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a4a      	ldr	r2, [pc, #296]	; (8002468 <HAL_GPIO_Init+0x31c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d007      	beq.n	8002352 <HAL_GPIO_Init+0x206>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a49      	ldr	r2, [pc, #292]	; (800246c <HAL_GPIO_Init+0x320>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d101      	bne.n	800234e <HAL_GPIO_Init+0x202>
 800234a:	2306      	movs	r3, #6
 800234c:	e00c      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 800234e:	2307      	movs	r3, #7
 8002350:	e00a      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 8002352:	2305      	movs	r3, #5
 8002354:	e008      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 8002356:	2304      	movs	r3, #4
 8002358:	e006      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 800235a:	2303      	movs	r3, #3
 800235c:	e004      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 800235e:	2302      	movs	r3, #2
 8002360:	e002      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <HAL_GPIO_Init+0x21c>
 8002366:	2300      	movs	r3, #0
 8002368:	69fa      	ldr	r2, [r7, #28]
 800236a:	f002 0203 	and.w	r2, r2, #3
 800236e:	0092      	lsls	r2, r2, #2
 8002370:	4093      	lsls	r3, r2
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	4313      	orrs	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002378:	4935      	ldr	r1, [pc, #212]	; (8002450 <HAL_GPIO_Init+0x304>)
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	089b      	lsrs	r3, r3, #2
 800237e:	3302      	adds	r3, #2
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002386:	4b3a      	ldr	r3, [pc, #232]	; (8002470 <HAL_GPIO_Init+0x324>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	43db      	mvns	r3, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023aa:	4a31      	ldr	r2, [pc, #196]	; (8002470 <HAL_GPIO_Init+0x324>)
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023b0:	4b2f      	ldr	r3, [pc, #188]	; (8002470 <HAL_GPIO_Init+0x324>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	43db      	mvns	r3, r3
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023d4:	4a26      	ldr	r2, [pc, #152]	; (8002470 <HAL_GPIO_Init+0x324>)
 80023d6:	69bb      	ldr	r3, [r7, #24]
 80023d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023da:	4b25      	ldr	r3, [pc, #148]	; (8002470 <HAL_GPIO_Init+0x324>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	43db      	mvns	r3, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4013      	ands	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023fe:	4a1c      	ldr	r2, [pc, #112]	; (8002470 <HAL_GPIO_Init+0x324>)
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002404:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <HAL_GPIO_Init+0x324>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	43db      	mvns	r3, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4013      	ands	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002428:	4a11      	ldr	r2, [pc, #68]	; (8002470 <HAL_GPIO_Init+0x324>)
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	3301      	adds	r3, #1
 8002432:	61fb      	str	r3, [r7, #28]
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	2b0f      	cmp	r3, #15
 8002438:	f67f ae96 	bls.w	8002168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	3724      	adds	r7, #36	; 0x24
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	40023800 	.word	0x40023800
 8002450:	40013800 	.word	0x40013800
 8002454:	40020000 	.word	0x40020000
 8002458:	40020400 	.word	0x40020400
 800245c:	40020800 	.word	0x40020800
 8002460:	40020c00 	.word	0x40020c00
 8002464:	40021000 	.word	0x40021000
 8002468:	40021400 	.word	0x40021400
 800246c:	40021800 	.word	0x40021800
 8002470:	40013c00 	.word	0x40013c00

08002474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	807b      	strh	r3, [r7, #2]
 8002480:	4613      	mov	r3, r2
 8002482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002484:	787b      	ldrb	r3, [r7, #1]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800248a:	887a      	ldrh	r2, [r7, #2]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002490:	e003      	b.n	800249a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002492:	887b      	ldrh	r3, [r7, #2]
 8002494:	041a      	lsls	r2, r3, #16
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	619a      	str	r2, [r3, #24]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0cc      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024bc:	4b68      	ldr	r3, [pc, #416]	; (8002660 <HAL_RCC_ClockConfig+0x1b8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 030f 	and.w	r3, r3, #15
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d90c      	bls.n	80024e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b65      	ldr	r3, [pc, #404]	; (8002660 <HAL_RCC_ClockConfig+0x1b8>)
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d2:	4b63      	ldr	r3, [pc, #396]	; (8002660 <HAL_RCC_ClockConfig+0x1b8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d001      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e0b8      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d020      	beq.n	8002532 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d005      	beq.n	8002508 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024fc:	4b59      	ldr	r3, [pc, #356]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	4a58      	ldr	r2, [pc, #352]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002506:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0308 	and.w	r3, r3, #8
 8002510:	2b00      	cmp	r3, #0
 8002512:	d005      	beq.n	8002520 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002514:	4b53      	ldr	r3, [pc, #332]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	4a52      	ldr	r2, [pc, #328]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800251e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002520:	4b50      	ldr	r3, [pc, #320]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	494d      	ldr	r1, [pc, #308]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d044      	beq.n	80025c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d107      	bne.n	8002556 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002546:	4b47      	ldr	r3, [pc, #284]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d119      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e07f      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	2b02      	cmp	r3, #2
 800255c:	d003      	beq.n	8002566 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002562:	2b03      	cmp	r3, #3
 8002564:	d107      	bne.n	8002576 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002566:	4b3f      	ldr	r3, [pc, #252]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e06f      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002576:	4b3b      	ldr	r3, [pc, #236]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e067      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002586:	4b37      	ldr	r3, [pc, #220]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f023 0203 	bic.w	r2, r3, #3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4934      	ldr	r1, [pc, #208]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002594:	4313      	orrs	r3, r2
 8002596:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002598:	f7ff fc04 	bl	8001da4 <HAL_GetTick>
 800259c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	e00a      	b.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a0:	f7ff fc00 	bl	8001da4 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e04f      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b6:	4b2b      	ldr	r3, [pc, #172]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 020c 	and.w	r2, r3, #12
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d1eb      	bne.n	80025a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025c8:	4b25      	ldr	r3, [pc, #148]	; (8002660 <HAL_RCC_ClockConfig+0x1b8>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 030f 	and.w	r3, r3, #15
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d20c      	bcs.n	80025f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d6:	4b22      	ldr	r3, [pc, #136]	; (8002660 <HAL_RCC_ClockConfig+0x1b8>)
 80025d8:	683a      	ldr	r2, [r7, #0]
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025de:	4b20      	ldr	r3, [pc, #128]	; (8002660 <HAL_RCC_ClockConfig+0x1b8>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d001      	beq.n	80025f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e032      	b.n	8002656 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d008      	beq.n	800260e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025fc:	4b19      	ldr	r3, [pc, #100]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	4916      	ldr	r1, [pc, #88]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 800260a:	4313      	orrs	r3, r2
 800260c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d009      	beq.n	800262e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800261a:	4b12      	ldr	r3, [pc, #72]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	490e      	ldr	r1, [pc, #56]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 800262a:	4313      	orrs	r3, r2
 800262c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800262e:	f000 f855 	bl	80026dc <HAL_RCC_GetSysClockFreq>
 8002632:	4602      	mov	r2, r0
 8002634:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	091b      	lsrs	r3, r3, #4
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	490a      	ldr	r1, [pc, #40]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 8002640:	5ccb      	ldrb	r3, [r1, r3]
 8002642:	fa22 f303 	lsr.w	r3, r2, r3
 8002646:	4a09      	ldr	r2, [pc, #36]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800264a:	4b09      	ldr	r3, [pc, #36]	; (8002670 <HAL_RCC_ClockConfig+0x1c8>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fb64 	bl	8001d1c <HAL_InitTick>

  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40023c00 	.word	0x40023c00
 8002664:	40023800 	.word	0x40023800
 8002668:	080056f4 	.word	0x080056f4
 800266c:	20000094 	.word	0x20000094
 8002670:	20000098 	.word	0x20000098

08002674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002678:	4b03      	ldr	r3, [pc, #12]	; (8002688 <HAL_RCC_GetHCLKFreq+0x14>)
 800267a:	681b      	ldr	r3, [r3, #0]
}
 800267c:	4618      	mov	r0, r3
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000094 	.word	0x20000094

0800268c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002690:	f7ff fff0 	bl	8002674 <HAL_RCC_GetHCLKFreq>
 8002694:	4602      	mov	r2, r0
 8002696:	4b05      	ldr	r3, [pc, #20]	; (80026ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	0a9b      	lsrs	r3, r3, #10
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	4903      	ldr	r1, [pc, #12]	; (80026b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026a2:	5ccb      	ldrb	r3, [r1, r3]
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40023800 	.word	0x40023800
 80026b0:	08005704 	.word	0x08005704

080026b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026b8:	f7ff ffdc 	bl	8002674 <HAL_RCC_GetHCLKFreq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4b05      	ldr	r3, [pc, #20]	; (80026d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	0b5b      	lsrs	r3, r3, #13
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	4903      	ldr	r1, [pc, #12]	; (80026d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ca:	5ccb      	ldrb	r3, [r1, r3]
 80026cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	08005704 	.word	0x08005704

080026dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026e0:	b0ae      	sub	sp, #184	; 0xb8
 80026e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80026f0:	2300      	movs	r3, #0
 80026f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002702:	4bcb      	ldr	r3, [pc, #812]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 030c 	and.w	r3, r3, #12
 800270a:	2b0c      	cmp	r3, #12
 800270c:	f200 8206 	bhi.w	8002b1c <HAL_RCC_GetSysClockFreq+0x440>
 8002710:	a201      	add	r2, pc, #4	; (adr r2, 8002718 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002716:	bf00      	nop
 8002718:	0800274d 	.word	0x0800274d
 800271c:	08002b1d 	.word	0x08002b1d
 8002720:	08002b1d 	.word	0x08002b1d
 8002724:	08002b1d 	.word	0x08002b1d
 8002728:	08002755 	.word	0x08002755
 800272c:	08002b1d 	.word	0x08002b1d
 8002730:	08002b1d 	.word	0x08002b1d
 8002734:	08002b1d 	.word	0x08002b1d
 8002738:	0800275d 	.word	0x0800275d
 800273c:	08002b1d 	.word	0x08002b1d
 8002740:	08002b1d 	.word	0x08002b1d
 8002744:	08002b1d 	.word	0x08002b1d
 8002748:	0800294d 	.word	0x0800294d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800274c:	4bb9      	ldr	r3, [pc, #740]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x358>)
 800274e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002752:	e1e7      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002754:	4bb8      	ldr	r3, [pc, #736]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002756:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800275a:	e1e3      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800275c:	4bb4      	ldr	r3, [pc, #720]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002764:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002768:	4bb1      	ldr	r3, [pc, #708]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d071      	beq.n	8002858 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002774:	4bae      	ldr	r3, [pc, #696]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	099b      	lsrs	r3, r3, #6
 800277a:	2200      	movs	r2, #0
 800277c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002780:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002784:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800278c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002790:	2300      	movs	r3, #0
 8002792:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002796:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800279a:	4622      	mov	r2, r4
 800279c:	462b      	mov	r3, r5
 800279e:	f04f 0000 	mov.w	r0, #0
 80027a2:	f04f 0100 	mov.w	r1, #0
 80027a6:	0159      	lsls	r1, r3, #5
 80027a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027ac:	0150      	lsls	r0, r2, #5
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4621      	mov	r1, r4
 80027b4:	1a51      	subs	r1, r2, r1
 80027b6:	6439      	str	r1, [r7, #64]	; 0x40
 80027b8:	4629      	mov	r1, r5
 80027ba:	eb63 0301 	sbc.w	r3, r3, r1
 80027be:	647b      	str	r3, [r7, #68]	; 0x44
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	f04f 0300 	mov.w	r3, #0
 80027c8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80027cc:	4649      	mov	r1, r9
 80027ce:	018b      	lsls	r3, r1, #6
 80027d0:	4641      	mov	r1, r8
 80027d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027d6:	4641      	mov	r1, r8
 80027d8:	018a      	lsls	r2, r1, #6
 80027da:	4641      	mov	r1, r8
 80027dc:	1a51      	subs	r1, r2, r1
 80027de:	63b9      	str	r1, [r7, #56]	; 0x38
 80027e0:	4649      	mov	r1, r9
 80027e2:	eb63 0301 	sbc.w	r3, r3, r1
 80027e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80027f4:	4649      	mov	r1, r9
 80027f6:	00cb      	lsls	r3, r1, #3
 80027f8:	4641      	mov	r1, r8
 80027fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027fe:	4641      	mov	r1, r8
 8002800:	00ca      	lsls	r2, r1, #3
 8002802:	4610      	mov	r0, r2
 8002804:	4619      	mov	r1, r3
 8002806:	4603      	mov	r3, r0
 8002808:	4622      	mov	r2, r4
 800280a:	189b      	adds	r3, r3, r2
 800280c:	633b      	str	r3, [r7, #48]	; 0x30
 800280e:	462b      	mov	r3, r5
 8002810:	460a      	mov	r2, r1
 8002812:	eb42 0303 	adc.w	r3, r2, r3
 8002816:	637b      	str	r3, [r7, #52]	; 0x34
 8002818:	f04f 0200 	mov.w	r2, #0
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002824:	4629      	mov	r1, r5
 8002826:	024b      	lsls	r3, r1, #9
 8002828:	4621      	mov	r1, r4
 800282a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800282e:	4621      	mov	r1, r4
 8002830:	024a      	lsls	r2, r1, #9
 8002832:	4610      	mov	r0, r2
 8002834:	4619      	mov	r1, r3
 8002836:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800283a:	2200      	movs	r2, #0
 800283c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002840:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002844:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002848:	f7fd fd4a 	bl	80002e0 <__aeabi_uldivmod>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4613      	mov	r3, r2
 8002852:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002856:	e067      	b.n	8002928 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002858:	4b75      	ldr	r3, [pc, #468]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	099b      	lsrs	r3, r3, #6
 800285e:	2200      	movs	r2, #0
 8002860:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002864:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002868:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800286c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002870:	67bb      	str	r3, [r7, #120]	; 0x78
 8002872:	2300      	movs	r3, #0
 8002874:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002876:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800287a:	4622      	mov	r2, r4
 800287c:	462b      	mov	r3, r5
 800287e:	f04f 0000 	mov.w	r0, #0
 8002882:	f04f 0100 	mov.w	r1, #0
 8002886:	0159      	lsls	r1, r3, #5
 8002888:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800288c:	0150      	lsls	r0, r2, #5
 800288e:	4602      	mov	r2, r0
 8002890:	460b      	mov	r3, r1
 8002892:	4621      	mov	r1, r4
 8002894:	1a51      	subs	r1, r2, r1
 8002896:	62b9      	str	r1, [r7, #40]	; 0x28
 8002898:	4629      	mov	r1, r5
 800289a:	eb63 0301 	sbc.w	r3, r3, r1
 800289e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028a0:	f04f 0200 	mov.w	r2, #0
 80028a4:	f04f 0300 	mov.w	r3, #0
 80028a8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80028ac:	4649      	mov	r1, r9
 80028ae:	018b      	lsls	r3, r1, #6
 80028b0:	4641      	mov	r1, r8
 80028b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028b6:	4641      	mov	r1, r8
 80028b8:	018a      	lsls	r2, r1, #6
 80028ba:	4641      	mov	r1, r8
 80028bc:	ebb2 0a01 	subs.w	sl, r2, r1
 80028c0:	4649      	mov	r1, r9
 80028c2:	eb63 0b01 	sbc.w	fp, r3, r1
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	f04f 0300 	mov.w	r3, #0
 80028ce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028d2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028da:	4692      	mov	sl, r2
 80028dc:	469b      	mov	fp, r3
 80028de:	4623      	mov	r3, r4
 80028e0:	eb1a 0303 	adds.w	r3, sl, r3
 80028e4:	623b      	str	r3, [r7, #32]
 80028e6:	462b      	mov	r3, r5
 80028e8:	eb4b 0303 	adc.w	r3, fp, r3
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80028fa:	4629      	mov	r1, r5
 80028fc:	028b      	lsls	r3, r1, #10
 80028fe:	4621      	mov	r1, r4
 8002900:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002904:	4621      	mov	r1, r4
 8002906:	028a      	lsls	r2, r1, #10
 8002908:	4610      	mov	r0, r2
 800290a:	4619      	mov	r1, r3
 800290c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002910:	2200      	movs	r2, #0
 8002912:	673b      	str	r3, [r7, #112]	; 0x70
 8002914:	677a      	str	r2, [r7, #116]	; 0x74
 8002916:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800291a:	f7fd fce1 	bl	80002e0 <__aeabi_uldivmod>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	4613      	mov	r3, r2
 8002924:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002928:	4b41      	ldr	r3, [pc, #260]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	0c1b      	lsrs	r3, r3, #16
 800292e:	f003 0303 	and.w	r3, r3, #3
 8002932:	3301      	adds	r3, #1
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800293a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800293e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002942:	fbb2 f3f3 	udiv	r3, r2, r3
 8002946:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800294a:	e0eb      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800294c:	4b38      	ldr	r3, [pc, #224]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002954:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002958:	4b35      	ldr	r3, [pc, #212]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d06b      	beq.n	8002a3c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002964:	4b32      	ldr	r3, [pc, #200]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x354>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	099b      	lsrs	r3, r3, #6
 800296a:	2200      	movs	r2, #0
 800296c:	66bb      	str	r3, [r7, #104]	; 0x68
 800296e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002970:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002976:	663b      	str	r3, [r7, #96]	; 0x60
 8002978:	2300      	movs	r3, #0
 800297a:	667b      	str	r3, [r7, #100]	; 0x64
 800297c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002980:	4622      	mov	r2, r4
 8002982:	462b      	mov	r3, r5
 8002984:	f04f 0000 	mov.w	r0, #0
 8002988:	f04f 0100 	mov.w	r1, #0
 800298c:	0159      	lsls	r1, r3, #5
 800298e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002992:	0150      	lsls	r0, r2, #5
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4621      	mov	r1, r4
 800299a:	1a51      	subs	r1, r2, r1
 800299c:	61b9      	str	r1, [r7, #24]
 800299e:	4629      	mov	r1, r5
 80029a0:	eb63 0301 	sbc.w	r3, r3, r1
 80029a4:	61fb      	str	r3, [r7, #28]
 80029a6:	f04f 0200 	mov.w	r2, #0
 80029aa:	f04f 0300 	mov.w	r3, #0
 80029ae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80029b2:	4659      	mov	r1, fp
 80029b4:	018b      	lsls	r3, r1, #6
 80029b6:	4651      	mov	r1, sl
 80029b8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029bc:	4651      	mov	r1, sl
 80029be:	018a      	lsls	r2, r1, #6
 80029c0:	4651      	mov	r1, sl
 80029c2:	ebb2 0801 	subs.w	r8, r2, r1
 80029c6:	4659      	mov	r1, fp
 80029c8:	eb63 0901 	sbc.w	r9, r3, r1
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029e0:	4690      	mov	r8, r2
 80029e2:	4699      	mov	r9, r3
 80029e4:	4623      	mov	r3, r4
 80029e6:	eb18 0303 	adds.w	r3, r8, r3
 80029ea:	613b      	str	r3, [r7, #16]
 80029ec:	462b      	mov	r3, r5
 80029ee:	eb49 0303 	adc.w	r3, r9, r3
 80029f2:	617b      	str	r3, [r7, #20]
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002a00:	4629      	mov	r1, r5
 8002a02:	024b      	lsls	r3, r1, #9
 8002a04:	4621      	mov	r1, r4
 8002a06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a0a:	4621      	mov	r1, r4
 8002a0c:	024a      	lsls	r2, r1, #9
 8002a0e:	4610      	mov	r0, r2
 8002a10:	4619      	mov	r1, r3
 8002a12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a16:	2200      	movs	r2, #0
 8002a18:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a1a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002a1c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002a20:	f7fd fc5e 	bl	80002e0 <__aeabi_uldivmod>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4613      	mov	r3, r2
 8002a2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a2e:	e065      	b.n	8002afc <HAL_RCC_GetSysClockFreq+0x420>
 8002a30:	40023800 	.word	0x40023800
 8002a34:	00f42400 	.word	0x00f42400
 8002a38:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a3c:	4b3d      	ldr	r3, [pc, #244]	; (8002b34 <HAL_RCC_GetSysClockFreq+0x458>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	099b      	lsrs	r3, r3, #6
 8002a42:	2200      	movs	r2, #0
 8002a44:	4618      	mov	r0, r3
 8002a46:	4611      	mov	r1, r2
 8002a48:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a4c:	653b      	str	r3, [r7, #80]	; 0x50
 8002a4e:	2300      	movs	r3, #0
 8002a50:	657b      	str	r3, [r7, #84]	; 0x54
 8002a52:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002a56:	4642      	mov	r2, r8
 8002a58:	464b      	mov	r3, r9
 8002a5a:	f04f 0000 	mov.w	r0, #0
 8002a5e:	f04f 0100 	mov.w	r1, #0
 8002a62:	0159      	lsls	r1, r3, #5
 8002a64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a68:	0150      	lsls	r0, r2, #5
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4641      	mov	r1, r8
 8002a70:	1a51      	subs	r1, r2, r1
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	4649      	mov	r1, r9
 8002a76:	eb63 0301 	sbc.w	r3, r3, r1
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002a88:	4659      	mov	r1, fp
 8002a8a:	018b      	lsls	r3, r1, #6
 8002a8c:	4651      	mov	r1, sl
 8002a8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a92:	4651      	mov	r1, sl
 8002a94:	018a      	lsls	r2, r1, #6
 8002a96:	4651      	mov	r1, sl
 8002a98:	1a54      	subs	r4, r2, r1
 8002a9a:	4659      	mov	r1, fp
 8002a9c:	eb63 0501 	sbc.w	r5, r3, r1
 8002aa0:	f04f 0200 	mov.w	r2, #0
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	00eb      	lsls	r3, r5, #3
 8002aaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aae:	00e2      	lsls	r2, r4, #3
 8002ab0:	4614      	mov	r4, r2
 8002ab2:	461d      	mov	r5, r3
 8002ab4:	4643      	mov	r3, r8
 8002ab6:	18e3      	adds	r3, r4, r3
 8002ab8:	603b      	str	r3, [r7, #0]
 8002aba:	464b      	mov	r3, r9
 8002abc:	eb45 0303 	adc.w	r3, r5, r3
 8002ac0:	607b      	str	r3, [r7, #4]
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	f04f 0300 	mov.w	r3, #0
 8002aca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ace:	4629      	mov	r1, r5
 8002ad0:	028b      	lsls	r3, r1, #10
 8002ad2:	4621      	mov	r1, r4
 8002ad4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ad8:	4621      	mov	r1, r4
 8002ada:	028a      	lsls	r2, r1, #10
 8002adc:	4610      	mov	r0, r2
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ae8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002aea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002aee:	f7fd fbf7 	bl	80002e0 <__aeabi_uldivmod>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4613      	mov	r3, r2
 8002af8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002afc:	4b0d      	ldr	r3, [pc, #52]	; (8002b34 <HAL_RCC_GetSysClockFreq+0x458>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	0f1b      	lsrs	r3, r3, #28
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002b0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002b1a:	e003      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002b1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002b22:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	37b8      	adds	r7, #184	; 0xb8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b32:	bf00      	nop
 8002b34:	40023800 	.word	0x40023800
 8002b38:	00f42400 	.word	0x00f42400

08002b3c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e28d      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8083 	beq.w	8002c62 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002b5c:	4b94      	ldr	r3, [pc, #592]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f003 030c 	and.w	r3, r3, #12
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d019      	beq.n	8002b9c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002b68:	4b91      	ldr	r3, [pc, #580]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d106      	bne.n	8002b82 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002b74:	4b8e      	ldr	r3, [pc, #568]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b80:	d00c      	beq.n	8002b9c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b82:	4b8b      	ldr	r3, [pc, #556]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	d112      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b8e:	4b88      	ldr	r3, [pc, #544]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b9a:	d10b      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b9c:	4b84      	ldr	r3, [pc, #528]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d05b      	beq.n	8002c60 <HAL_RCC_OscConfig+0x124>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d157      	bne.n	8002c60 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e25a      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bbc:	d106      	bne.n	8002bcc <HAL_RCC_OscConfig+0x90>
 8002bbe:	4b7c      	ldr	r3, [pc, #496]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a7b      	ldr	r2, [pc, #492]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	e01d      	b.n	8002c08 <HAL_RCC_OscConfig+0xcc>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bd4:	d10c      	bne.n	8002bf0 <HAL_RCC_OscConfig+0xb4>
 8002bd6:	4b76      	ldr	r3, [pc, #472]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a75      	ldr	r2, [pc, #468]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002be0:	6013      	str	r3, [r2, #0]
 8002be2:	4b73      	ldr	r3, [pc, #460]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a72      	ldr	r2, [pc, #456]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bec:	6013      	str	r3, [r2, #0]
 8002bee:	e00b      	b.n	8002c08 <HAL_RCC_OscConfig+0xcc>
 8002bf0:	4b6f      	ldr	r3, [pc, #444]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a6e      	ldr	r2, [pc, #440]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	4b6c      	ldr	r3, [pc, #432]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a6b      	ldr	r2, [pc, #428]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d013      	beq.n	8002c38 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7ff f8c8 	bl	8001da4 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c18:	f7ff f8c4 	bl	8001da4 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b64      	cmp	r3, #100	; 0x64
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e21f      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c2a:	4b61      	ldr	r3, [pc, #388]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0xdc>
 8002c36:	e014      	b.n	8002c62 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7ff f8b4 	bl	8001da4 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c40:	f7ff f8b0 	bl	8001da4 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b64      	cmp	r3, #100	; 0x64
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e20b      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c52:	4b57      	ldr	r3, [pc, #348]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x104>
 8002c5e:	e000      	b.n	8002c62 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d06f      	beq.n	8002d4e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002c6e:	4b50      	ldr	r3, [pc, #320]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 030c 	and.w	r3, r3, #12
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d017      	beq.n	8002caa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002c7a:	4b4d      	ldr	r3, [pc, #308]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002c82:	2b08      	cmp	r3, #8
 8002c84:	d105      	bne.n	8002c92 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002c86:	4b4a      	ldr	r3, [pc, #296]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00b      	beq.n	8002caa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c92:	4b47      	ldr	r3, [pc, #284]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002c9a:	2b0c      	cmp	r3, #12
 8002c9c:	d11c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c9e:	4b44      	ldr	r3, [pc, #272]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d116      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002caa:	4b41      	ldr	r3, [pc, #260]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d005      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x186>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d001      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e1d3      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc2:	4b3b      	ldr	r3, [pc, #236]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	4937      	ldr	r1, [pc, #220]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cd6:	e03a      	b.n	8002d4e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d020      	beq.n	8002d22 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ce0:	4b34      	ldr	r3, [pc, #208]	; (8002db4 <HAL_RCC_OscConfig+0x278>)
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce6:	f7ff f85d 	bl	8001da4 <HAL_GetTick>
 8002cea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cec:	e008      	b.n	8002d00 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cee:	f7ff f859 	bl	8001da4 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e1b4      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d00:	4b2b      	ldr	r3, [pc, #172]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0f0      	beq.n	8002cee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d0c:	4b28      	ldr	r3, [pc, #160]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	4925      	ldr	r1, [pc, #148]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	600b      	str	r3, [r1, #0]
 8002d20:	e015      	b.n	8002d4e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d22:	4b24      	ldr	r3, [pc, #144]	; (8002db4 <HAL_RCC_OscConfig+0x278>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7ff f83c 	bl	8001da4 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d30:	f7ff f838 	bl	8001da4 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e193      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d42:	4b1b      	ldr	r3, [pc, #108]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d036      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d016      	beq.n	8002d90 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d62:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <HAL_RCC_OscConfig+0x27c>)
 8002d64:	2201      	movs	r2, #1
 8002d66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d68:	f7ff f81c 	bl	8001da4 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d70:	f7ff f818 	bl	8001da4 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e173      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d82:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <HAL_RCC_OscConfig+0x274>)
 8002d84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d0f0      	beq.n	8002d70 <HAL_RCC_OscConfig+0x234>
 8002d8e:	e01b      	b.n	8002dc8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d90:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <HAL_RCC_OscConfig+0x27c>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d96:	f7ff f805 	bl	8001da4 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d9c:	e00e      	b.n	8002dbc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d9e:	f7ff f801 	bl	8001da4 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d907      	bls.n	8002dbc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e15c      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
 8002db0:	40023800 	.word	0x40023800
 8002db4:	42470000 	.word	0x42470000
 8002db8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dbc:	4b8a      	ldr	r3, [pc, #552]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1ea      	bne.n	8002d9e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8097 	beq.w	8002f04 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dda:	4b83      	ldr	r3, [pc, #524]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10f      	bne.n	8002e06 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]
 8002dea:	4b7f      	ldr	r3, [pc, #508]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a7e      	ldr	r2, [pc, #504]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b7c      	ldr	r3, [pc, #496]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e02:	2301      	movs	r3, #1
 8002e04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e06:	4b79      	ldr	r3, [pc, #484]	; (8002fec <HAL_RCC_OscConfig+0x4b0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d118      	bne.n	8002e44 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e12:	4b76      	ldr	r3, [pc, #472]	; (8002fec <HAL_RCC_OscConfig+0x4b0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a75      	ldr	r2, [pc, #468]	; (8002fec <HAL_RCC_OscConfig+0x4b0>)
 8002e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e1e:	f7fe ffc1 	bl	8001da4 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e26:	f7fe ffbd 	bl	8001da4 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e118      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e38:	4b6c      	ldr	r3, [pc, #432]	; (8002fec <HAL_RCC_OscConfig+0x4b0>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0f0      	beq.n	8002e26 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d106      	bne.n	8002e5a <HAL_RCC_OscConfig+0x31e>
 8002e4c:	4b66      	ldr	r3, [pc, #408]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e50:	4a65      	ldr	r2, [pc, #404]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6713      	str	r3, [r2, #112]	; 0x70
 8002e58:	e01c      	b.n	8002e94 <HAL_RCC_OscConfig+0x358>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b05      	cmp	r3, #5
 8002e60:	d10c      	bne.n	8002e7c <HAL_RCC_OscConfig+0x340>
 8002e62:	4b61      	ldr	r3, [pc, #388]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e66:	4a60      	ldr	r2, [pc, #384]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e68:	f043 0304 	orr.w	r3, r3, #4
 8002e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e6e:	4b5e      	ldr	r3, [pc, #376]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e72:	4a5d      	ldr	r2, [pc, #372]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e74:	f043 0301 	orr.w	r3, r3, #1
 8002e78:	6713      	str	r3, [r2, #112]	; 0x70
 8002e7a:	e00b      	b.n	8002e94 <HAL_RCC_OscConfig+0x358>
 8002e7c:	4b5a      	ldr	r3, [pc, #360]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e80:	4a59      	ldr	r2, [pc, #356]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	6713      	str	r3, [r2, #112]	; 0x70
 8002e88:	4b57      	ldr	r3, [pc, #348]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e8c:	4a56      	ldr	r2, [pc, #344]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002e8e:	f023 0304 	bic.w	r3, r3, #4
 8002e92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d015      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9c:	f7fe ff82 	bl	8001da4 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea2:	e00a      	b.n	8002eba <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ea4:	f7fe ff7e 	bl	8001da4 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e0d7      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eba:	4b4b      	ldr	r3, [pc, #300]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d0ee      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x368>
 8002ec6:	e014      	b.n	8002ef2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec8:	f7fe ff6c 	bl	8001da4 <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ece:	e00a      	b.n	8002ee6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ed0:	f7fe ff68 	bl	8001da4 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e0c1      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee6:	4b40      	ldr	r3, [pc, #256]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1ee      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d105      	bne.n	8002f04 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef8:	4b3b      	ldr	r3, [pc, #236]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	4a3a      	ldr	r2, [pc, #232]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002efe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80ad 	beq.w	8003068 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f0e:	4b36      	ldr	r3, [pc, #216]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 030c 	and.w	r3, r3, #12
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d060      	beq.n	8002fdc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d145      	bne.n	8002fae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f22:	4b33      	ldr	r3, [pc, #204]	; (8002ff0 <HAL_RCC_OscConfig+0x4b4>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f28:	f7fe ff3c 	bl	8001da4 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f30:	f7fe ff38 	bl	8001da4 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e093      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f42:	4b29      	ldr	r3, [pc, #164]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1f0      	bne.n	8002f30 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	019b      	lsls	r3, r3, #6
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f64:	085b      	lsrs	r3, r3, #1
 8002f66:	3b01      	subs	r3, #1
 8002f68:	041b      	lsls	r3, r3, #16
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f70:	061b      	lsls	r3, r3, #24
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f78:	071b      	lsls	r3, r3, #28
 8002f7a:	491b      	ldr	r1, [pc, #108]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f80:	4b1b      	ldr	r3, [pc, #108]	; (8002ff0 <HAL_RCC_OscConfig+0x4b4>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f86:	f7fe ff0d 	bl	8001da4 <HAL_GetTick>
 8002f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f8e:	f7fe ff09 	bl	8001da4 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e064      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fa0:	4b11      	ldr	r3, [pc, #68]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0f0      	beq.n	8002f8e <HAL_RCC_OscConfig+0x452>
 8002fac:	e05c      	b.n	8003068 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fae:	4b10      	ldr	r3, [pc, #64]	; (8002ff0 <HAL_RCC_OscConfig+0x4b4>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7fe fef6 	bl	8001da4 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fbc:	f7fe fef2 	bl	8001da4 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e04d      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fce:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <HAL_RCC_OscConfig+0x4ac>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f0      	bne.n	8002fbc <HAL_RCC_OscConfig+0x480>
 8002fda:	e045      	b.n	8003068 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d107      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e040      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40007000 	.word	0x40007000
 8002ff0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ff4:	4b1f      	ldr	r3, [pc, #124]	; (8003074 <HAL_RCC_OscConfig+0x538>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d030      	beq.n	8003064 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800300c:	429a      	cmp	r2, r3
 800300e:	d129      	bne.n	8003064 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800301a:	429a      	cmp	r2, r3
 800301c:	d122      	bne.n	8003064 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003024:	4013      	ands	r3, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800302a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800302c:	4293      	cmp	r3, r2
 800302e:	d119      	bne.n	8003064 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303a:	085b      	lsrs	r3, r3, #1
 800303c:	3b01      	subs	r3, #1
 800303e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d10f      	bne.n	8003064 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d107      	bne.n	8003064 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800

08003078 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e03f      	b.n	800310a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d106      	bne.n	80030a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7fe fc34 	bl	800190c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2224      	movs	r2, #36	; 0x24
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 fddf 	bl	8003c80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	691a      	ldr	r2, [r3, #16]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695a      	ldr	r2, [r3, #20]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80030e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2220      	movs	r2, #32
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b08a      	sub	sp, #40	; 0x28
 8003116:	af02      	add	r7, sp, #8
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	603b      	str	r3, [r7, #0]
 800311e:	4613      	mov	r3, r2
 8003120:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b20      	cmp	r3, #32
 8003130:	d17c      	bne.n	800322c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_UART_Transmit+0x2c>
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e075      	b.n	800322e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003148:	2b01      	cmp	r3, #1
 800314a:	d101      	bne.n	8003150 <HAL_UART_Transmit+0x3e>
 800314c:	2302      	movs	r3, #2
 800314e:	e06e      	b.n	800322e <HAL_UART_Transmit+0x11c>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2221      	movs	r2, #33	; 0x21
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003166:	f7fe fe1d 	bl	8001da4 <HAL_GetTick>
 800316a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	88fa      	ldrh	r2, [r7, #6]
 8003170:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	88fa      	ldrh	r2, [r7, #6]
 8003176:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003180:	d108      	bne.n	8003194 <HAL_UART_Transmit+0x82>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d104      	bne.n	8003194 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800318a:	2300      	movs	r3, #0
 800318c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	61bb      	str	r3, [r7, #24]
 8003192:	e003      	b.n	800319c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003198:	2300      	movs	r3, #0
 800319a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80031a4:	e02a      	b.n	80031fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2200      	movs	r2, #0
 80031ae:	2180      	movs	r1, #128	; 0x80
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 fb1f 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e036      	b.n	800322e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10b      	bne.n	80031de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	881b      	ldrh	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	3302      	adds	r3, #2
 80031da:	61bb      	str	r3, [r7, #24]
 80031dc:	e007      	b.n	80031ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	781a      	ldrb	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	3301      	adds	r3, #1
 80031ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003200:	b29b      	uxth	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1cf      	bne.n	80031a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2200      	movs	r2, #0
 800320e:	2140      	movs	r1, #64	; 0x40
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 faef 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e006      	b.n	800322e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2220      	movs	r2, #32
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	4618      	mov	r0, r3
 8003230:	3720      	adds	r7, #32
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b084      	sub	sp, #16
 800323a:	af00      	add	r7, sp, #0
 800323c:	60f8      	str	r0, [r7, #12]
 800323e:	60b9      	str	r1, [r7, #8]
 8003240:	4613      	mov	r3, r2
 8003242:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b20      	cmp	r3, #32
 800324e:	d11d      	bne.n	800328c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d002      	beq.n	800325c <HAL_UART_Receive_IT+0x26>
 8003256:	88fb      	ldrh	r3, [r7, #6]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e016      	b.n	800328e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_UART_Receive_IT+0x38>
 800326a:	2302      	movs	r3, #2
 800326c:	e00f      	b.n	800328e <HAL_UART_Receive_IT+0x58>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800327c:	88fb      	ldrh	r3, [r7, #6]
 800327e:	461a      	mov	r2, r3
 8003280:	68b9      	ldr	r1, [r7, #8]
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f000 fb24 	bl	80038d0 <UART_Start_Receive_IT>
 8003288:	4603      	mov	r3, r0
 800328a:	e000      	b.n	800328e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800328c:	2302      	movs	r3, #2
  }
}
 800328e:	4618      	mov	r0, r3
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
	...

08003298 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b0ba      	sub	sp, #232	; 0xe8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80032be:	2300      	movs	r3, #0
 80032c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80032c4:	2300      	movs	r3, #0
 80032c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80032ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80032d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10f      	bne.n	80032fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032e2:	f003 0320 	and.w	r3, r3, #32
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d009      	beq.n	80032fe <HAL_UART_IRQHandler+0x66>
 80032ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032ee:	f003 0320 	and.w	r3, r3, #32
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 fc07 	bl	8003b0a <UART_Receive_IT>
      return;
 80032fc:	e256      	b.n	80037ac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80032fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 80de 	beq.w	80034c4 <HAL_UART_IRQHandler+0x22c>
 8003308:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d106      	bne.n	8003322 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003318:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 80d1 	beq.w	80034c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00b      	beq.n	8003346 <HAL_UART_IRQHandler+0xae>
 800332e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003336:	2b00      	cmp	r3, #0
 8003338:	d005      	beq.n	8003346 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f043 0201 	orr.w	r2, r3, #1
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00b      	beq.n	800336a <HAL_UART_IRQHandler+0xd2>
 8003352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	f043 0202 	orr.w	r2, r3, #2
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800336a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_UART_IRQHandler+0xf6>
 8003376:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d005      	beq.n	800338e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	f043 0204 	orr.w	r2, r3, #4
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800338e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003392:	f003 0308 	and.w	r3, r3, #8
 8003396:	2b00      	cmp	r3, #0
 8003398:	d011      	beq.n	80033be <HAL_UART_IRQHandler+0x126>
 800339a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d105      	bne.n	80033b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80033a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d005      	beq.n	80033be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	f043 0208 	orr.w	r2, r3, #8
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f000 81ed 	beq.w	80037a2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d008      	beq.n	80033e6 <HAL_UART_IRQHandler+0x14e>
 80033d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033d8:	f003 0320 	and.w	r3, r3, #32
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d002      	beq.n	80033e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 fb92 	bl	8003b0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033f0:	2b40      	cmp	r3, #64	; 0x40
 80033f2:	bf0c      	ite	eq
 80033f4:	2301      	moveq	r3, #1
 80033f6:	2300      	movne	r3, #0
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <HAL_UART_IRQHandler+0x17a>
 800340a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800340e:	2b00      	cmp	r3, #0
 8003410:	d04f      	beq.n	80034b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 fa9a 	bl	800394c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003422:	2b40      	cmp	r3, #64	; 0x40
 8003424:	d141      	bne.n	80034aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	3314      	adds	r3, #20
 800342c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003430:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003434:	e853 3f00 	ldrex	r3, [r3]
 8003438:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800343c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003440:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003444:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	3314      	adds	r3, #20
 800344e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003452:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003456:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800345a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800345e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003462:	e841 2300 	strex	r3, r2, [r1]
 8003466:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800346a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1d9      	bne.n	8003426 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003476:	2b00      	cmp	r3, #0
 8003478:	d013      	beq.n	80034a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347e:	4a7d      	ldr	r2, [pc, #500]	; (8003674 <HAL_UART_IRQHandler+0x3dc>)
 8003480:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003486:	4618      	mov	r0, r3
 8003488:	f7fe fe3d 	bl	8002106 <HAL_DMA_Abort_IT>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d016      	beq.n	80034c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800349c:	4610      	mov	r0, r2
 800349e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a0:	e00e      	b.n	80034c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f990 	bl	80037c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a8:	e00a      	b.n	80034c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f98c 	bl	80037c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b0:	e006      	b.n	80034c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f988 	bl	80037c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80034be:	e170      	b.n	80037a2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c0:	bf00      	nop
    return;
 80034c2:	e16e      	b.n	80037a2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	f040 814a 	bne.w	8003762 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80034ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 8143 	beq.w	8003762 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80034dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 813c 	beq.w	8003762 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034ea:	2300      	movs	r3, #0
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	60bb      	str	r3, [r7, #8]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	60bb      	str	r3, [r7, #8]
 80034fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800350a:	2b40      	cmp	r3, #64	; 0x40
 800350c:	f040 80b4 	bne.w	8003678 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800351c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 8140 	beq.w	80037a6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800352a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800352e:	429a      	cmp	r2, r3
 8003530:	f080 8139 	bcs.w	80037a6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800353a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003546:	f000 8088 	beq.w	800365a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	330c      	adds	r3, #12
 8003550:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003554:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003558:	e853 3f00 	ldrex	r3, [r3]
 800355c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003560:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003564:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003568:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	330c      	adds	r3, #12
 8003572:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003576:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800357a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800357e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003582:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003586:	e841 2300 	strex	r3, r2, [r1]
 800358a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800358e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1d9      	bne.n	800354a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	3314      	adds	r3, #20
 800359c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035a0:	e853 3f00 	ldrex	r3, [r3]
 80035a4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80035a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035a8:	f023 0301 	bic.w	r3, r3, #1
 80035ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	3314      	adds	r3, #20
 80035b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80035ba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80035be:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80035c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80035c6:	e841 2300 	strex	r3, r2, [r1]
 80035ca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80035cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1e1      	bne.n	8003596 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	3314      	adds	r3, #20
 80035d8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035dc:	e853 3f00 	ldrex	r3, [r3]
 80035e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80035e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	3314      	adds	r3, #20
 80035f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80035f6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80035f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80035fc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80035fe:	e841 2300 	strex	r3, r2, [r1]
 8003602:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003604:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1e3      	bne.n	80035d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2220      	movs	r2, #32
 800360e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	330c      	adds	r3, #12
 800361e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003622:	e853 3f00 	ldrex	r3, [r3]
 8003626:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003628:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800362a:	f023 0310 	bic.w	r3, r3, #16
 800362e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	330c      	adds	r3, #12
 8003638:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800363c:	65ba      	str	r2, [r7, #88]	; 0x58
 800363e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003640:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003642:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003644:	e841 2300 	strex	r3, r2, [r1]
 8003648:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800364a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1e3      	bne.n	8003618 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003654:	4618      	mov	r0, r3
 8003656:	f7fe fce6 	bl	8002026 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003662:	b29b      	uxth	r3, r3
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	b29b      	uxth	r3, r3
 8003668:	4619      	mov	r1, r3
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f8b6 	bl	80037dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003670:	e099      	b.n	80037a6 <HAL_UART_IRQHandler+0x50e>
 8003672:	bf00      	nop
 8003674:	08003a13 	.word	0x08003a13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003680:	b29b      	uxth	r3, r3
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800368c:	b29b      	uxth	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 808b 	beq.w	80037aa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003694:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 8086 	beq.w	80037aa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	330c      	adds	r3, #12
 80036a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036a8:	e853 3f00 	ldrex	r3, [r3]
 80036ac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80036ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80036b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	330c      	adds	r3, #12
 80036be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80036c2:	647a      	str	r2, [r7, #68]	; 0x44
 80036c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80036c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036ca:	e841 2300 	strex	r3, r2, [r1]
 80036ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80036d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1e3      	bne.n	800369e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3314      	adds	r3, #20
 80036dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e0:	e853 3f00 	ldrex	r3, [r3]
 80036e4:	623b      	str	r3, [r7, #32]
   return(result);
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	f023 0301 	bic.w	r3, r3, #1
 80036ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3314      	adds	r3, #20
 80036f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80036fa:	633a      	str	r2, [r7, #48]	; 0x30
 80036fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003702:	e841 2300 	strex	r3, r2, [r1]
 8003706:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1e3      	bne.n	80036d6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	330c      	adds	r3, #12
 8003722:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	e853 3f00 	ldrex	r3, [r3]
 800372a:	60fb      	str	r3, [r7, #12]
   return(result);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 0310 	bic.w	r3, r3, #16
 8003732:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	330c      	adds	r3, #12
 800373c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003740:	61fa      	str	r2, [r7, #28]
 8003742:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003744:	69b9      	ldr	r1, [r7, #24]
 8003746:	69fa      	ldr	r2, [r7, #28]
 8003748:	e841 2300 	strex	r3, r2, [r1]
 800374c:	617b      	str	r3, [r7, #20]
   return(result);
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1e3      	bne.n	800371c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003754:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003758:	4619      	mov	r1, r3
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f83e 	bl	80037dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003760:	e023      	b.n	80037aa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_UART_IRQHandler+0x4ea>
 800376e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f95d 	bl	8003a3a <UART_Transmit_IT>
    return;
 8003780:	e014      	b.n	80037ac <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00e      	beq.n	80037ac <HAL_UART_IRQHandler+0x514>
 800378e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003796:	2b00      	cmp	r3, #0
 8003798:	d008      	beq.n	80037ac <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f99d 	bl	8003ada <UART_EndTransmit_IT>
    return;
 80037a0:	e004      	b.n	80037ac <HAL_UART_IRQHandler+0x514>
    return;
 80037a2:	bf00      	nop
 80037a4:	e002      	b.n	80037ac <HAL_UART_IRQHandler+0x514>
      return;
 80037a6:	bf00      	nop
 80037a8:	e000      	b.n	80037ac <HAL_UART_IRQHandler+0x514>
      return;
 80037aa:	bf00      	nop
  }
}
 80037ac:	37e8      	adds	r7, #232	; 0xe8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop

080037b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b090      	sub	sp, #64	; 0x40
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	4613      	mov	r3, r2
 8003802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003804:	e050      	b.n	80038a8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003806:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380c:	d04c      	beq.n	80038a8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800380e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003810:	2b00      	cmp	r3, #0
 8003812:	d007      	beq.n	8003824 <UART_WaitOnFlagUntilTimeout+0x30>
 8003814:	f7fe fac6 	bl	8001da4 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003820:	429a      	cmp	r2, r3
 8003822:	d241      	bcs.n	80038a8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	330c      	adds	r3, #12
 800382a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800382e:	e853 3f00 	ldrex	r3, [r3]
 8003832:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003836:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800383a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	330c      	adds	r3, #12
 8003842:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003844:	637a      	str	r2, [r7, #52]	; 0x34
 8003846:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003848:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800384a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800384c:	e841 2300 	strex	r3, r2, [r1]
 8003850:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1e5      	bne.n	8003824 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3314      	adds	r3, #20
 800385e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	e853 3f00 	ldrex	r3, [r3]
 8003866:	613b      	str	r3, [r7, #16]
   return(result);
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	f023 0301 	bic.w	r3, r3, #1
 800386e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	3314      	adds	r3, #20
 8003876:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003878:	623a      	str	r2, [r7, #32]
 800387a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387c:	69f9      	ldr	r1, [r7, #28]
 800387e:	6a3a      	ldr	r2, [r7, #32]
 8003880:	e841 2300 	strex	r3, r2, [r1]
 8003884:	61bb      	str	r3, [r7, #24]
   return(result);
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1e5      	bne.n	8003858 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e00f      	b.n	80038c8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	4013      	ands	r3, r2
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	bf0c      	ite	eq
 80038b8:	2301      	moveq	r3, #1
 80038ba:	2300      	movne	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d09f      	beq.n	8003806 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3740      	adds	r7, #64	; 0x40
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	4613      	mov	r3, r2
 80038dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	88fa      	ldrh	r2, [r7, #6]
 80038e8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	88fa      	ldrh	r2, [r7, #6]
 80038ee:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2222      	movs	r2, #34	; 0x22
 80038fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d007      	beq.n	800391e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800391c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695a      	ldr	r2, [r3, #20]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0201 	orr.w	r2, r2, #1
 800392c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68da      	ldr	r2, [r3, #12]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f042 0220 	orr.w	r2, r2, #32
 800393c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3714      	adds	r7, #20
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800394c:	b480      	push	{r7}
 800394e:	b095      	sub	sp, #84	; 0x54
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	330c      	adds	r3, #12
 800395a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800395e:	e853 3f00 	ldrex	r3, [r3]
 8003962:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003966:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800396a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	330c      	adds	r3, #12
 8003972:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003974:	643a      	str	r2, [r7, #64]	; 0x40
 8003976:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003978:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800397a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800397c:	e841 2300 	strex	r3, r2, [r1]
 8003980:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1e5      	bne.n	8003954 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	3314      	adds	r3, #20
 800398e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003990:	6a3b      	ldr	r3, [r7, #32]
 8003992:	e853 3f00 	ldrex	r3, [r3]
 8003996:	61fb      	str	r3, [r7, #28]
   return(result);
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f023 0301 	bic.w	r3, r3, #1
 800399e:	64bb      	str	r3, [r7, #72]	; 0x48
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	3314      	adds	r3, #20
 80039a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039b0:	e841 2300 	strex	r3, r2, [r1]
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1e5      	bne.n	8003988 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d119      	bne.n	80039f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	330c      	adds	r3, #12
 80039ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	e853 3f00 	ldrex	r3, [r3]
 80039d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f023 0310 	bic.w	r3, r3, #16
 80039da:	647b      	str	r3, [r7, #68]	; 0x44
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	330c      	adds	r3, #12
 80039e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039e4:	61ba      	str	r2, [r7, #24]
 80039e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e8:	6979      	ldr	r1, [r7, #20]
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	e841 2300 	strex	r3, r2, [r1]
 80039f0:	613b      	str	r3, [r7, #16]
   return(result);
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1e5      	bne.n	80039c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003a06:	bf00      	nop
 8003a08:	3754      	adds	r7, #84	; 0x54
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f7ff fecb 	bl	80037c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b085      	sub	sp, #20
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b21      	cmp	r3, #33	; 0x21
 8003a4c:	d13e      	bne.n	8003acc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a56:	d114      	bne.n	8003a82 <UART_Transmit_IT+0x48>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d110      	bne.n	8003a82 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a1b      	ldr	r3, [r3, #32]
 8003a7a:	1c9a      	adds	r2, r3, #2
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	621a      	str	r2, [r3, #32]
 8003a80:	e008      	b.n	8003a94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	1c59      	adds	r1, r3, #1
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6211      	str	r1, [r2, #32]
 8003a8c:	781a      	ldrb	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10f      	bne.n	8003ac8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ab6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68da      	ldr	r2, [r3, #12]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ac6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	e000      	b.n	8003ace <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003acc:	2302      	movs	r3, #2
  }
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68da      	ldr	r2, [r3, #12]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003af0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7ff fe5a 	bl	80037b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b08c      	sub	sp, #48	; 0x30
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b22      	cmp	r3, #34	; 0x22
 8003b1c:	f040 80ab 	bne.w	8003c76 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b28:	d117      	bne.n	8003b5a <UART_Receive_IT+0x50>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d113      	bne.n	8003b5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b32:	2300      	movs	r3, #0
 8003b34:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b52:	1c9a      	adds	r2, r3, #2
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	629a      	str	r2, [r3, #40]	; 0x28
 8003b58:	e026      	b.n	8003ba8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003b60:	2300      	movs	r3, #0
 8003b62:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b6c:	d007      	beq.n	8003b7e <UART_Receive_IT+0x74>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10a      	bne.n	8003b8c <UART_Receive_IT+0x82>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d106      	bne.n	8003b8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b88:	701a      	strb	r2, [r3, #0]
 8003b8a:	e008      	b.n	8003b9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d15a      	bne.n	8003c72 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0220 	bic.w	r2, r2, #32
 8003bca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	695a      	ldr	r2, [r3, #20]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0201 	bic.w	r2, r2, #1
 8003bea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d135      	bne.n	8003c68 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	330c      	adds	r3, #12
 8003c08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	e853 3f00 	ldrex	r3, [r3]
 8003c10:	613b      	str	r3, [r7, #16]
   return(result);
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f023 0310 	bic.w	r3, r3, #16
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	330c      	adds	r3, #12
 8003c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c22:	623a      	str	r2, [r7, #32]
 8003c24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c26:	69f9      	ldr	r1, [r7, #28]
 8003c28:	6a3a      	ldr	r2, [r7, #32]
 8003c2a:	e841 2300 	strex	r3, r2, [r1]
 8003c2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1e5      	bne.n	8003c02 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b10      	cmp	r3, #16
 8003c42:	d10a      	bne.n	8003c5a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	60fb      	str	r3, [r7, #12]
 8003c58:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c5e:	4619      	mov	r1, r3
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f7ff fdbb 	bl	80037dc <HAL_UARTEx_RxEventCallback>
 8003c66:	e002      	b.n	8003c6e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f7fc fd33 	bl	80006d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	e002      	b.n	8003c78 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003c72:	2300      	movs	r3, #0
 8003c74:	e000      	b.n	8003c78 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003c76:	2302      	movs	r3, #2
  }
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3730      	adds	r7, #48	; 0x30
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c84:	b0c0      	sub	sp, #256	; 0x100
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c9c:	68d9      	ldr	r1, [r3, #12]
 8003c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	ea40 0301 	orr.w	r3, r0, r1
 8003ca8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cae:	689a      	ldr	r2, [r3, #8]
 8003cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003cd8:	f021 010c 	bic.w	r1, r1, #12
 8003cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003ce6:	430b      	orrs	r3, r1
 8003ce8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cfa:	6999      	ldr	r1, [r3, #24]
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	ea40 0301 	orr.w	r3, r0, r1
 8003d06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	4b8f      	ldr	r3, [pc, #572]	; (8003f4c <UART_SetConfig+0x2cc>)
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d005      	beq.n	8003d20 <UART_SetConfig+0xa0>
 8003d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	4b8d      	ldr	r3, [pc, #564]	; (8003f50 <UART_SetConfig+0x2d0>)
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d104      	bne.n	8003d2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d20:	f7fe fcc8 	bl	80026b4 <HAL_RCC_GetPCLK2Freq>
 8003d24:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003d28:	e003      	b.n	8003d32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d2a:	f7fe fcaf 	bl	800268c <HAL_RCC_GetPCLK1Freq>
 8003d2e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d3c:	f040 810c 	bne.w	8003f58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d44:	2200      	movs	r2, #0
 8003d46:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003d4a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003d4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003d52:	4622      	mov	r2, r4
 8003d54:	462b      	mov	r3, r5
 8003d56:	1891      	adds	r1, r2, r2
 8003d58:	65b9      	str	r1, [r7, #88]	; 0x58
 8003d5a:	415b      	adcs	r3, r3
 8003d5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d62:	4621      	mov	r1, r4
 8003d64:	eb12 0801 	adds.w	r8, r2, r1
 8003d68:	4629      	mov	r1, r5
 8003d6a:	eb43 0901 	adc.w	r9, r3, r1
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d82:	4690      	mov	r8, r2
 8003d84:	4699      	mov	r9, r3
 8003d86:	4623      	mov	r3, r4
 8003d88:	eb18 0303 	adds.w	r3, r8, r3
 8003d8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d90:	462b      	mov	r3, r5
 8003d92:	eb49 0303 	adc.w	r3, r9, r3
 8003d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003da6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003daa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003dae:	460b      	mov	r3, r1
 8003db0:	18db      	adds	r3, r3, r3
 8003db2:	653b      	str	r3, [r7, #80]	; 0x50
 8003db4:	4613      	mov	r3, r2
 8003db6:	eb42 0303 	adc.w	r3, r2, r3
 8003dba:	657b      	str	r3, [r7, #84]	; 0x54
 8003dbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003dc0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003dc4:	f7fc fa8c 	bl	80002e0 <__aeabi_uldivmod>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4b61      	ldr	r3, [pc, #388]	; (8003f54 <UART_SetConfig+0x2d4>)
 8003dce:	fba3 2302 	umull	r2, r3, r3, r2
 8003dd2:	095b      	lsrs	r3, r3, #5
 8003dd4:	011c      	lsls	r4, r3, #4
 8003dd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003de0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003de4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003de8:	4642      	mov	r2, r8
 8003dea:	464b      	mov	r3, r9
 8003dec:	1891      	adds	r1, r2, r2
 8003dee:	64b9      	str	r1, [r7, #72]	; 0x48
 8003df0:	415b      	adcs	r3, r3
 8003df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003df4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003df8:	4641      	mov	r1, r8
 8003dfa:	eb12 0a01 	adds.w	sl, r2, r1
 8003dfe:	4649      	mov	r1, r9
 8003e00:	eb43 0b01 	adc.w	fp, r3, r1
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	f04f 0300 	mov.w	r3, #0
 8003e0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e18:	4692      	mov	sl, r2
 8003e1a:	469b      	mov	fp, r3
 8003e1c:	4643      	mov	r3, r8
 8003e1e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e22:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e26:	464b      	mov	r3, r9
 8003e28:	eb4b 0303 	adc.w	r3, fp, r3
 8003e2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e3c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003e40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003e44:	460b      	mov	r3, r1
 8003e46:	18db      	adds	r3, r3, r3
 8003e48:	643b      	str	r3, [r7, #64]	; 0x40
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	eb42 0303 	adc.w	r3, r2, r3
 8003e50:	647b      	str	r3, [r7, #68]	; 0x44
 8003e52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003e56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003e5a:	f7fc fa41 	bl	80002e0 <__aeabi_uldivmod>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	4611      	mov	r1, r2
 8003e64:	4b3b      	ldr	r3, [pc, #236]	; (8003f54 <UART_SetConfig+0x2d4>)
 8003e66:	fba3 2301 	umull	r2, r3, r3, r1
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	2264      	movs	r2, #100	; 0x64
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	1acb      	subs	r3, r1, r3
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003e7a:	4b36      	ldr	r3, [pc, #216]	; (8003f54 <UART_SetConfig+0x2d4>)
 8003e7c:	fba3 2302 	umull	r2, r3, r3, r2
 8003e80:	095b      	lsrs	r3, r3, #5
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e88:	441c      	add	r4, r3
 8003e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e94:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003e98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003e9c:	4642      	mov	r2, r8
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	1891      	adds	r1, r2, r2
 8003ea2:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ea4:	415b      	adcs	r3, r3
 8003ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ea8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003eac:	4641      	mov	r1, r8
 8003eae:	1851      	adds	r1, r2, r1
 8003eb0:	6339      	str	r1, [r7, #48]	; 0x30
 8003eb2:	4649      	mov	r1, r9
 8003eb4:	414b      	adcs	r3, r1
 8003eb6:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ec4:	4659      	mov	r1, fp
 8003ec6:	00cb      	lsls	r3, r1, #3
 8003ec8:	4651      	mov	r1, sl
 8003eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ece:	4651      	mov	r1, sl
 8003ed0:	00ca      	lsls	r2, r1, #3
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	4642      	mov	r2, r8
 8003eda:	189b      	adds	r3, r3, r2
 8003edc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ee0:	464b      	mov	r3, r9
 8003ee2:	460a      	mov	r2, r1
 8003ee4:	eb42 0303 	adc.w	r3, r2, r3
 8003ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003ef8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003efc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003f00:	460b      	mov	r3, r1
 8003f02:	18db      	adds	r3, r3, r3
 8003f04:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f06:	4613      	mov	r3, r2
 8003f08:	eb42 0303 	adc.w	r3, r2, r3
 8003f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003f16:	f7fc f9e3 	bl	80002e0 <__aeabi_uldivmod>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <UART_SetConfig+0x2d4>)
 8003f20:	fba3 1302 	umull	r1, r3, r3, r2
 8003f24:	095b      	lsrs	r3, r3, #5
 8003f26:	2164      	movs	r1, #100	; 0x64
 8003f28:	fb01 f303 	mul.w	r3, r1, r3
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	3332      	adds	r3, #50	; 0x32
 8003f32:	4a08      	ldr	r2, [pc, #32]	; (8003f54 <UART_SetConfig+0x2d4>)
 8003f34:	fba2 2303 	umull	r2, r3, r2, r3
 8003f38:	095b      	lsrs	r3, r3, #5
 8003f3a:	f003 0207 	and.w	r2, r3, #7
 8003f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4422      	add	r2, r4
 8003f46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f48:	e105      	b.n	8004156 <UART_SetConfig+0x4d6>
 8003f4a:	bf00      	nop
 8003f4c:	40011000 	.word	0x40011000
 8003f50:	40011400 	.word	0x40011400
 8003f54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003f62:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003f66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003f6a:	4642      	mov	r2, r8
 8003f6c:	464b      	mov	r3, r9
 8003f6e:	1891      	adds	r1, r2, r2
 8003f70:	6239      	str	r1, [r7, #32]
 8003f72:	415b      	adcs	r3, r3
 8003f74:	627b      	str	r3, [r7, #36]	; 0x24
 8003f76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f7a:	4641      	mov	r1, r8
 8003f7c:	1854      	adds	r4, r2, r1
 8003f7e:	4649      	mov	r1, r9
 8003f80:	eb43 0501 	adc.w	r5, r3, r1
 8003f84:	f04f 0200 	mov.w	r2, #0
 8003f88:	f04f 0300 	mov.w	r3, #0
 8003f8c:	00eb      	lsls	r3, r5, #3
 8003f8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f92:	00e2      	lsls	r2, r4, #3
 8003f94:	4614      	mov	r4, r2
 8003f96:	461d      	mov	r5, r3
 8003f98:	4643      	mov	r3, r8
 8003f9a:	18e3      	adds	r3, r4, r3
 8003f9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003fa0:	464b      	mov	r3, r9
 8003fa2:	eb45 0303 	adc.w	r3, r5, r3
 8003fa6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003fb6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003fba:	f04f 0200 	mov.w	r2, #0
 8003fbe:	f04f 0300 	mov.w	r3, #0
 8003fc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	008b      	lsls	r3, r1, #2
 8003fca:	4621      	mov	r1, r4
 8003fcc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	008a      	lsls	r2, r1, #2
 8003fd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003fd8:	f7fc f982 	bl	80002e0 <__aeabi_uldivmod>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4b60      	ldr	r3, [pc, #384]	; (8004164 <UART_SetConfig+0x4e4>)
 8003fe2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fe6:	095b      	lsrs	r3, r3, #5
 8003fe8:	011c      	lsls	r4, r3, #4
 8003fea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003ff4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ff8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003ffc:	4642      	mov	r2, r8
 8003ffe:	464b      	mov	r3, r9
 8004000:	1891      	adds	r1, r2, r2
 8004002:	61b9      	str	r1, [r7, #24]
 8004004:	415b      	adcs	r3, r3
 8004006:	61fb      	str	r3, [r7, #28]
 8004008:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800400c:	4641      	mov	r1, r8
 800400e:	1851      	adds	r1, r2, r1
 8004010:	6139      	str	r1, [r7, #16]
 8004012:	4649      	mov	r1, r9
 8004014:	414b      	adcs	r3, r1
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	f04f 0300 	mov.w	r3, #0
 8004020:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004024:	4659      	mov	r1, fp
 8004026:	00cb      	lsls	r3, r1, #3
 8004028:	4651      	mov	r1, sl
 800402a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800402e:	4651      	mov	r1, sl
 8004030:	00ca      	lsls	r2, r1, #3
 8004032:	4610      	mov	r0, r2
 8004034:	4619      	mov	r1, r3
 8004036:	4603      	mov	r3, r0
 8004038:	4642      	mov	r2, r8
 800403a:	189b      	adds	r3, r3, r2
 800403c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004040:	464b      	mov	r3, r9
 8004042:	460a      	mov	r2, r1
 8004044:	eb42 0303 	adc.w	r3, r2, r3
 8004048:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800404c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	67bb      	str	r3, [r7, #120]	; 0x78
 8004056:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004064:	4649      	mov	r1, r9
 8004066:	008b      	lsls	r3, r1, #2
 8004068:	4641      	mov	r1, r8
 800406a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800406e:	4641      	mov	r1, r8
 8004070:	008a      	lsls	r2, r1, #2
 8004072:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004076:	f7fc f933 	bl	80002e0 <__aeabi_uldivmod>
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	4b39      	ldr	r3, [pc, #228]	; (8004164 <UART_SetConfig+0x4e4>)
 8004080:	fba3 1302 	umull	r1, r3, r3, r2
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	2164      	movs	r1, #100	; 0x64
 8004088:	fb01 f303 	mul.w	r3, r1, r3
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	3332      	adds	r3, #50	; 0x32
 8004092:	4a34      	ldr	r2, [pc, #208]	; (8004164 <UART_SetConfig+0x4e4>)
 8004094:	fba2 2303 	umull	r2, r3, r2, r3
 8004098:	095b      	lsrs	r3, r3, #5
 800409a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800409e:	441c      	add	r4, r3
 80040a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040a4:	2200      	movs	r2, #0
 80040a6:	673b      	str	r3, [r7, #112]	; 0x70
 80040a8:	677a      	str	r2, [r7, #116]	; 0x74
 80040aa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80040ae:	4642      	mov	r2, r8
 80040b0:	464b      	mov	r3, r9
 80040b2:	1891      	adds	r1, r2, r2
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	415b      	adcs	r3, r3
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040be:	4641      	mov	r1, r8
 80040c0:	1851      	adds	r1, r2, r1
 80040c2:	6039      	str	r1, [r7, #0]
 80040c4:	4649      	mov	r1, r9
 80040c6:	414b      	adcs	r3, r1
 80040c8:	607b      	str	r3, [r7, #4]
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040d6:	4659      	mov	r1, fp
 80040d8:	00cb      	lsls	r3, r1, #3
 80040da:	4651      	mov	r1, sl
 80040dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040e0:	4651      	mov	r1, sl
 80040e2:	00ca      	lsls	r2, r1, #3
 80040e4:	4610      	mov	r0, r2
 80040e6:	4619      	mov	r1, r3
 80040e8:	4603      	mov	r3, r0
 80040ea:	4642      	mov	r2, r8
 80040ec:	189b      	adds	r3, r3, r2
 80040ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80040f0:	464b      	mov	r3, r9
 80040f2:	460a      	mov	r2, r1
 80040f4:	eb42 0303 	adc.w	r3, r2, r3
 80040f8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80040fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	663b      	str	r3, [r7, #96]	; 0x60
 8004104:	667a      	str	r2, [r7, #100]	; 0x64
 8004106:	f04f 0200 	mov.w	r2, #0
 800410a:	f04f 0300 	mov.w	r3, #0
 800410e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004112:	4649      	mov	r1, r9
 8004114:	008b      	lsls	r3, r1, #2
 8004116:	4641      	mov	r1, r8
 8004118:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800411c:	4641      	mov	r1, r8
 800411e:	008a      	lsls	r2, r1, #2
 8004120:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004124:	f7fc f8dc 	bl	80002e0 <__aeabi_uldivmod>
 8004128:	4602      	mov	r2, r0
 800412a:	460b      	mov	r3, r1
 800412c:	4b0d      	ldr	r3, [pc, #52]	; (8004164 <UART_SetConfig+0x4e4>)
 800412e:	fba3 1302 	umull	r1, r3, r3, r2
 8004132:	095b      	lsrs	r3, r3, #5
 8004134:	2164      	movs	r1, #100	; 0x64
 8004136:	fb01 f303 	mul.w	r3, r1, r3
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	3332      	adds	r3, #50	; 0x32
 8004140:	4a08      	ldr	r2, [pc, #32]	; (8004164 <UART_SetConfig+0x4e4>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	f003 020f 	and.w	r2, r3, #15
 800414c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4422      	add	r2, r4
 8004154:	609a      	str	r2, [r3, #8]
}
 8004156:	bf00      	nop
 8004158:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800415c:	46bd      	mov	sp, r7
 800415e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004162:	bf00      	nop
 8004164:	51eb851f 	.word	0x51eb851f

08004168 <__errno>:
 8004168:	4b01      	ldr	r3, [pc, #4]	; (8004170 <__errno+0x8>)
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	200000a0 	.word	0x200000a0

08004174 <__libc_init_array>:
 8004174:	b570      	push	{r4, r5, r6, lr}
 8004176:	4d0d      	ldr	r5, [pc, #52]	; (80041ac <__libc_init_array+0x38>)
 8004178:	4c0d      	ldr	r4, [pc, #52]	; (80041b0 <__libc_init_array+0x3c>)
 800417a:	1b64      	subs	r4, r4, r5
 800417c:	10a4      	asrs	r4, r4, #2
 800417e:	2600      	movs	r6, #0
 8004180:	42a6      	cmp	r6, r4
 8004182:	d109      	bne.n	8004198 <__libc_init_array+0x24>
 8004184:	4d0b      	ldr	r5, [pc, #44]	; (80041b4 <__libc_init_array+0x40>)
 8004186:	4c0c      	ldr	r4, [pc, #48]	; (80041b8 <__libc_init_array+0x44>)
 8004188:	f001 f8ae 	bl	80052e8 <_init>
 800418c:	1b64      	subs	r4, r4, r5
 800418e:	10a4      	asrs	r4, r4, #2
 8004190:	2600      	movs	r6, #0
 8004192:	42a6      	cmp	r6, r4
 8004194:	d105      	bne.n	80041a2 <__libc_init_array+0x2e>
 8004196:	bd70      	pop	{r4, r5, r6, pc}
 8004198:	f855 3b04 	ldr.w	r3, [r5], #4
 800419c:	4798      	blx	r3
 800419e:	3601      	adds	r6, #1
 80041a0:	e7ee      	b.n	8004180 <__libc_init_array+0xc>
 80041a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80041a6:	4798      	blx	r3
 80041a8:	3601      	adds	r6, #1
 80041aa:	e7f2      	b.n	8004192 <__libc_init_array+0x1e>
 80041ac:	0800585c 	.word	0x0800585c
 80041b0:	0800585c 	.word	0x0800585c
 80041b4:	0800585c 	.word	0x0800585c
 80041b8:	08005860 	.word	0x08005860

080041bc <memset>:
 80041bc:	4402      	add	r2, r0
 80041be:	4603      	mov	r3, r0
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d100      	bne.n	80041c6 <memset+0xa>
 80041c4:	4770      	bx	lr
 80041c6:	f803 1b01 	strb.w	r1, [r3], #1
 80041ca:	e7f9      	b.n	80041c0 <memset+0x4>

080041cc <strcat>:
 80041cc:	b510      	push	{r4, lr}
 80041ce:	4602      	mov	r2, r0
 80041d0:	7814      	ldrb	r4, [r2, #0]
 80041d2:	4613      	mov	r3, r2
 80041d4:	3201      	adds	r2, #1
 80041d6:	2c00      	cmp	r4, #0
 80041d8:	d1fa      	bne.n	80041d0 <strcat+0x4>
 80041da:	3b01      	subs	r3, #1
 80041dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80041e4:	2a00      	cmp	r2, #0
 80041e6:	d1f9      	bne.n	80041dc <strcat+0x10>
 80041e8:	bd10      	pop	{r4, pc}

080041ea <strncpy>:
 80041ea:	b510      	push	{r4, lr}
 80041ec:	3901      	subs	r1, #1
 80041ee:	4603      	mov	r3, r0
 80041f0:	b132      	cbz	r2, 8004200 <strncpy+0x16>
 80041f2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80041f6:	f803 4b01 	strb.w	r4, [r3], #1
 80041fa:	3a01      	subs	r2, #1
 80041fc:	2c00      	cmp	r4, #0
 80041fe:	d1f7      	bne.n	80041f0 <strncpy+0x6>
 8004200:	441a      	add	r2, r3
 8004202:	2100      	movs	r1, #0
 8004204:	4293      	cmp	r3, r2
 8004206:	d100      	bne.n	800420a <strncpy+0x20>
 8004208:	bd10      	pop	{r4, pc}
 800420a:	f803 1b01 	strb.w	r1, [r3], #1
 800420e:	e7f9      	b.n	8004204 <strncpy+0x1a>

08004210 <strstr>:
 8004210:	780a      	ldrb	r2, [r1, #0]
 8004212:	b570      	push	{r4, r5, r6, lr}
 8004214:	b96a      	cbnz	r2, 8004232 <strstr+0x22>
 8004216:	bd70      	pop	{r4, r5, r6, pc}
 8004218:	429a      	cmp	r2, r3
 800421a:	d109      	bne.n	8004230 <strstr+0x20>
 800421c:	460c      	mov	r4, r1
 800421e:	4605      	mov	r5, r0
 8004220:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0f6      	beq.n	8004216 <strstr+0x6>
 8004228:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800422c:	429e      	cmp	r6, r3
 800422e:	d0f7      	beq.n	8004220 <strstr+0x10>
 8004230:	3001      	adds	r0, #1
 8004232:	7803      	ldrb	r3, [r0, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1ef      	bne.n	8004218 <strstr+0x8>
 8004238:	4618      	mov	r0, r3
 800423a:	e7ec      	b.n	8004216 <strstr+0x6>

0800423c <strtok>:
 800423c:	4b16      	ldr	r3, [pc, #88]	; (8004298 <strtok+0x5c>)
 800423e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004240:	681e      	ldr	r6, [r3, #0]
 8004242:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8004244:	4605      	mov	r5, r0
 8004246:	b9fc      	cbnz	r4, 8004288 <strtok+0x4c>
 8004248:	2050      	movs	r0, #80	; 0x50
 800424a:	9101      	str	r1, [sp, #4]
 800424c:	f000 f882 	bl	8004354 <malloc>
 8004250:	9901      	ldr	r1, [sp, #4]
 8004252:	65b0      	str	r0, [r6, #88]	; 0x58
 8004254:	4602      	mov	r2, r0
 8004256:	b920      	cbnz	r0, 8004262 <strtok+0x26>
 8004258:	4b10      	ldr	r3, [pc, #64]	; (800429c <strtok+0x60>)
 800425a:	4811      	ldr	r0, [pc, #68]	; (80042a0 <strtok+0x64>)
 800425c:	2157      	movs	r1, #87	; 0x57
 800425e:	f000 f849 	bl	80042f4 <__assert_func>
 8004262:	e9c0 4400 	strd	r4, r4, [r0]
 8004266:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800426a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800426e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004272:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004276:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800427a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800427e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004282:	6184      	str	r4, [r0, #24]
 8004284:	7704      	strb	r4, [r0, #28]
 8004286:	6244      	str	r4, [r0, #36]	; 0x24
 8004288:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800428a:	2301      	movs	r3, #1
 800428c:	4628      	mov	r0, r5
 800428e:	b002      	add	sp, #8
 8004290:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004294:	f000 b806 	b.w	80042a4 <__strtok_r>
 8004298:	200000a0 	.word	0x200000a0
 800429c:	08005710 	.word	0x08005710
 80042a0:	08005727 	.word	0x08005727

080042a4 <__strtok_r>:
 80042a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042a6:	b908      	cbnz	r0, 80042ac <__strtok_r+0x8>
 80042a8:	6810      	ldr	r0, [r2, #0]
 80042aa:	b188      	cbz	r0, 80042d0 <__strtok_r+0x2c>
 80042ac:	4604      	mov	r4, r0
 80042ae:	4620      	mov	r0, r4
 80042b0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80042b4:	460f      	mov	r7, r1
 80042b6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80042ba:	b91e      	cbnz	r6, 80042c4 <__strtok_r+0x20>
 80042bc:	b965      	cbnz	r5, 80042d8 <__strtok_r+0x34>
 80042be:	6015      	str	r5, [r2, #0]
 80042c0:	4628      	mov	r0, r5
 80042c2:	e005      	b.n	80042d0 <__strtok_r+0x2c>
 80042c4:	42b5      	cmp	r5, r6
 80042c6:	d1f6      	bne.n	80042b6 <__strtok_r+0x12>
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1f0      	bne.n	80042ae <__strtok_r+0xa>
 80042cc:	6014      	str	r4, [r2, #0]
 80042ce:	7003      	strb	r3, [r0, #0]
 80042d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042d2:	461c      	mov	r4, r3
 80042d4:	e00c      	b.n	80042f0 <__strtok_r+0x4c>
 80042d6:	b915      	cbnz	r5, 80042de <__strtok_r+0x3a>
 80042d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80042dc:	460e      	mov	r6, r1
 80042de:	f816 5b01 	ldrb.w	r5, [r6], #1
 80042e2:	42ab      	cmp	r3, r5
 80042e4:	d1f7      	bne.n	80042d6 <__strtok_r+0x32>
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0f3      	beq.n	80042d2 <__strtok_r+0x2e>
 80042ea:	2300      	movs	r3, #0
 80042ec:	f804 3c01 	strb.w	r3, [r4, #-1]
 80042f0:	6014      	str	r4, [r2, #0]
 80042f2:	e7ed      	b.n	80042d0 <__strtok_r+0x2c>

080042f4 <__assert_func>:
 80042f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80042f6:	4614      	mov	r4, r2
 80042f8:	461a      	mov	r2, r3
 80042fa:	4b09      	ldr	r3, [pc, #36]	; (8004320 <__assert_func+0x2c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4605      	mov	r5, r0
 8004300:	68d8      	ldr	r0, [r3, #12]
 8004302:	b14c      	cbz	r4, 8004318 <__assert_func+0x24>
 8004304:	4b07      	ldr	r3, [pc, #28]	; (8004324 <__assert_func+0x30>)
 8004306:	9100      	str	r1, [sp, #0]
 8004308:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800430c:	4906      	ldr	r1, [pc, #24]	; (8004328 <__assert_func+0x34>)
 800430e:	462b      	mov	r3, r5
 8004310:	f000 f80e 	bl	8004330 <fiprintf>
 8004314:	f000 fcc4 	bl	8004ca0 <abort>
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <__assert_func+0x38>)
 800431a:	461c      	mov	r4, r3
 800431c:	e7f3      	b.n	8004306 <__assert_func+0x12>
 800431e:	bf00      	nop
 8004320:	200000a0 	.word	0x200000a0
 8004324:	08005784 	.word	0x08005784
 8004328:	08005791 	.word	0x08005791
 800432c:	080057bf 	.word	0x080057bf

08004330 <fiprintf>:
 8004330:	b40e      	push	{r1, r2, r3}
 8004332:	b503      	push	{r0, r1, lr}
 8004334:	4601      	mov	r1, r0
 8004336:	ab03      	add	r3, sp, #12
 8004338:	4805      	ldr	r0, [pc, #20]	; (8004350 <fiprintf+0x20>)
 800433a:	f853 2b04 	ldr.w	r2, [r3], #4
 800433e:	6800      	ldr	r0, [r0, #0]
 8004340:	9301      	str	r3, [sp, #4]
 8004342:	f000 f919 	bl	8004578 <_vfiprintf_r>
 8004346:	b002      	add	sp, #8
 8004348:	f85d eb04 	ldr.w	lr, [sp], #4
 800434c:	b003      	add	sp, #12
 800434e:	4770      	bx	lr
 8004350:	200000a0 	.word	0x200000a0

08004354 <malloc>:
 8004354:	4b02      	ldr	r3, [pc, #8]	; (8004360 <malloc+0xc>)
 8004356:	4601      	mov	r1, r0
 8004358:	6818      	ldr	r0, [r3, #0]
 800435a:	f000 b86f 	b.w	800443c <_malloc_r>
 800435e:	bf00      	nop
 8004360:	200000a0 	.word	0x200000a0

08004364 <_free_r>:
 8004364:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004366:	2900      	cmp	r1, #0
 8004368:	d044      	beq.n	80043f4 <_free_r+0x90>
 800436a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800436e:	9001      	str	r0, [sp, #4]
 8004370:	2b00      	cmp	r3, #0
 8004372:	f1a1 0404 	sub.w	r4, r1, #4
 8004376:	bfb8      	it	lt
 8004378:	18e4      	addlt	r4, r4, r3
 800437a:	f000 feb9 	bl	80050f0 <__malloc_lock>
 800437e:	4a1e      	ldr	r2, [pc, #120]	; (80043f8 <_free_r+0x94>)
 8004380:	9801      	ldr	r0, [sp, #4]
 8004382:	6813      	ldr	r3, [r2, #0]
 8004384:	b933      	cbnz	r3, 8004394 <_free_r+0x30>
 8004386:	6063      	str	r3, [r4, #4]
 8004388:	6014      	str	r4, [r2, #0]
 800438a:	b003      	add	sp, #12
 800438c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004390:	f000 beb4 	b.w	80050fc <__malloc_unlock>
 8004394:	42a3      	cmp	r3, r4
 8004396:	d908      	bls.n	80043aa <_free_r+0x46>
 8004398:	6825      	ldr	r5, [r4, #0]
 800439a:	1961      	adds	r1, r4, r5
 800439c:	428b      	cmp	r3, r1
 800439e:	bf01      	itttt	eq
 80043a0:	6819      	ldreq	r1, [r3, #0]
 80043a2:	685b      	ldreq	r3, [r3, #4]
 80043a4:	1949      	addeq	r1, r1, r5
 80043a6:	6021      	streq	r1, [r4, #0]
 80043a8:	e7ed      	b.n	8004386 <_free_r+0x22>
 80043aa:	461a      	mov	r2, r3
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	b10b      	cbz	r3, 80043b4 <_free_r+0x50>
 80043b0:	42a3      	cmp	r3, r4
 80043b2:	d9fa      	bls.n	80043aa <_free_r+0x46>
 80043b4:	6811      	ldr	r1, [r2, #0]
 80043b6:	1855      	adds	r5, r2, r1
 80043b8:	42a5      	cmp	r5, r4
 80043ba:	d10b      	bne.n	80043d4 <_free_r+0x70>
 80043bc:	6824      	ldr	r4, [r4, #0]
 80043be:	4421      	add	r1, r4
 80043c0:	1854      	adds	r4, r2, r1
 80043c2:	42a3      	cmp	r3, r4
 80043c4:	6011      	str	r1, [r2, #0]
 80043c6:	d1e0      	bne.n	800438a <_free_r+0x26>
 80043c8:	681c      	ldr	r4, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	6053      	str	r3, [r2, #4]
 80043ce:	4421      	add	r1, r4
 80043d0:	6011      	str	r1, [r2, #0]
 80043d2:	e7da      	b.n	800438a <_free_r+0x26>
 80043d4:	d902      	bls.n	80043dc <_free_r+0x78>
 80043d6:	230c      	movs	r3, #12
 80043d8:	6003      	str	r3, [r0, #0]
 80043da:	e7d6      	b.n	800438a <_free_r+0x26>
 80043dc:	6825      	ldr	r5, [r4, #0]
 80043de:	1961      	adds	r1, r4, r5
 80043e0:	428b      	cmp	r3, r1
 80043e2:	bf04      	itt	eq
 80043e4:	6819      	ldreq	r1, [r3, #0]
 80043e6:	685b      	ldreq	r3, [r3, #4]
 80043e8:	6063      	str	r3, [r4, #4]
 80043ea:	bf04      	itt	eq
 80043ec:	1949      	addeq	r1, r1, r5
 80043ee:	6021      	streq	r1, [r4, #0]
 80043f0:	6054      	str	r4, [r2, #4]
 80043f2:	e7ca      	b.n	800438a <_free_r+0x26>
 80043f4:	b003      	add	sp, #12
 80043f6:	bd30      	pop	{r4, r5, pc}
 80043f8:	200065c8 	.word	0x200065c8

080043fc <sbrk_aligned>:
 80043fc:	b570      	push	{r4, r5, r6, lr}
 80043fe:	4e0e      	ldr	r6, [pc, #56]	; (8004438 <sbrk_aligned+0x3c>)
 8004400:	460c      	mov	r4, r1
 8004402:	6831      	ldr	r1, [r6, #0]
 8004404:	4605      	mov	r5, r0
 8004406:	b911      	cbnz	r1, 800440e <sbrk_aligned+0x12>
 8004408:	f000 fb7a 	bl	8004b00 <_sbrk_r>
 800440c:	6030      	str	r0, [r6, #0]
 800440e:	4621      	mov	r1, r4
 8004410:	4628      	mov	r0, r5
 8004412:	f000 fb75 	bl	8004b00 <_sbrk_r>
 8004416:	1c43      	adds	r3, r0, #1
 8004418:	d00a      	beq.n	8004430 <sbrk_aligned+0x34>
 800441a:	1cc4      	adds	r4, r0, #3
 800441c:	f024 0403 	bic.w	r4, r4, #3
 8004420:	42a0      	cmp	r0, r4
 8004422:	d007      	beq.n	8004434 <sbrk_aligned+0x38>
 8004424:	1a21      	subs	r1, r4, r0
 8004426:	4628      	mov	r0, r5
 8004428:	f000 fb6a 	bl	8004b00 <_sbrk_r>
 800442c:	3001      	adds	r0, #1
 800442e:	d101      	bne.n	8004434 <sbrk_aligned+0x38>
 8004430:	f04f 34ff 	mov.w	r4, #4294967295
 8004434:	4620      	mov	r0, r4
 8004436:	bd70      	pop	{r4, r5, r6, pc}
 8004438:	200065cc 	.word	0x200065cc

0800443c <_malloc_r>:
 800443c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004440:	1ccd      	adds	r5, r1, #3
 8004442:	f025 0503 	bic.w	r5, r5, #3
 8004446:	3508      	adds	r5, #8
 8004448:	2d0c      	cmp	r5, #12
 800444a:	bf38      	it	cc
 800444c:	250c      	movcc	r5, #12
 800444e:	2d00      	cmp	r5, #0
 8004450:	4607      	mov	r7, r0
 8004452:	db01      	blt.n	8004458 <_malloc_r+0x1c>
 8004454:	42a9      	cmp	r1, r5
 8004456:	d905      	bls.n	8004464 <_malloc_r+0x28>
 8004458:	230c      	movs	r3, #12
 800445a:	603b      	str	r3, [r7, #0]
 800445c:	2600      	movs	r6, #0
 800445e:	4630      	mov	r0, r6
 8004460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004464:	4e2e      	ldr	r6, [pc, #184]	; (8004520 <_malloc_r+0xe4>)
 8004466:	f000 fe43 	bl	80050f0 <__malloc_lock>
 800446a:	6833      	ldr	r3, [r6, #0]
 800446c:	461c      	mov	r4, r3
 800446e:	bb34      	cbnz	r4, 80044be <_malloc_r+0x82>
 8004470:	4629      	mov	r1, r5
 8004472:	4638      	mov	r0, r7
 8004474:	f7ff ffc2 	bl	80043fc <sbrk_aligned>
 8004478:	1c43      	adds	r3, r0, #1
 800447a:	4604      	mov	r4, r0
 800447c:	d14d      	bne.n	800451a <_malloc_r+0xde>
 800447e:	6834      	ldr	r4, [r6, #0]
 8004480:	4626      	mov	r6, r4
 8004482:	2e00      	cmp	r6, #0
 8004484:	d140      	bne.n	8004508 <_malloc_r+0xcc>
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	4631      	mov	r1, r6
 800448a:	4638      	mov	r0, r7
 800448c:	eb04 0803 	add.w	r8, r4, r3
 8004490:	f000 fb36 	bl	8004b00 <_sbrk_r>
 8004494:	4580      	cmp	r8, r0
 8004496:	d13a      	bne.n	800450e <_malloc_r+0xd2>
 8004498:	6821      	ldr	r1, [r4, #0]
 800449a:	3503      	adds	r5, #3
 800449c:	1a6d      	subs	r5, r5, r1
 800449e:	f025 0503 	bic.w	r5, r5, #3
 80044a2:	3508      	adds	r5, #8
 80044a4:	2d0c      	cmp	r5, #12
 80044a6:	bf38      	it	cc
 80044a8:	250c      	movcc	r5, #12
 80044aa:	4629      	mov	r1, r5
 80044ac:	4638      	mov	r0, r7
 80044ae:	f7ff ffa5 	bl	80043fc <sbrk_aligned>
 80044b2:	3001      	adds	r0, #1
 80044b4:	d02b      	beq.n	800450e <_malloc_r+0xd2>
 80044b6:	6823      	ldr	r3, [r4, #0]
 80044b8:	442b      	add	r3, r5
 80044ba:	6023      	str	r3, [r4, #0]
 80044bc:	e00e      	b.n	80044dc <_malloc_r+0xa0>
 80044be:	6822      	ldr	r2, [r4, #0]
 80044c0:	1b52      	subs	r2, r2, r5
 80044c2:	d41e      	bmi.n	8004502 <_malloc_r+0xc6>
 80044c4:	2a0b      	cmp	r2, #11
 80044c6:	d916      	bls.n	80044f6 <_malloc_r+0xba>
 80044c8:	1961      	adds	r1, r4, r5
 80044ca:	42a3      	cmp	r3, r4
 80044cc:	6025      	str	r5, [r4, #0]
 80044ce:	bf18      	it	ne
 80044d0:	6059      	strne	r1, [r3, #4]
 80044d2:	6863      	ldr	r3, [r4, #4]
 80044d4:	bf08      	it	eq
 80044d6:	6031      	streq	r1, [r6, #0]
 80044d8:	5162      	str	r2, [r4, r5]
 80044da:	604b      	str	r3, [r1, #4]
 80044dc:	4638      	mov	r0, r7
 80044de:	f104 060b 	add.w	r6, r4, #11
 80044e2:	f000 fe0b 	bl	80050fc <__malloc_unlock>
 80044e6:	f026 0607 	bic.w	r6, r6, #7
 80044ea:	1d23      	adds	r3, r4, #4
 80044ec:	1af2      	subs	r2, r6, r3
 80044ee:	d0b6      	beq.n	800445e <_malloc_r+0x22>
 80044f0:	1b9b      	subs	r3, r3, r6
 80044f2:	50a3      	str	r3, [r4, r2]
 80044f4:	e7b3      	b.n	800445e <_malloc_r+0x22>
 80044f6:	6862      	ldr	r2, [r4, #4]
 80044f8:	42a3      	cmp	r3, r4
 80044fa:	bf0c      	ite	eq
 80044fc:	6032      	streq	r2, [r6, #0]
 80044fe:	605a      	strne	r2, [r3, #4]
 8004500:	e7ec      	b.n	80044dc <_malloc_r+0xa0>
 8004502:	4623      	mov	r3, r4
 8004504:	6864      	ldr	r4, [r4, #4]
 8004506:	e7b2      	b.n	800446e <_malloc_r+0x32>
 8004508:	4634      	mov	r4, r6
 800450a:	6876      	ldr	r6, [r6, #4]
 800450c:	e7b9      	b.n	8004482 <_malloc_r+0x46>
 800450e:	230c      	movs	r3, #12
 8004510:	603b      	str	r3, [r7, #0]
 8004512:	4638      	mov	r0, r7
 8004514:	f000 fdf2 	bl	80050fc <__malloc_unlock>
 8004518:	e7a1      	b.n	800445e <_malloc_r+0x22>
 800451a:	6025      	str	r5, [r4, #0]
 800451c:	e7de      	b.n	80044dc <_malloc_r+0xa0>
 800451e:	bf00      	nop
 8004520:	200065c8 	.word	0x200065c8

08004524 <__sfputc_r>:
 8004524:	6893      	ldr	r3, [r2, #8]
 8004526:	3b01      	subs	r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	b410      	push	{r4}
 800452c:	6093      	str	r3, [r2, #8]
 800452e:	da08      	bge.n	8004542 <__sfputc_r+0x1e>
 8004530:	6994      	ldr	r4, [r2, #24]
 8004532:	42a3      	cmp	r3, r4
 8004534:	db01      	blt.n	800453a <__sfputc_r+0x16>
 8004536:	290a      	cmp	r1, #10
 8004538:	d103      	bne.n	8004542 <__sfputc_r+0x1e>
 800453a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800453e:	f000 baef 	b.w	8004b20 <__swbuf_r>
 8004542:	6813      	ldr	r3, [r2, #0]
 8004544:	1c58      	adds	r0, r3, #1
 8004546:	6010      	str	r0, [r2, #0]
 8004548:	7019      	strb	r1, [r3, #0]
 800454a:	4608      	mov	r0, r1
 800454c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004550:	4770      	bx	lr

08004552 <__sfputs_r>:
 8004552:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004554:	4606      	mov	r6, r0
 8004556:	460f      	mov	r7, r1
 8004558:	4614      	mov	r4, r2
 800455a:	18d5      	adds	r5, r2, r3
 800455c:	42ac      	cmp	r4, r5
 800455e:	d101      	bne.n	8004564 <__sfputs_r+0x12>
 8004560:	2000      	movs	r0, #0
 8004562:	e007      	b.n	8004574 <__sfputs_r+0x22>
 8004564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004568:	463a      	mov	r2, r7
 800456a:	4630      	mov	r0, r6
 800456c:	f7ff ffda 	bl	8004524 <__sfputc_r>
 8004570:	1c43      	adds	r3, r0, #1
 8004572:	d1f3      	bne.n	800455c <__sfputs_r+0xa>
 8004574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004578 <_vfiprintf_r>:
 8004578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800457c:	460d      	mov	r5, r1
 800457e:	b09d      	sub	sp, #116	; 0x74
 8004580:	4614      	mov	r4, r2
 8004582:	4698      	mov	r8, r3
 8004584:	4606      	mov	r6, r0
 8004586:	b118      	cbz	r0, 8004590 <_vfiprintf_r+0x18>
 8004588:	6983      	ldr	r3, [r0, #24]
 800458a:	b90b      	cbnz	r3, 8004590 <_vfiprintf_r+0x18>
 800458c:	f000 fcaa 	bl	8004ee4 <__sinit>
 8004590:	4b89      	ldr	r3, [pc, #548]	; (80047b8 <_vfiprintf_r+0x240>)
 8004592:	429d      	cmp	r5, r3
 8004594:	d11b      	bne.n	80045ce <_vfiprintf_r+0x56>
 8004596:	6875      	ldr	r5, [r6, #4]
 8004598:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800459a:	07d9      	lsls	r1, r3, #31
 800459c:	d405      	bmi.n	80045aa <_vfiprintf_r+0x32>
 800459e:	89ab      	ldrh	r3, [r5, #12]
 80045a0:	059a      	lsls	r2, r3, #22
 80045a2:	d402      	bmi.n	80045aa <_vfiprintf_r+0x32>
 80045a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045a6:	f000 fd3b 	bl	8005020 <__retarget_lock_acquire_recursive>
 80045aa:	89ab      	ldrh	r3, [r5, #12]
 80045ac:	071b      	lsls	r3, r3, #28
 80045ae:	d501      	bpl.n	80045b4 <_vfiprintf_r+0x3c>
 80045b0:	692b      	ldr	r3, [r5, #16]
 80045b2:	b9eb      	cbnz	r3, 80045f0 <_vfiprintf_r+0x78>
 80045b4:	4629      	mov	r1, r5
 80045b6:	4630      	mov	r0, r6
 80045b8:	f000 fb04 	bl	8004bc4 <__swsetup_r>
 80045bc:	b1c0      	cbz	r0, 80045f0 <_vfiprintf_r+0x78>
 80045be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80045c0:	07dc      	lsls	r4, r3, #31
 80045c2:	d50e      	bpl.n	80045e2 <_vfiprintf_r+0x6a>
 80045c4:	f04f 30ff 	mov.w	r0, #4294967295
 80045c8:	b01d      	add	sp, #116	; 0x74
 80045ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ce:	4b7b      	ldr	r3, [pc, #492]	; (80047bc <_vfiprintf_r+0x244>)
 80045d0:	429d      	cmp	r5, r3
 80045d2:	d101      	bne.n	80045d8 <_vfiprintf_r+0x60>
 80045d4:	68b5      	ldr	r5, [r6, #8]
 80045d6:	e7df      	b.n	8004598 <_vfiprintf_r+0x20>
 80045d8:	4b79      	ldr	r3, [pc, #484]	; (80047c0 <_vfiprintf_r+0x248>)
 80045da:	429d      	cmp	r5, r3
 80045dc:	bf08      	it	eq
 80045de:	68f5      	ldreq	r5, [r6, #12]
 80045e0:	e7da      	b.n	8004598 <_vfiprintf_r+0x20>
 80045e2:	89ab      	ldrh	r3, [r5, #12]
 80045e4:	0598      	lsls	r0, r3, #22
 80045e6:	d4ed      	bmi.n	80045c4 <_vfiprintf_r+0x4c>
 80045e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80045ea:	f000 fd1a 	bl	8005022 <__retarget_lock_release_recursive>
 80045ee:	e7e9      	b.n	80045c4 <_vfiprintf_r+0x4c>
 80045f0:	2300      	movs	r3, #0
 80045f2:	9309      	str	r3, [sp, #36]	; 0x24
 80045f4:	2320      	movs	r3, #32
 80045f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80045fe:	2330      	movs	r3, #48	; 0x30
 8004600:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80047c4 <_vfiprintf_r+0x24c>
 8004604:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004608:	f04f 0901 	mov.w	r9, #1
 800460c:	4623      	mov	r3, r4
 800460e:	469a      	mov	sl, r3
 8004610:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004614:	b10a      	cbz	r2, 800461a <_vfiprintf_r+0xa2>
 8004616:	2a25      	cmp	r2, #37	; 0x25
 8004618:	d1f9      	bne.n	800460e <_vfiprintf_r+0x96>
 800461a:	ebba 0b04 	subs.w	fp, sl, r4
 800461e:	d00b      	beq.n	8004638 <_vfiprintf_r+0xc0>
 8004620:	465b      	mov	r3, fp
 8004622:	4622      	mov	r2, r4
 8004624:	4629      	mov	r1, r5
 8004626:	4630      	mov	r0, r6
 8004628:	f7ff ff93 	bl	8004552 <__sfputs_r>
 800462c:	3001      	adds	r0, #1
 800462e:	f000 80aa 	beq.w	8004786 <_vfiprintf_r+0x20e>
 8004632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004634:	445a      	add	r2, fp
 8004636:	9209      	str	r2, [sp, #36]	; 0x24
 8004638:	f89a 3000 	ldrb.w	r3, [sl]
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 80a2 	beq.w	8004786 <_vfiprintf_r+0x20e>
 8004642:	2300      	movs	r3, #0
 8004644:	f04f 32ff 	mov.w	r2, #4294967295
 8004648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800464c:	f10a 0a01 	add.w	sl, sl, #1
 8004650:	9304      	str	r3, [sp, #16]
 8004652:	9307      	str	r3, [sp, #28]
 8004654:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004658:	931a      	str	r3, [sp, #104]	; 0x68
 800465a:	4654      	mov	r4, sl
 800465c:	2205      	movs	r2, #5
 800465e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004662:	4858      	ldr	r0, [pc, #352]	; (80047c4 <_vfiprintf_r+0x24c>)
 8004664:	f7fb fdec 	bl	8000240 <memchr>
 8004668:	9a04      	ldr	r2, [sp, #16]
 800466a:	b9d8      	cbnz	r0, 80046a4 <_vfiprintf_r+0x12c>
 800466c:	06d1      	lsls	r1, r2, #27
 800466e:	bf44      	itt	mi
 8004670:	2320      	movmi	r3, #32
 8004672:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004676:	0713      	lsls	r3, r2, #28
 8004678:	bf44      	itt	mi
 800467a:	232b      	movmi	r3, #43	; 0x2b
 800467c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004680:	f89a 3000 	ldrb.w	r3, [sl]
 8004684:	2b2a      	cmp	r3, #42	; 0x2a
 8004686:	d015      	beq.n	80046b4 <_vfiprintf_r+0x13c>
 8004688:	9a07      	ldr	r2, [sp, #28]
 800468a:	4654      	mov	r4, sl
 800468c:	2000      	movs	r0, #0
 800468e:	f04f 0c0a 	mov.w	ip, #10
 8004692:	4621      	mov	r1, r4
 8004694:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004698:	3b30      	subs	r3, #48	; 0x30
 800469a:	2b09      	cmp	r3, #9
 800469c:	d94e      	bls.n	800473c <_vfiprintf_r+0x1c4>
 800469e:	b1b0      	cbz	r0, 80046ce <_vfiprintf_r+0x156>
 80046a0:	9207      	str	r2, [sp, #28]
 80046a2:	e014      	b.n	80046ce <_vfiprintf_r+0x156>
 80046a4:	eba0 0308 	sub.w	r3, r0, r8
 80046a8:	fa09 f303 	lsl.w	r3, r9, r3
 80046ac:	4313      	orrs	r3, r2
 80046ae:	9304      	str	r3, [sp, #16]
 80046b0:	46a2      	mov	sl, r4
 80046b2:	e7d2      	b.n	800465a <_vfiprintf_r+0xe2>
 80046b4:	9b03      	ldr	r3, [sp, #12]
 80046b6:	1d19      	adds	r1, r3, #4
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	9103      	str	r1, [sp, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	bfbb      	ittet	lt
 80046c0:	425b      	neglt	r3, r3
 80046c2:	f042 0202 	orrlt.w	r2, r2, #2
 80046c6:	9307      	strge	r3, [sp, #28]
 80046c8:	9307      	strlt	r3, [sp, #28]
 80046ca:	bfb8      	it	lt
 80046cc:	9204      	strlt	r2, [sp, #16]
 80046ce:	7823      	ldrb	r3, [r4, #0]
 80046d0:	2b2e      	cmp	r3, #46	; 0x2e
 80046d2:	d10c      	bne.n	80046ee <_vfiprintf_r+0x176>
 80046d4:	7863      	ldrb	r3, [r4, #1]
 80046d6:	2b2a      	cmp	r3, #42	; 0x2a
 80046d8:	d135      	bne.n	8004746 <_vfiprintf_r+0x1ce>
 80046da:	9b03      	ldr	r3, [sp, #12]
 80046dc:	1d1a      	adds	r2, r3, #4
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	9203      	str	r2, [sp, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	bfb8      	it	lt
 80046e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80046ea:	3402      	adds	r4, #2
 80046ec:	9305      	str	r3, [sp, #20]
 80046ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80047d4 <_vfiprintf_r+0x25c>
 80046f2:	7821      	ldrb	r1, [r4, #0]
 80046f4:	2203      	movs	r2, #3
 80046f6:	4650      	mov	r0, sl
 80046f8:	f7fb fda2 	bl	8000240 <memchr>
 80046fc:	b140      	cbz	r0, 8004710 <_vfiprintf_r+0x198>
 80046fe:	2340      	movs	r3, #64	; 0x40
 8004700:	eba0 000a 	sub.w	r0, r0, sl
 8004704:	fa03 f000 	lsl.w	r0, r3, r0
 8004708:	9b04      	ldr	r3, [sp, #16]
 800470a:	4303      	orrs	r3, r0
 800470c:	3401      	adds	r4, #1
 800470e:	9304      	str	r3, [sp, #16]
 8004710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004714:	482c      	ldr	r0, [pc, #176]	; (80047c8 <_vfiprintf_r+0x250>)
 8004716:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800471a:	2206      	movs	r2, #6
 800471c:	f7fb fd90 	bl	8000240 <memchr>
 8004720:	2800      	cmp	r0, #0
 8004722:	d03f      	beq.n	80047a4 <_vfiprintf_r+0x22c>
 8004724:	4b29      	ldr	r3, [pc, #164]	; (80047cc <_vfiprintf_r+0x254>)
 8004726:	bb1b      	cbnz	r3, 8004770 <_vfiprintf_r+0x1f8>
 8004728:	9b03      	ldr	r3, [sp, #12]
 800472a:	3307      	adds	r3, #7
 800472c:	f023 0307 	bic.w	r3, r3, #7
 8004730:	3308      	adds	r3, #8
 8004732:	9303      	str	r3, [sp, #12]
 8004734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004736:	443b      	add	r3, r7
 8004738:	9309      	str	r3, [sp, #36]	; 0x24
 800473a:	e767      	b.n	800460c <_vfiprintf_r+0x94>
 800473c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004740:	460c      	mov	r4, r1
 8004742:	2001      	movs	r0, #1
 8004744:	e7a5      	b.n	8004692 <_vfiprintf_r+0x11a>
 8004746:	2300      	movs	r3, #0
 8004748:	3401      	adds	r4, #1
 800474a:	9305      	str	r3, [sp, #20]
 800474c:	4619      	mov	r1, r3
 800474e:	f04f 0c0a 	mov.w	ip, #10
 8004752:	4620      	mov	r0, r4
 8004754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004758:	3a30      	subs	r2, #48	; 0x30
 800475a:	2a09      	cmp	r2, #9
 800475c:	d903      	bls.n	8004766 <_vfiprintf_r+0x1ee>
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0c5      	beq.n	80046ee <_vfiprintf_r+0x176>
 8004762:	9105      	str	r1, [sp, #20]
 8004764:	e7c3      	b.n	80046ee <_vfiprintf_r+0x176>
 8004766:	fb0c 2101 	mla	r1, ip, r1, r2
 800476a:	4604      	mov	r4, r0
 800476c:	2301      	movs	r3, #1
 800476e:	e7f0      	b.n	8004752 <_vfiprintf_r+0x1da>
 8004770:	ab03      	add	r3, sp, #12
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	462a      	mov	r2, r5
 8004776:	4b16      	ldr	r3, [pc, #88]	; (80047d0 <_vfiprintf_r+0x258>)
 8004778:	a904      	add	r1, sp, #16
 800477a:	4630      	mov	r0, r6
 800477c:	f3af 8000 	nop.w
 8004780:	4607      	mov	r7, r0
 8004782:	1c78      	adds	r0, r7, #1
 8004784:	d1d6      	bne.n	8004734 <_vfiprintf_r+0x1bc>
 8004786:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004788:	07d9      	lsls	r1, r3, #31
 800478a:	d405      	bmi.n	8004798 <_vfiprintf_r+0x220>
 800478c:	89ab      	ldrh	r3, [r5, #12]
 800478e:	059a      	lsls	r2, r3, #22
 8004790:	d402      	bmi.n	8004798 <_vfiprintf_r+0x220>
 8004792:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004794:	f000 fc45 	bl	8005022 <__retarget_lock_release_recursive>
 8004798:	89ab      	ldrh	r3, [r5, #12]
 800479a:	065b      	lsls	r3, r3, #25
 800479c:	f53f af12 	bmi.w	80045c4 <_vfiprintf_r+0x4c>
 80047a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047a2:	e711      	b.n	80045c8 <_vfiprintf_r+0x50>
 80047a4:	ab03      	add	r3, sp, #12
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	462a      	mov	r2, r5
 80047aa:	4b09      	ldr	r3, [pc, #36]	; (80047d0 <_vfiprintf_r+0x258>)
 80047ac:	a904      	add	r1, sp, #16
 80047ae:	4630      	mov	r0, r6
 80047b0:	f000 f880 	bl	80048b4 <_printf_i>
 80047b4:	e7e4      	b.n	8004780 <_vfiprintf_r+0x208>
 80047b6:	bf00      	nop
 80047b8:	08005814 	.word	0x08005814
 80047bc:	08005834 	.word	0x08005834
 80047c0:	080057f4 	.word	0x080057f4
 80047c4:	080057c0 	.word	0x080057c0
 80047c8:	080057ca 	.word	0x080057ca
 80047cc:	00000000 	.word	0x00000000
 80047d0:	08004553 	.word	0x08004553
 80047d4:	080057c6 	.word	0x080057c6

080047d8 <_printf_common>:
 80047d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047dc:	4616      	mov	r6, r2
 80047de:	4699      	mov	r9, r3
 80047e0:	688a      	ldr	r2, [r1, #8]
 80047e2:	690b      	ldr	r3, [r1, #16]
 80047e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047e8:	4293      	cmp	r3, r2
 80047ea:	bfb8      	it	lt
 80047ec:	4613      	movlt	r3, r2
 80047ee:	6033      	str	r3, [r6, #0]
 80047f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047f4:	4607      	mov	r7, r0
 80047f6:	460c      	mov	r4, r1
 80047f8:	b10a      	cbz	r2, 80047fe <_printf_common+0x26>
 80047fa:	3301      	adds	r3, #1
 80047fc:	6033      	str	r3, [r6, #0]
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	0699      	lsls	r1, r3, #26
 8004802:	bf42      	ittt	mi
 8004804:	6833      	ldrmi	r3, [r6, #0]
 8004806:	3302      	addmi	r3, #2
 8004808:	6033      	strmi	r3, [r6, #0]
 800480a:	6825      	ldr	r5, [r4, #0]
 800480c:	f015 0506 	ands.w	r5, r5, #6
 8004810:	d106      	bne.n	8004820 <_printf_common+0x48>
 8004812:	f104 0a19 	add.w	sl, r4, #25
 8004816:	68e3      	ldr	r3, [r4, #12]
 8004818:	6832      	ldr	r2, [r6, #0]
 800481a:	1a9b      	subs	r3, r3, r2
 800481c:	42ab      	cmp	r3, r5
 800481e:	dc26      	bgt.n	800486e <_printf_common+0x96>
 8004820:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004824:	1e13      	subs	r3, r2, #0
 8004826:	6822      	ldr	r2, [r4, #0]
 8004828:	bf18      	it	ne
 800482a:	2301      	movne	r3, #1
 800482c:	0692      	lsls	r2, r2, #26
 800482e:	d42b      	bmi.n	8004888 <_printf_common+0xb0>
 8004830:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004834:	4649      	mov	r1, r9
 8004836:	4638      	mov	r0, r7
 8004838:	47c0      	blx	r8
 800483a:	3001      	adds	r0, #1
 800483c:	d01e      	beq.n	800487c <_printf_common+0xa4>
 800483e:	6823      	ldr	r3, [r4, #0]
 8004840:	68e5      	ldr	r5, [r4, #12]
 8004842:	6832      	ldr	r2, [r6, #0]
 8004844:	f003 0306 	and.w	r3, r3, #6
 8004848:	2b04      	cmp	r3, #4
 800484a:	bf08      	it	eq
 800484c:	1aad      	subeq	r5, r5, r2
 800484e:	68a3      	ldr	r3, [r4, #8]
 8004850:	6922      	ldr	r2, [r4, #16]
 8004852:	bf0c      	ite	eq
 8004854:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004858:	2500      	movne	r5, #0
 800485a:	4293      	cmp	r3, r2
 800485c:	bfc4      	itt	gt
 800485e:	1a9b      	subgt	r3, r3, r2
 8004860:	18ed      	addgt	r5, r5, r3
 8004862:	2600      	movs	r6, #0
 8004864:	341a      	adds	r4, #26
 8004866:	42b5      	cmp	r5, r6
 8004868:	d11a      	bne.n	80048a0 <_printf_common+0xc8>
 800486a:	2000      	movs	r0, #0
 800486c:	e008      	b.n	8004880 <_printf_common+0xa8>
 800486e:	2301      	movs	r3, #1
 8004870:	4652      	mov	r2, sl
 8004872:	4649      	mov	r1, r9
 8004874:	4638      	mov	r0, r7
 8004876:	47c0      	blx	r8
 8004878:	3001      	adds	r0, #1
 800487a:	d103      	bne.n	8004884 <_printf_common+0xac>
 800487c:	f04f 30ff 	mov.w	r0, #4294967295
 8004880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004884:	3501      	adds	r5, #1
 8004886:	e7c6      	b.n	8004816 <_printf_common+0x3e>
 8004888:	18e1      	adds	r1, r4, r3
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	2030      	movs	r0, #48	; 0x30
 800488e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004892:	4422      	add	r2, r4
 8004894:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004898:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800489c:	3302      	adds	r3, #2
 800489e:	e7c7      	b.n	8004830 <_printf_common+0x58>
 80048a0:	2301      	movs	r3, #1
 80048a2:	4622      	mov	r2, r4
 80048a4:	4649      	mov	r1, r9
 80048a6:	4638      	mov	r0, r7
 80048a8:	47c0      	blx	r8
 80048aa:	3001      	adds	r0, #1
 80048ac:	d0e6      	beq.n	800487c <_printf_common+0xa4>
 80048ae:	3601      	adds	r6, #1
 80048b0:	e7d9      	b.n	8004866 <_printf_common+0x8e>
	...

080048b4 <_printf_i>:
 80048b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048b8:	7e0f      	ldrb	r7, [r1, #24]
 80048ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048bc:	2f78      	cmp	r7, #120	; 0x78
 80048be:	4691      	mov	r9, r2
 80048c0:	4680      	mov	r8, r0
 80048c2:	460c      	mov	r4, r1
 80048c4:	469a      	mov	sl, r3
 80048c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048ca:	d807      	bhi.n	80048dc <_printf_i+0x28>
 80048cc:	2f62      	cmp	r7, #98	; 0x62
 80048ce:	d80a      	bhi.n	80048e6 <_printf_i+0x32>
 80048d0:	2f00      	cmp	r7, #0
 80048d2:	f000 80d8 	beq.w	8004a86 <_printf_i+0x1d2>
 80048d6:	2f58      	cmp	r7, #88	; 0x58
 80048d8:	f000 80a3 	beq.w	8004a22 <_printf_i+0x16e>
 80048dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048e4:	e03a      	b.n	800495c <_printf_i+0xa8>
 80048e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048ea:	2b15      	cmp	r3, #21
 80048ec:	d8f6      	bhi.n	80048dc <_printf_i+0x28>
 80048ee:	a101      	add	r1, pc, #4	; (adr r1, 80048f4 <_printf_i+0x40>)
 80048f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048f4:	0800494d 	.word	0x0800494d
 80048f8:	08004961 	.word	0x08004961
 80048fc:	080048dd 	.word	0x080048dd
 8004900:	080048dd 	.word	0x080048dd
 8004904:	080048dd 	.word	0x080048dd
 8004908:	080048dd 	.word	0x080048dd
 800490c:	08004961 	.word	0x08004961
 8004910:	080048dd 	.word	0x080048dd
 8004914:	080048dd 	.word	0x080048dd
 8004918:	080048dd 	.word	0x080048dd
 800491c:	080048dd 	.word	0x080048dd
 8004920:	08004a6d 	.word	0x08004a6d
 8004924:	08004991 	.word	0x08004991
 8004928:	08004a4f 	.word	0x08004a4f
 800492c:	080048dd 	.word	0x080048dd
 8004930:	080048dd 	.word	0x080048dd
 8004934:	08004a8f 	.word	0x08004a8f
 8004938:	080048dd 	.word	0x080048dd
 800493c:	08004991 	.word	0x08004991
 8004940:	080048dd 	.word	0x080048dd
 8004944:	080048dd 	.word	0x080048dd
 8004948:	08004a57 	.word	0x08004a57
 800494c:	682b      	ldr	r3, [r5, #0]
 800494e:	1d1a      	adds	r2, r3, #4
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	602a      	str	r2, [r5, #0]
 8004954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004958:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800495c:	2301      	movs	r3, #1
 800495e:	e0a3      	b.n	8004aa8 <_printf_i+0x1f4>
 8004960:	6820      	ldr	r0, [r4, #0]
 8004962:	6829      	ldr	r1, [r5, #0]
 8004964:	0606      	lsls	r6, r0, #24
 8004966:	f101 0304 	add.w	r3, r1, #4
 800496a:	d50a      	bpl.n	8004982 <_printf_i+0xce>
 800496c:	680e      	ldr	r6, [r1, #0]
 800496e:	602b      	str	r3, [r5, #0]
 8004970:	2e00      	cmp	r6, #0
 8004972:	da03      	bge.n	800497c <_printf_i+0xc8>
 8004974:	232d      	movs	r3, #45	; 0x2d
 8004976:	4276      	negs	r6, r6
 8004978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800497c:	485e      	ldr	r0, [pc, #376]	; (8004af8 <_printf_i+0x244>)
 800497e:	230a      	movs	r3, #10
 8004980:	e019      	b.n	80049b6 <_printf_i+0x102>
 8004982:	680e      	ldr	r6, [r1, #0]
 8004984:	602b      	str	r3, [r5, #0]
 8004986:	f010 0f40 	tst.w	r0, #64	; 0x40
 800498a:	bf18      	it	ne
 800498c:	b236      	sxthne	r6, r6
 800498e:	e7ef      	b.n	8004970 <_printf_i+0xbc>
 8004990:	682b      	ldr	r3, [r5, #0]
 8004992:	6820      	ldr	r0, [r4, #0]
 8004994:	1d19      	adds	r1, r3, #4
 8004996:	6029      	str	r1, [r5, #0]
 8004998:	0601      	lsls	r1, r0, #24
 800499a:	d501      	bpl.n	80049a0 <_printf_i+0xec>
 800499c:	681e      	ldr	r6, [r3, #0]
 800499e:	e002      	b.n	80049a6 <_printf_i+0xf2>
 80049a0:	0646      	lsls	r6, r0, #25
 80049a2:	d5fb      	bpl.n	800499c <_printf_i+0xe8>
 80049a4:	881e      	ldrh	r6, [r3, #0]
 80049a6:	4854      	ldr	r0, [pc, #336]	; (8004af8 <_printf_i+0x244>)
 80049a8:	2f6f      	cmp	r7, #111	; 0x6f
 80049aa:	bf0c      	ite	eq
 80049ac:	2308      	moveq	r3, #8
 80049ae:	230a      	movne	r3, #10
 80049b0:	2100      	movs	r1, #0
 80049b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049b6:	6865      	ldr	r5, [r4, #4]
 80049b8:	60a5      	str	r5, [r4, #8]
 80049ba:	2d00      	cmp	r5, #0
 80049bc:	bfa2      	ittt	ge
 80049be:	6821      	ldrge	r1, [r4, #0]
 80049c0:	f021 0104 	bicge.w	r1, r1, #4
 80049c4:	6021      	strge	r1, [r4, #0]
 80049c6:	b90e      	cbnz	r6, 80049cc <_printf_i+0x118>
 80049c8:	2d00      	cmp	r5, #0
 80049ca:	d04d      	beq.n	8004a68 <_printf_i+0x1b4>
 80049cc:	4615      	mov	r5, r2
 80049ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80049d2:	fb03 6711 	mls	r7, r3, r1, r6
 80049d6:	5dc7      	ldrb	r7, [r0, r7]
 80049d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049dc:	4637      	mov	r7, r6
 80049de:	42bb      	cmp	r3, r7
 80049e0:	460e      	mov	r6, r1
 80049e2:	d9f4      	bls.n	80049ce <_printf_i+0x11a>
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d10b      	bne.n	8004a00 <_printf_i+0x14c>
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	07de      	lsls	r6, r3, #31
 80049ec:	d508      	bpl.n	8004a00 <_printf_i+0x14c>
 80049ee:	6923      	ldr	r3, [r4, #16]
 80049f0:	6861      	ldr	r1, [r4, #4]
 80049f2:	4299      	cmp	r1, r3
 80049f4:	bfde      	ittt	le
 80049f6:	2330      	movle	r3, #48	; 0x30
 80049f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a00:	1b52      	subs	r2, r2, r5
 8004a02:	6122      	str	r2, [r4, #16]
 8004a04:	f8cd a000 	str.w	sl, [sp]
 8004a08:	464b      	mov	r3, r9
 8004a0a:	aa03      	add	r2, sp, #12
 8004a0c:	4621      	mov	r1, r4
 8004a0e:	4640      	mov	r0, r8
 8004a10:	f7ff fee2 	bl	80047d8 <_printf_common>
 8004a14:	3001      	adds	r0, #1
 8004a16:	d14c      	bne.n	8004ab2 <_printf_i+0x1fe>
 8004a18:	f04f 30ff 	mov.w	r0, #4294967295
 8004a1c:	b004      	add	sp, #16
 8004a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a22:	4835      	ldr	r0, [pc, #212]	; (8004af8 <_printf_i+0x244>)
 8004a24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a28:	6829      	ldr	r1, [r5, #0]
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a30:	6029      	str	r1, [r5, #0]
 8004a32:	061d      	lsls	r5, r3, #24
 8004a34:	d514      	bpl.n	8004a60 <_printf_i+0x1ac>
 8004a36:	07df      	lsls	r7, r3, #31
 8004a38:	bf44      	itt	mi
 8004a3a:	f043 0320 	orrmi.w	r3, r3, #32
 8004a3e:	6023      	strmi	r3, [r4, #0]
 8004a40:	b91e      	cbnz	r6, 8004a4a <_printf_i+0x196>
 8004a42:	6823      	ldr	r3, [r4, #0]
 8004a44:	f023 0320 	bic.w	r3, r3, #32
 8004a48:	6023      	str	r3, [r4, #0]
 8004a4a:	2310      	movs	r3, #16
 8004a4c:	e7b0      	b.n	80049b0 <_printf_i+0xfc>
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	f043 0320 	orr.w	r3, r3, #32
 8004a54:	6023      	str	r3, [r4, #0]
 8004a56:	2378      	movs	r3, #120	; 0x78
 8004a58:	4828      	ldr	r0, [pc, #160]	; (8004afc <_printf_i+0x248>)
 8004a5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a5e:	e7e3      	b.n	8004a28 <_printf_i+0x174>
 8004a60:	0659      	lsls	r1, r3, #25
 8004a62:	bf48      	it	mi
 8004a64:	b2b6      	uxthmi	r6, r6
 8004a66:	e7e6      	b.n	8004a36 <_printf_i+0x182>
 8004a68:	4615      	mov	r5, r2
 8004a6a:	e7bb      	b.n	80049e4 <_printf_i+0x130>
 8004a6c:	682b      	ldr	r3, [r5, #0]
 8004a6e:	6826      	ldr	r6, [r4, #0]
 8004a70:	6961      	ldr	r1, [r4, #20]
 8004a72:	1d18      	adds	r0, r3, #4
 8004a74:	6028      	str	r0, [r5, #0]
 8004a76:	0635      	lsls	r5, r6, #24
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	d501      	bpl.n	8004a80 <_printf_i+0x1cc>
 8004a7c:	6019      	str	r1, [r3, #0]
 8004a7e:	e002      	b.n	8004a86 <_printf_i+0x1d2>
 8004a80:	0670      	lsls	r0, r6, #25
 8004a82:	d5fb      	bpl.n	8004a7c <_printf_i+0x1c8>
 8004a84:	8019      	strh	r1, [r3, #0]
 8004a86:	2300      	movs	r3, #0
 8004a88:	6123      	str	r3, [r4, #16]
 8004a8a:	4615      	mov	r5, r2
 8004a8c:	e7ba      	b.n	8004a04 <_printf_i+0x150>
 8004a8e:	682b      	ldr	r3, [r5, #0]
 8004a90:	1d1a      	adds	r2, r3, #4
 8004a92:	602a      	str	r2, [r5, #0]
 8004a94:	681d      	ldr	r5, [r3, #0]
 8004a96:	6862      	ldr	r2, [r4, #4]
 8004a98:	2100      	movs	r1, #0
 8004a9a:	4628      	mov	r0, r5
 8004a9c:	f7fb fbd0 	bl	8000240 <memchr>
 8004aa0:	b108      	cbz	r0, 8004aa6 <_printf_i+0x1f2>
 8004aa2:	1b40      	subs	r0, r0, r5
 8004aa4:	6060      	str	r0, [r4, #4]
 8004aa6:	6863      	ldr	r3, [r4, #4]
 8004aa8:	6123      	str	r3, [r4, #16]
 8004aaa:	2300      	movs	r3, #0
 8004aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab0:	e7a8      	b.n	8004a04 <_printf_i+0x150>
 8004ab2:	6923      	ldr	r3, [r4, #16]
 8004ab4:	462a      	mov	r2, r5
 8004ab6:	4649      	mov	r1, r9
 8004ab8:	4640      	mov	r0, r8
 8004aba:	47d0      	blx	sl
 8004abc:	3001      	adds	r0, #1
 8004abe:	d0ab      	beq.n	8004a18 <_printf_i+0x164>
 8004ac0:	6823      	ldr	r3, [r4, #0]
 8004ac2:	079b      	lsls	r3, r3, #30
 8004ac4:	d413      	bmi.n	8004aee <_printf_i+0x23a>
 8004ac6:	68e0      	ldr	r0, [r4, #12]
 8004ac8:	9b03      	ldr	r3, [sp, #12]
 8004aca:	4298      	cmp	r0, r3
 8004acc:	bfb8      	it	lt
 8004ace:	4618      	movlt	r0, r3
 8004ad0:	e7a4      	b.n	8004a1c <_printf_i+0x168>
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	4632      	mov	r2, r6
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	4640      	mov	r0, r8
 8004ada:	47d0      	blx	sl
 8004adc:	3001      	adds	r0, #1
 8004ade:	d09b      	beq.n	8004a18 <_printf_i+0x164>
 8004ae0:	3501      	adds	r5, #1
 8004ae2:	68e3      	ldr	r3, [r4, #12]
 8004ae4:	9903      	ldr	r1, [sp, #12]
 8004ae6:	1a5b      	subs	r3, r3, r1
 8004ae8:	42ab      	cmp	r3, r5
 8004aea:	dcf2      	bgt.n	8004ad2 <_printf_i+0x21e>
 8004aec:	e7eb      	b.n	8004ac6 <_printf_i+0x212>
 8004aee:	2500      	movs	r5, #0
 8004af0:	f104 0619 	add.w	r6, r4, #25
 8004af4:	e7f5      	b.n	8004ae2 <_printf_i+0x22e>
 8004af6:	bf00      	nop
 8004af8:	080057d1 	.word	0x080057d1
 8004afc:	080057e2 	.word	0x080057e2

08004b00 <_sbrk_r>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	4d06      	ldr	r5, [pc, #24]	; (8004b1c <_sbrk_r+0x1c>)
 8004b04:	2300      	movs	r3, #0
 8004b06:	4604      	mov	r4, r0
 8004b08:	4608      	mov	r0, r1
 8004b0a:	602b      	str	r3, [r5, #0]
 8004b0c:	f7fc fdba 	bl	8001684 <_sbrk>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d102      	bne.n	8004b1a <_sbrk_r+0x1a>
 8004b14:	682b      	ldr	r3, [r5, #0]
 8004b16:	b103      	cbz	r3, 8004b1a <_sbrk_r+0x1a>
 8004b18:	6023      	str	r3, [r4, #0]
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	200065d4 	.word	0x200065d4

08004b20 <__swbuf_r>:
 8004b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b22:	460e      	mov	r6, r1
 8004b24:	4614      	mov	r4, r2
 8004b26:	4605      	mov	r5, r0
 8004b28:	b118      	cbz	r0, 8004b32 <__swbuf_r+0x12>
 8004b2a:	6983      	ldr	r3, [r0, #24]
 8004b2c:	b90b      	cbnz	r3, 8004b32 <__swbuf_r+0x12>
 8004b2e:	f000 f9d9 	bl	8004ee4 <__sinit>
 8004b32:	4b21      	ldr	r3, [pc, #132]	; (8004bb8 <__swbuf_r+0x98>)
 8004b34:	429c      	cmp	r4, r3
 8004b36:	d12b      	bne.n	8004b90 <__swbuf_r+0x70>
 8004b38:	686c      	ldr	r4, [r5, #4]
 8004b3a:	69a3      	ldr	r3, [r4, #24]
 8004b3c:	60a3      	str	r3, [r4, #8]
 8004b3e:	89a3      	ldrh	r3, [r4, #12]
 8004b40:	071a      	lsls	r2, r3, #28
 8004b42:	d52f      	bpl.n	8004ba4 <__swbuf_r+0x84>
 8004b44:	6923      	ldr	r3, [r4, #16]
 8004b46:	b36b      	cbz	r3, 8004ba4 <__swbuf_r+0x84>
 8004b48:	6923      	ldr	r3, [r4, #16]
 8004b4a:	6820      	ldr	r0, [r4, #0]
 8004b4c:	1ac0      	subs	r0, r0, r3
 8004b4e:	6963      	ldr	r3, [r4, #20]
 8004b50:	b2f6      	uxtb	r6, r6
 8004b52:	4283      	cmp	r3, r0
 8004b54:	4637      	mov	r7, r6
 8004b56:	dc04      	bgt.n	8004b62 <__swbuf_r+0x42>
 8004b58:	4621      	mov	r1, r4
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f000 f92e 	bl	8004dbc <_fflush_r>
 8004b60:	bb30      	cbnz	r0, 8004bb0 <__swbuf_r+0x90>
 8004b62:	68a3      	ldr	r3, [r4, #8]
 8004b64:	3b01      	subs	r3, #1
 8004b66:	60a3      	str	r3, [r4, #8]
 8004b68:	6823      	ldr	r3, [r4, #0]
 8004b6a:	1c5a      	adds	r2, r3, #1
 8004b6c:	6022      	str	r2, [r4, #0]
 8004b6e:	701e      	strb	r6, [r3, #0]
 8004b70:	6963      	ldr	r3, [r4, #20]
 8004b72:	3001      	adds	r0, #1
 8004b74:	4283      	cmp	r3, r0
 8004b76:	d004      	beq.n	8004b82 <__swbuf_r+0x62>
 8004b78:	89a3      	ldrh	r3, [r4, #12]
 8004b7a:	07db      	lsls	r3, r3, #31
 8004b7c:	d506      	bpl.n	8004b8c <__swbuf_r+0x6c>
 8004b7e:	2e0a      	cmp	r6, #10
 8004b80:	d104      	bne.n	8004b8c <__swbuf_r+0x6c>
 8004b82:	4621      	mov	r1, r4
 8004b84:	4628      	mov	r0, r5
 8004b86:	f000 f919 	bl	8004dbc <_fflush_r>
 8004b8a:	b988      	cbnz	r0, 8004bb0 <__swbuf_r+0x90>
 8004b8c:	4638      	mov	r0, r7
 8004b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b90:	4b0a      	ldr	r3, [pc, #40]	; (8004bbc <__swbuf_r+0x9c>)
 8004b92:	429c      	cmp	r4, r3
 8004b94:	d101      	bne.n	8004b9a <__swbuf_r+0x7a>
 8004b96:	68ac      	ldr	r4, [r5, #8]
 8004b98:	e7cf      	b.n	8004b3a <__swbuf_r+0x1a>
 8004b9a:	4b09      	ldr	r3, [pc, #36]	; (8004bc0 <__swbuf_r+0xa0>)
 8004b9c:	429c      	cmp	r4, r3
 8004b9e:	bf08      	it	eq
 8004ba0:	68ec      	ldreq	r4, [r5, #12]
 8004ba2:	e7ca      	b.n	8004b3a <__swbuf_r+0x1a>
 8004ba4:	4621      	mov	r1, r4
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f000 f80c 	bl	8004bc4 <__swsetup_r>
 8004bac:	2800      	cmp	r0, #0
 8004bae:	d0cb      	beq.n	8004b48 <__swbuf_r+0x28>
 8004bb0:	f04f 37ff 	mov.w	r7, #4294967295
 8004bb4:	e7ea      	b.n	8004b8c <__swbuf_r+0x6c>
 8004bb6:	bf00      	nop
 8004bb8:	08005814 	.word	0x08005814
 8004bbc:	08005834 	.word	0x08005834
 8004bc0:	080057f4 	.word	0x080057f4

08004bc4 <__swsetup_r>:
 8004bc4:	4b32      	ldr	r3, [pc, #200]	; (8004c90 <__swsetup_r+0xcc>)
 8004bc6:	b570      	push	{r4, r5, r6, lr}
 8004bc8:	681d      	ldr	r5, [r3, #0]
 8004bca:	4606      	mov	r6, r0
 8004bcc:	460c      	mov	r4, r1
 8004bce:	b125      	cbz	r5, 8004bda <__swsetup_r+0x16>
 8004bd0:	69ab      	ldr	r3, [r5, #24]
 8004bd2:	b913      	cbnz	r3, 8004bda <__swsetup_r+0x16>
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	f000 f985 	bl	8004ee4 <__sinit>
 8004bda:	4b2e      	ldr	r3, [pc, #184]	; (8004c94 <__swsetup_r+0xd0>)
 8004bdc:	429c      	cmp	r4, r3
 8004bde:	d10f      	bne.n	8004c00 <__swsetup_r+0x3c>
 8004be0:	686c      	ldr	r4, [r5, #4]
 8004be2:	89a3      	ldrh	r3, [r4, #12]
 8004be4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004be8:	0719      	lsls	r1, r3, #28
 8004bea:	d42c      	bmi.n	8004c46 <__swsetup_r+0x82>
 8004bec:	06dd      	lsls	r5, r3, #27
 8004bee:	d411      	bmi.n	8004c14 <__swsetup_r+0x50>
 8004bf0:	2309      	movs	r3, #9
 8004bf2:	6033      	str	r3, [r6, #0]
 8004bf4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004bf8:	81a3      	strh	r3, [r4, #12]
 8004bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfe:	e03e      	b.n	8004c7e <__swsetup_r+0xba>
 8004c00:	4b25      	ldr	r3, [pc, #148]	; (8004c98 <__swsetup_r+0xd4>)
 8004c02:	429c      	cmp	r4, r3
 8004c04:	d101      	bne.n	8004c0a <__swsetup_r+0x46>
 8004c06:	68ac      	ldr	r4, [r5, #8]
 8004c08:	e7eb      	b.n	8004be2 <__swsetup_r+0x1e>
 8004c0a:	4b24      	ldr	r3, [pc, #144]	; (8004c9c <__swsetup_r+0xd8>)
 8004c0c:	429c      	cmp	r4, r3
 8004c0e:	bf08      	it	eq
 8004c10:	68ec      	ldreq	r4, [r5, #12]
 8004c12:	e7e6      	b.n	8004be2 <__swsetup_r+0x1e>
 8004c14:	0758      	lsls	r0, r3, #29
 8004c16:	d512      	bpl.n	8004c3e <__swsetup_r+0x7a>
 8004c18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c1a:	b141      	cbz	r1, 8004c2e <__swsetup_r+0x6a>
 8004c1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c20:	4299      	cmp	r1, r3
 8004c22:	d002      	beq.n	8004c2a <__swsetup_r+0x66>
 8004c24:	4630      	mov	r0, r6
 8004c26:	f7ff fb9d 	bl	8004364 <_free_r>
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	6363      	str	r3, [r4, #52]	; 0x34
 8004c2e:	89a3      	ldrh	r3, [r4, #12]
 8004c30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c34:	81a3      	strh	r3, [r4, #12]
 8004c36:	2300      	movs	r3, #0
 8004c38:	6063      	str	r3, [r4, #4]
 8004c3a:	6923      	ldr	r3, [r4, #16]
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	89a3      	ldrh	r3, [r4, #12]
 8004c40:	f043 0308 	orr.w	r3, r3, #8
 8004c44:	81a3      	strh	r3, [r4, #12]
 8004c46:	6923      	ldr	r3, [r4, #16]
 8004c48:	b94b      	cbnz	r3, 8004c5e <__swsetup_r+0x9a>
 8004c4a:	89a3      	ldrh	r3, [r4, #12]
 8004c4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c54:	d003      	beq.n	8004c5e <__swsetup_r+0x9a>
 8004c56:	4621      	mov	r1, r4
 8004c58:	4630      	mov	r0, r6
 8004c5a:	f000 fa09 	bl	8005070 <__smakebuf_r>
 8004c5e:	89a0      	ldrh	r0, [r4, #12]
 8004c60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c64:	f010 0301 	ands.w	r3, r0, #1
 8004c68:	d00a      	beq.n	8004c80 <__swsetup_r+0xbc>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60a3      	str	r3, [r4, #8]
 8004c6e:	6963      	ldr	r3, [r4, #20]
 8004c70:	425b      	negs	r3, r3
 8004c72:	61a3      	str	r3, [r4, #24]
 8004c74:	6923      	ldr	r3, [r4, #16]
 8004c76:	b943      	cbnz	r3, 8004c8a <__swsetup_r+0xc6>
 8004c78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c7c:	d1ba      	bne.n	8004bf4 <__swsetup_r+0x30>
 8004c7e:	bd70      	pop	{r4, r5, r6, pc}
 8004c80:	0781      	lsls	r1, r0, #30
 8004c82:	bf58      	it	pl
 8004c84:	6963      	ldrpl	r3, [r4, #20]
 8004c86:	60a3      	str	r3, [r4, #8]
 8004c88:	e7f4      	b.n	8004c74 <__swsetup_r+0xb0>
 8004c8a:	2000      	movs	r0, #0
 8004c8c:	e7f7      	b.n	8004c7e <__swsetup_r+0xba>
 8004c8e:	bf00      	nop
 8004c90:	200000a0 	.word	0x200000a0
 8004c94:	08005814 	.word	0x08005814
 8004c98:	08005834 	.word	0x08005834
 8004c9c:	080057f4 	.word	0x080057f4

08004ca0 <abort>:
 8004ca0:	b508      	push	{r3, lr}
 8004ca2:	2006      	movs	r0, #6
 8004ca4:	f000 fa58 	bl	8005158 <raise>
 8004ca8:	2001      	movs	r0, #1
 8004caa:	f7fc fc73 	bl	8001594 <_exit>
	...

08004cb0 <__sflush_r>:
 8004cb0:	898a      	ldrh	r2, [r1, #12]
 8004cb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	0710      	lsls	r0, r2, #28
 8004cba:	460c      	mov	r4, r1
 8004cbc:	d458      	bmi.n	8004d70 <__sflush_r+0xc0>
 8004cbe:	684b      	ldr	r3, [r1, #4]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	dc05      	bgt.n	8004cd0 <__sflush_r+0x20>
 8004cc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	dc02      	bgt.n	8004cd0 <__sflush_r+0x20>
 8004cca:	2000      	movs	r0, #0
 8004ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cd2:	2e00      	cmp	r6, #0
 8004cd4:	d0f9      	beq.n	8004cca <__sflush_r+0x1a>
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cdc:	682f      	ldr	r7, [r5, #0]
 8004cde:	602b      	str	r3, [r5, #0]
 8004ce0:	d032      	beq.n	8004d48 <__sflush_r+0x98>
 8004ce2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	075a      	lsls	r2, r3, #29
 8004ce8:	d505      	bpl.n	8004cf6 <__sflush_r+0x46>
 8004cea:	6863      	ldr	r3, [r4, #4]
 8004cec:	1ac0      	subs	r0, r0, r3
 8004cee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004cf0:	b10b      	cbz	r3, 8004cf6 <__sflush_r+0x46>
 8004cf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cf4:	1ac0      	subs	r0, r0, r3
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cfc:	6a21      	ldr	r1, [r4, #32]
 8004cfe:	4628      	mov	r0, r5
 8004d00:	47b0      	blx	r6
 8004d02:	1c43      	adds	r3, r0, #1
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	d106      	bne.n	8004d16 <__sflush_r+0x66>
 8004d08:	6829      	ldr	r1, [r5, #0]
 8004d0a:	291d      	cmp	r1, #29
 8004d0c:	d82c      	bhi.n	8004d68 <__sflush_r+0xb8>
 8004d0e:	4a2a      	ldr	r2, [pc, #168]	; (8004db8 <__sflush_r+0x108>)
 8004d10:	40ca      	lsrs	r2, r1
 8004d12:	07d6      	lsls	r6, r2, #31
 8004d14:	d528      	bpl.n	8004d68 <__sflush_r+0xb8>
 8004d16:	2200      	movs	r2, #0
 8004d18:	6062      	str	r2, [r4, #4]
 8004d1a:	04d9      	lsls	r1, r3, #19
 8004d1c:	6922      	ldr	r2, [r4, #16]
 8004d1e:	6022      	str	r2, [r4, #0]
 8004d20:	d504      	bpl.n	8004d2c <__sflush_r+0x7c>
 8004d22:	1c42      	adds	r2, r0, #1
 8004d24:	d101      	bne.n	8004d2a <__sflush_r+0x7a>
 8004d26:	682b      	ldr	r3, [r5, #0]
 8004d28:	b903      	cbnz	r3, 8004d2c <__sflush_r+0x7c>
 8004d2a:	6560      	str	r0, [r4, #84]	; 0x54
 8004d2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d2e:	602f      	str	r7, [r5, #0]
 8004d30:	2900      	cmp	r1, #0
 8004d32:	d0ca      	beq.n	8004cca <__sflush_r+0x1a>
 8004d34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d38:	4299      	cmp	r1, r3
 8004d3a:	d002      	beq.n	8004d42 <__sflush_r+0x92>
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	f7ff fb11 	bl	8004364 <_free_r>
 8004d42:	2000      	movs	r0, #0
 8004d44:	6360      	str	r0, [r4, #52]	; 0x34
 8004d46:	e7c1      	b.n	8004ccc <__sflush_r+0x1c>
 8004d48:	6a21      	ldr	r1, [r4, #32]
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	47b0      	blx	r6
 8004d50:	1c41      	adds	r1, r0, #1
 8004d52:	d1c7      	bne.n	8004ce4 <__sflush_r+0x34>
 8004d54:	682b      	ldr	r3, [r5, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d0c4      	beq.n	8004ce4 <__sflush_r+0x34>
 8004d5a:	2b1d      	cmp	r3, #29
 8004d5c:	d001      	beq.n	8004d62 <__sflush_r+0xb2>
 8004d5e:	2b16      	cmp	r3, #22
 8004d60:	d101      	bne.n	8004d66 <__sflush_r+0xb6>
 8004d62:	602f      	str	r7, [r5, #0]
 8004d64:	e7b1      	b.n	8004cca <__sflush_r+0x1a>
 8004d66:	89a3      	ldrh	r3, [r4, #12]
 8004d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d6c:	81a3      	strh	r3, [r4, #12]
 8004d6e:	e7ad      	b.n	8004ccc <__sflush_r+0x1c>
 8004d70:	690f      	ldr	r7, [r1, #16]
 8004d72:	2f00      	cmp	r7, #0
 8004d74:	d0a9      	beq.n	8004cca <__sflush_r+0x1a>
 8004d76:	0793      	lsls	r3, r2, #30
 8004d78:	680e      	ldr	r6, [r1, #0]
 8004d7a:	bf08      	it	eq
 8004d7c:	694b      	ldreq	r3, [r1, #20]
 8004d7e:	600f      	str	r7, [r1, #0]
 8004d80:	bf18      	it	ne
 8004d82:	2300      	movne	r3, #0
 8004d84:	eba6 0807 	sub.w	r8, r6, r7
 8004d88:	608b      	str	r3, [r1, #8]
 8004d8a:	f1b8 0f00 	cmp.w	r8, #0
 8004d8e:	dd9c      	ble.n	8004cca <__sflush_r+0x1a>
 8004d90:	6a21      	ldr	r1, [r4, #32]
 8004d92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004d94:	4643      	mov	r3, r8
 8004d96:	463a      	mov	r2, r7
 8004d98:	4628      	mov	r0, r5
 8004d9a:	47b0      	blx	r6
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	dc06      	bgt.n	8004dae <__sflush_r+0xfe>
 8004da0:	89a3      	ldrh	r3, [r4, #12]
 8004da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004da6:	81a3      	strh	r3, [r4, #12]
 8004da8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dac:	e78e      	b.n	8004ccc <__sflush_r+0x1c>
 8004dae:	4407      	add	r7, r0
 8004db0:	eba8 0800 	sub.w	r8, r8, r0
 8004db4:	e7e9      	b.n	8004d8a <__sflush_r+0xda>
 8004db6:	bf00      	nop
 8004db8:	20400001 	.word	0x20400001

08004dbc <_fflush_r>:
 8004dbc:	b538      	push	{r3, r4, r5, lr}
 8004dbe:	690b      	ldr	r3, [r1, #16]
 8004dc0:	4605      	mov	r5, r0
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	b913      	cbnz	r3, 8004dcc <_fflush_r+0x10>
 8004dc6:	2500      	movs	r5, #0
 8004dc8:	4628      	mov	r0, r5
 8004dca:	bd38      	pop	{r3, r4, r5, pc}
 8004dcc:	b118      	cbz	r0, 8004dd6 <_fflush_r+0x1a>
 8004dce:	6983      	ldr	r3, [r0, #24]
 8004dd0:	b90b      	cbnz	r3, 8004dd6 <_fflush_r+0x1a>
 8004dd2:	f000 f887 	bl	8004ee4 <__sinit>
 8004dd6:	4b14      	ldr	r3, [pc, #80]	; (8004e28 <_fflush_r+0x6c>)
 8004dd8:	429c      	cmp	r4, r3
 8004dda:	d11b      	bne.n	8004e14 <_fflush_r+0x58>
 8004ddc:	686c      	ldr	r4, [r5, #4]
 8004dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0ef      	beq.n	8004dc6 <_fflush_r+0xa>
 8004de6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004de8:	07d0      	lsls	r0, r2, #31
 8004dea:	d404      	bmi.n	8004df6 <_fflush_r+0x3a>
 8004dec:	0599      	lsls	r1, r3, #22
 8004dee:	d402      	bmi.n	8004df6 <_fflush_r+0x3a>
 8004df0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004df2:	f000 f915 	bl	8005020 <__retarget_lock_acquire_recursive>
 8004df6:	4628      	mov	r0, r5
 8004df8:	4621      	mov	r1, r4
 8004dfa:	f7ff ff59 	bl	8004cb0 <__sflush_r>
 8004dfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e00:	07da      	lsls	r2, r3, #31
 8004e02:	4605      	mov	r5, r0
 8004e04:	d4e0      	bmi.n	8004dc8 <_fflush_r+0xc>
 8004e06:	89a3      	ldrh	r3, [r4, #12]
 8004e08:	059b      	lsls	r3, r3, #22
 8004e0a:	d4dd      	bmi.n	8004dc8 <_fflush_r+0xc>
 8004e0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e0e:	f000 f908 	bl	8005022 <__retarget_lock_release_recursive>
 8004e12:	e7d9      	b.n	8004dc8 <_fflush_r+0xc>
 8004e14:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <_fflush_r+0x70>)
 8004e16:	429c      	cmp	r4, r3
 8004e18:	d101      	bne.n	8004e1e <_fflush_r+0x62>
 8004e1a:	68ac      	ldr	r4, [r5, #8]
 8004e1c:	e7df      	b.n	8004dde <_fflush_r+0x22>
 8004e1e:	4b04      	ldr	r3, [pc, #16]	; (8004e30 <_fflush_r+0x74>)
 8004e20:	429c      	cmp	r4, r3
 8004e22:	bf08      	it	eq
 8004e24:	68ec      	ldreq	r4, [r5, #12]
 8004e26:	e7da      	b.n	8004dde <_fflush_r+0x22>
 8004e28:	08005814 	.word	0x08005814
 8004e2c:	08005834 	.word	0x08005834
 8004e30:	080057f4 	.word	0x080057f4

08004e34 <std>:
 8004e34:	2300      	movs	r3, #0
 8004e36:	b510      	push	{r4, lr}
 8004e38:	4604      	mov	r4, r0
 8004e3a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e42:	6083      	str	r3, [r0, #8]
 8004e44:	8181      	strh	r1, [r0, #12]
 8004e46:	6643      	str	r3, [r0, #100]	; 0x64
 8004e48:	81c2      	strh	r2, [r0, #14]
 8004e4a:	6183      	str	r3, [r0, #24]
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	2208      	movs	r2, #8
 8004e50:	305c      	adds	r0, #92	; 0x5c
 8004e52:	f7ff f9b3 	bl	80041bc <memset>
 8004e56:	4b05      	ldr	r3, [pc, #20]	; (8004e6c <std+0x38>)
 8004e58:	6263      	str	r3, [r4, #36]	; 0x24
 8004e5a:	4b05      	ldr	r3, [pc, #20]	; (8004e70 <std+0x3c>)
 8004e5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e5e:	4b05      	ldr	r3, [pc, #20]	; (8004e74 <std+0x40>)
 8004e60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e62:	4b05      	ldr	r3, [pc, #20]	; (8004e78 <std+0x44>)
 8004e64:	6224      	str	r4, [r4, #32]
 8004e66:	6323      	str	r3, [r4, #48]	; 0x30
 8004e68:	bd10      	pop	{r4, pc}
 8004e6a:	bf00      	nop
 8004e6c:	08005191 	.word	0x08005191
 8004e70:	080051b3 	.word	0x080051b3
 8004e74:	080051eb 	.word	0x080051eb
 8004e78:	0800520f 	.word	0x0800520f

08004e7c <_cleanup_r>:
 8004e7c:	4901      	ldr	r1, [pc, #4]	; (8004e84 <_cleanup_r+0x8>)
 8004e7e:	f000 b8af 	b.w	8004fe0 <_fwalk_reent>
 8004e82:	bf00      	nop
 8004e84:	08004dbd 	.word	0x08004dbd

08004e88 <__sfmoreglue>:
 8004e88:	b570      	push	{r4, r5, r6, lr}
 8004e8a:	2268      	movs	r2, #104	; 0x68
 8004e8c:	1e4d      	subs	r5, r1, #1
 8004e8e:	4355      	muls	r5, r2
 8004e90:	460e      	mov	r6, r1
 8004e92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e96:	f7ff fad1 	bl	800443c <_malloc_r>
 8004e9a:	4604      	mov	r4, r0
 8004e9c:	b140      	cbz	r0, 8004eb0 <__sfmoreglue+0x28>
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	e9c0 1600 	strd	r1, r6, [r0]
 8004ea4:	300c      	adds	r0, #12
 8004ea6:	60a0      	str	r0, [r4, #8]
 8004ea8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004eac:	f7ff f986 	bl	80041bc <memset>
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	bd70      	pop	{r4, r5, r6, pc}

08004eb4 <__sfp_lock_acquire>:
 8004eb4:	4801      	ldr	r0, [pc, #4]	; (8004ebc <__sfp_lock_acquire+0x8>)
 8004eb6:	f000 b8b3 	b.w	8005020 <__retarget_lock_acquire_recursive>
 8004eba:	bf00      	nop
 8004ebc:	200065d1 	.word	0x200065d1

08004ec0 <__sfp_lock_release>:
 8004ec0:	4801      	ldr	r0, [pc, #4]	; (8004ec8 <__sfp_lock_release+0x8>)
 8004ec2:	f000 b8ae 	b.w	8005022 <__retarget_lock_release_recursive>
 8004ec6:	bf00      	nop
 8004ec8:	200065d1 	.word	0x200065d1

08004ecc <__sinit_lock_acquire>:
 8004ecc:	4801      	ldr	r0, [pc, #4]	; (8004ed4 <__sinit_lock_acquire+0x8>)
 8004ece:	f000 b8a7 	b.w	8005020 <__retarget_lock_acquire_recursive>
 8004ed2:	bf00      	nop
 8004ed4:	200065d2 	.word	0x200065d2

08004ed8 <__sinit_lock_release>:
 8004ed8:	4801      	ldr	r0, [pc, #4]	; (8004ee0 <__sinit_lock_release+0x8>)
 8004eda:	f000 b8a2 	b.w	8005022 <__retarget_lock_release_recursive>
 8004ede:	bf00      	nop
 8004ee0:	200065d2 	.word	0x200065d2

08004ee4 <__sinit>:
 8004ee4:	b510      	push	{r4, lr}
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	f7ff fff0 	bl	8004ecc <__sinit_lock_acquire>
 8004eec:	69a3      	ldr	r3, [r4, #24]
 8004eee:	b11b      	cbz	r3, 8004ef8 <__sinit+0x14>
 8004ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ef4:	f7ff bff0 	b.w	8004ed8 <__sinit_lock_release>
 8004ef8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004efc:	6523      	str	r3, [r4, #80]	; 0x50
 8004efe:	4b13      	ldr	r3, [pc, #76]	; (8004f4c <__sinit+0x68>)
 8004f00:	4a13      	ldr	r2, [pc, #76]	; (8004f50 <__sinit+0x6c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	62a2      	str	r2, [r4, #40]	; 0x28
 8004f06:	42a3      	cmp	r3, r4
 8004f08:	bf04      	itt	eq
 8004f0a:	2301      	moveq	r3, #1
 8004f0c:	61a3      	streq	r3, [r4, #24]
 8004f0e:	4620      	mov	r0, r4
 8004f10:	f000 f820 	bl	8004f54 <__sfp>
 8004f14:	6060      	str	r0, [r4, #4]
 8004f16:	4620      	mov	r0, r4
 8004f18:	f000 f81c 	bl	8004f54 <__sfp>
 8004f1c:	60a0      	str	r0, [r4, #8]
 8004f1e:	4620      	mov	r0, r4
 8004f20:	f000 f818 	bl	8004f54 <__sfp>
 8004f24:	2200      	movs	r2, #0
 8004f26:	60e0      	str	r0, [r4, #12]
 8004f28:	2104      	movs	r1, #4
 8004f2a:	6860      	ldr	r0, [r4, #4]
 8004f2c:	f7ff ff82 	bl	8004e34 <std>
 8004f30:	68a0      	ldr	r0, [r4, #8]
 8004f32:	2201      	movs	r2, #1
 8004f34:	2109      	movs	r1, #9
 8004f36:	f7ff ff7d 	bl	8004e34 <std>
 8004f3a:	68e0      	ldr	r0, [r4, #12]
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	2112      	movs	r1, #18
 8004f40:	f7ff ff78 	bl	8004e34 <std>
 8004f44:	2301      	movs	r3, #1
 8004f46:	61a3      	str	r3, [r4, #24]
 8004f48:	e7d2      	b.n	8004ef0 <__sinit+0xc>
 8004f4a:	bf00      	nop
 8004f4c:	0800570c 	.word	0x0800570c
 8004f50:	08004e7d 	.word	0x08004e7d

08004f54 <__sfp>:
 8004f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f56:	4607      	mov	r7, r0
 8004f58:	f7ff ffac 	bl	8004eb4 <__sfp_lock_acquire>
 8004f5c:	4b1e      	ldr	r3, [pc, #120]	; (8004fd8 <__sfp+0x84>)
 8004f5e:	681e      	ldr	r6, [r3, #0]
 8004f60:	69b3      	ldr	r3, [r6, #24]
 8004f62:	b913      	cbnz	r3, 8004f6a <__sfp+0x16>
 8004f64:	4630      	mov	r0, r6
 8004f66:	f7ff ffbd 	bl	8004ee4 <__sinit>
 8004f6a:	3648      	adds	r6, #72	; 0x48
 8004f6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	d503      	bpl.n	8004f7c <__sfp+0x28>
 8004f74:	6833      	ldr	r3, [r6, #0]
 8004f76:	b30b      	cbz	r3, 8004fbc <__sfp+0x68>
 8004f78:	6836      	ldr	r6, [r6, #0]
 8004f7a:	e7f7      	b.n	8004f6c <__sfp+0x18>
 8004f7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f80:	b9d5      	cbnz	r5, 8004fb8 <__sfp+0x64>
 8004f82:	4b16      	ldr	r3, [pc, #88]	; (8004fdc <__sfp+0x88>)
 8004f84:	60e3      	str	r3, [r4, #12]
 8004f86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f8a:	6665      	str	r5, [r4, #100]	; 0x64
 8004f8c:	f000 f847 	bl	800501e <__retarget_lock_init_recursive>
 8004f90:	f7ff ff96 	bl	8004ec0 <__sfp_lock_release>
 8004f94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004f98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004f9c:	6025      	str	r5, [r4, #0]
 8004f9e:	61a5      	str	r5, [r4, #24]
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	4629      	mov	r1, r5
 8004fa4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004fa8:	f7ff f908 	bl	80041bc <memset>
 8004fac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004fb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fb8:	3468      	adds	r4, #104	; 0x68
 8004fba:	e7d9      	b.n	8004f70 <__sfp+0x1c>
 8004fbc:	2104      	movs	r1, #4
 8004fbe:	4638      	mov	r0, r7
 8004fc0:	f7ff ff62 	bl	8004e88 <__sfmoreglue>
 8004fc4:	4604      	mov	r4, r0
 8004fc6:	6030      	str	r0, [r6, #0]
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	d1d5      	bne.n	8004f78 <__sfp+0x24>
 8004fcc:	f7ff ff78 	bl	8004ec0 <__sfp_lock_release>
 8004fd0:	230c      	movs	r3, #12
 8004fd2:	603b      	str	r3, [r7, #0]
 8004fd4:	e7ee      	b.n	8004fb4 <__sfp+0x60>
 8004fd6:	bf00      	nop
 8004fd8:	0800570c 	.word	0x0800570c
 8004fdc:	ffff0001 	.word	0xffff0001

08004fe0 <_fwalk_reent>:
 8004fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fe4:	4606      	mov	r6, r0
 8004fe6:	4688      	mov	r8, r1
 8004fe8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004fec:	2700      	movs	r7, #0
 8004fee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ff2:	f1b9 0901 	subs.w	r9, r9, #1
 8004ff6:	d505      	bpl.n	8005004 <_fwalk_reent+0x24>
 8004ff8:	6824      	ldr	r4, [r4, #0]
 8004ffa:	2c00      	cmp	r4, #0
 8004ffc:	d1f7      	bne.n	8004fee <_fwalk_reent+0xe>
 8004ffe:	4638      	mov	r0, r7
 8005000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005004:	89ab      	ldrh	r3, [r5, #12]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d907      	bls.n	800501a <_fwalk_reent+0x3a>
 800500a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800500e:	3301      	adds	r3, #1
 8005010:	d003      	beq.n	800501a <_fwalk_reent+0x3a>
 8005012:	4629      	mov	r1, r5
 8005014:	4630      	mov	r0, r6
 8005016:	47c0      	blx	r8
 8005018:	4307      	orrs	r7, r0
 800501a:	3568      	adds	r5, #104	; 0x68
 800501c:	e7e9      	b.n	8004ff2 <_fwalk_reent+0x12>

0800501e <__retarget_lock_init_recursive>:
 800501e:	4770      	bx	lr

08005020 <__retarget_lock_acquire_recursive>:
 8005020:	4770      	bx	lr

08005022 <__retarget_lock_release_recursive>:
 8005022:	4770      	bx	lr

08005024 <__swhatbuf_r>:
 8005024:	b570      	push	{r4, r5, r6, lr}
 8005026:	460e      	mov	r6, r1
 8005028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502c:	2900      	cmp	r1, #0
 800502e:	b096      	sub	sp, #88	; 0x58
 8005030:	4614      	mov	r4, r2
 8005032:	461d      	mov	r5, r3
 8005034:	da08      	bge.n	8005048 <__swhatbuf_r+0x24>
 8005036:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	602a      	str	r2, [r5, #0]
 800503e:	061a      	lsls	r2, r3, #24
 8005040:	d410      	bmi.n	8005064 <__swhatbuf_r+0x40>
 8005042:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005046:	e00e      	b.n	8005066 <__swhatbuf_r+0x42>
 8005048:	466a      	mov	r2, sp
 800504a:	f000 f907 	bl	800525c <_fstat_r>
 800504e:	2800      	cmp	r0, #0
 8005050:	dbf1      	blt.n	8005036 <__swhatbuf_r+0x12>
 8005052:	9a01      	ldr	r2, [sp, #4]
 8005054:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005058:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800505c:	425a      	negs	r2, r3
 800505e:	415a      	adcs	r2, r3
 8005060:	602a      	str	r2, [r5, #0]
 8005062:	e7ee      	b.n	8005042 <__swhatbuf_r+0x1e>
 8005064:	2340      	movs	r3, #64	; 0x40
 8005066:	2000      	movs	r0, #0
 8005068:	6023      	str	r3, [r4, #0]
 800506a:	b016      	add	sp, #88	; 0x58
 800506c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005070 <__smakebuf_r>:
 8005070:	898b      	ldrh	r3, [r1, #12]
 8005072:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005074:	079d      	lsls	r5, r3, #30
 8005076:	4606      	mov	r6, r0
 8005078:	460c      	mov	r4, r1
 800507a:	d507      	bpl.n	800508c <__smakebuf_r+0x1c>
 800507c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005080:	6023      	str	r3, [r4, #0]
 8005082:	6123      	str	r3, [r4, #16]
 8005084:	2301      	movs	r3, #1
 8005086:	6163      	str	r3, [r4, #20]
 8005088:	b002      	add	sp, #8
 800508a:	bd70      	pop	{r4, r5, r6, pc}
 800508c:	ab01      	add	r3, sp, #4
 800508e:	466a      	mov	r2, sp
 8005090:	f7ff ffc8 	bl	8005024 <__swhatbuf_r>
 8005094:	9900      	ldr	r1, [sp, #0]
 8005096:	4605      	mov	r5, r0
 8005098:	4630      	mov	r0, r6
 800509a:	f7ff f9cf 	bl	800443c <_malloc_r>
 800509e:	b948      	cbnz	r0, 80050b4 <__smakebuf_r+0x44>
 80050a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050a4:	059a      	lsls	r2, r3, #22
 80050a6:	d4ef      	bmi.n	8005088 <__smakebuf_r+0x18>
 80050a8:	f023 0303 	bic.w	r3, r3, #3
 80050ac:	f043 0302 	orr.w	r3, r3, #2
 80050b0:	81a3      	strh	r3, [r4, #12]
 80050b2:	e7e3      	b.n	800507c <__smakebuf_r+0xc>
 80050b4:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <__smakebuf_r+0x7c>)
 80050b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80050b8:	89a3      	ldrh	r3, [r4, #12]
 80050ba:	6020      	str	r0, [r4, #0]
 80050bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050c0:	81a3      	strh	r3, [r4, #12]
 80050c2:	9b00      	ldr	r3, [sp, #0]
 80050c4:	6163      	str	r3, [r4, #20]
 80050c6:	9b01      	ldr	r3, [sp, #4]
 80050c8:	6120      	str	r0, [r4, #16]
 80050ca:	b15b      	cbz	r3, 80050e4 <__smakebuf_r+0x74>
 80050cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050d0:	4630      	mov	r0, r6
 80050d2:	f000 f8d5 	bl	8005280 <_isatty_r>
 80050d6:	b128      	cbz	r0, 80050e4 <__smakebuf_r+0x74>
 80050d8:	89a3      	ldrh	r3, [r4, #12]
 80050da:	f023 0303 	bic.w	r3, r3, #3
 80050de:	f043 0301 	orr.w	r3, r3, #1
 80050e2:	81a3      	strh	r3, [r4, #12]
 80050e4:	89a0      	ldrh	r0, [r4, #12]
 80050e6:	4305      	orrs	r5, r0
 80050e8:	81a5      	strh	r5, [r4, #12]
 80050ea:	e7cd      	b.n	8005088 <__smakebuf_r+0x18>
 80050ec:	08004e7d 	.word	0x08004e7d

080050f0 <__malloc_lock>:
 80050f0:	4801      	ldr	r0, [pc, #4]	; (80050f8 <__malloc_lock+0x8>)
 80050f2:	f7ff bf95 	b.w	8005020 <__retarget_lock_acquire_recursive>
 80050f6:	bf00      	nop
 80050f8:	200065d0 	.word	0x200065d0

080050fc <__malloc_unlock>:
 80050fc:	4801      	ldr	r0, [pc, #4]	; (8005104 <__malloc_unlock+0x8>)
 80050fe:	f7ff bf90 	b.w	8005022 <__retarget_lock_release_recursive>
 8005102:	bf00      	nop
 8005104:	200065d0 	.word	0x200065d0

08005108 <_raise_r>:
 8005108:	291f      	cmp	r1, #31
 800510a:	b538      	push	{r3, r4, r5, lr}
 800510c:	4604      	mov	r4, r0
 800510e:	460d      	mov	r5, r1
 8005110:	d904      	bls.n	800511c <_raise_r+0x14>
 8005112:	2316      	movs	r3, #22
 8005114:	6003      	str	r3, [r0, #0]
 8005116:	f04f 30ff 	mov.w	r0, #4294967295
 800511a:	bd38      	pop	{r3, r4, r5, pc}
 800511c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800511e:	b112      	cbz	r2, 8005126 <_raise_r+0x1e>
 8005120:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005124:	b94b      	cbnz	r3, 800513a <_raise_r+0x32>
 8005126:	4620      	mov	r0, r4
 8005128:	f000 f830 	bl	800518c <_getpid_r>
 800512c:	462a      	mov	r2, r5
 800512e:	4601      	mov	r1, r0
 8005130:	4620      	mov	r0, r4
 8005132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005136:	f000 b817 	b.w	8005168 <_kill_r>
 800513a:	2b01      	cmp	r3, #1
 800513c:	d00a      	beq.n	8005154 <_raise_r+0x4c>
 800513e:	1c59      	adds	r1, r3, #1
 8005140:	d103      	bne.n	800514a <_raise_r+0x42>
 8005142:	2316      	movs	r3, #22
 8005144:	6003      	str	r3, [r0, #0]
 8005146:	2001      	movs	r0, #1
 8005148:	e7e7      	b.n	800511a <_raise_r+0x12>
 800514a:	2400      	movs	r4, #0
 800514c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005150:	4628      	mov	r0, r5
 8005152:	4798      	blx	r3
 8005154:	2000      	movs	r0, #0
 8005156:	e7e0      	b.n	800511a <_raise_r+0x12>

08005158 <raise>:
 8005158:	4b02      	ldr	r3, [pc, #8]	; (8005164 <raise+0xc>)
 800515a:	4601      	mov	r1, r0
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	f7ff bfd3 	b.w	8005108 <_raise_r>
 8005162:	bf00      	nop
 8005164:	200000a0 	.word	0x200000a0

08005168 <_kill_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	4d07      	ldr	r5, [pc, #28]	; (8005188 <_kill_r+0x20>)
 800516c:	2300      	movs	r3, #0
 800516e:	4604      	mov	r4, r0
 8005170:	4608      	mov	r0, r1
 8005172:	4611      	mov	r1, r2
 8005174:	602b      	str	r3, [r5, #0]
 8005176:	f7fc f9fd 	bl	8001574 <_kill>
 800517a:	1c43      	adds	r3, r0, #1
 800517c:	d102      	bne.n	8005184 <_kill_r+0x1c>
 800517e:	682b      	ldr	r3, [r5, #0]
 8005180:	b103      	cbz	r3, 8005184 <_kill_r+0x1c>
 8005182:	6023      	str	r3, [r4, #0]
 8005184:	bd38      	pop	{r3, r4, r5, pc}
 8005186:	bf00      	nop
 8005188:	200065d4 	.word	0x200065d4

0800518c <_getpid_r>:
 800518c:	f7fc b9ea 	b.w	8001564 <_getpid>

08005190 <__sread>:
 8005190:	b510      	push	{r4, lr}
 8005192:	460c      	mov	r4, r1
 8005194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005198:	f000 f894 	bl	80052c4 <_read_r>
 800519c:	2800      	cmp	r0, #0
 800519e:	bfab      	itete	ge
 80051a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80051a2:	89a3      	ldrhlt	r3, [r4, #12]
 80051a4:	181b      	addge	r3, r3, r0
 80051a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80051aa:	bfac      	ite	ge
 80051ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80051ae:	81a3      	strhlt	r3, [r4, #12]
 80051b0:	bd10      	pop	{r4, pc}

080051b2 <__swrite>:
 80051b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051b6:	461f      	mov	r7, r3
 80051b8:	898b      	ldrh	r3, [r1, #12]
 80051ba:	05db      	lsls	r3, r3, #23
 80051bc:	4605      	mov	r5, r0
 80051be:	460c      	mov	r4, r1
 80051c0:	4616      	mov	r6, r2
 80051c2:	d505      	bpl.n	80051d0 <__swrite+0x1e>
 80051c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c8:	2302      	movs	r3, #2
 80051ca:	2200      	movs	r2, #0
 80051cc:	f000 f868 	bl	80052a0 <_lseek_r>
 80051d0:	89a3      	ldrh	r3, [r4, #12]
 80051d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051da:	81a3      	strh	r3, [r4, #12]
 80051dc:	4632      	mov	r2, r6
 80051de:	463b      	mov	r3, r7
 80051e0:	4628      	mov	r0, r5
 80051e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051e6:	f000 b817 	b.w	8005218 <_write_r>

080051ea <__sseek>:
 80051ea:	b510      	push	{r4, lr}
 80051ec:	460c      	mov	r4, r1
 80051ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051f2:	f000 f855 	bl	80052a0 <_lseek_r>
 80051f6:	1c43      	adds	r3, r0, #1
 80051f8:	89a3      	ldrh	r3, [r4, #12]
 80051fa:	bf15      	itete	ne
 80051fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80051fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005202:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005206:	81a3      	strheq	r3, [r4, #12]
 8005208:	bf18      	it	ne
 800520a:	81a3      	strhne	r3, [r4, #12]
 800520c:	bd10      	pop	{r4, pc}

0800520e <__sclose>:
 800520e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005212:	f000 b813 	b.w	800523c <_close_r>
	...

08005218 <_write_r>:
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	4d07      	ldr	r5, [pc, #28]	; (8005238 <_write_r+0x20>)
 800521c:	4604      	mov	r4, r0
 800521e:	4608      	mov	r0, r1
 8005220:	4611      	mov	r1, r2
 8005222:	2200      	movs	r2, #0
 8005224:	602a      	str	r2, [r5, #0]
 8005226:	461a      	mov	r2, r3
 8005228:	f7fc f9db 	bl	80015e2 <_write>
 800522c:	1c43      	adds	r3, r0, #1
 800522e:	d102      	bne.n	8005236 <_write_r+0x1e>
 8005230:	682b      	ldr	r3, [r5, #0]
 8005232:	b103      	cbz	r3, 8005236 <_write_r+0x1e>
 8005234:	6023      	str	r3, [r4, #0]
 8005236:	bd38      	pop	{r3, r4, r5, pc}
 8005238:	200065d4 	.word	0x200065d4

0800523c <_close_r>:
 800523c:	b538      	push	{r3, r4, r5, lr}
 800523e:	4d06      	ldr	r5, [pc, #24]	; (8005258 <_close_r+0x1c>)
 8005240:	2300      	movs	r3, #0
 8005242:	4604      	mov	r4, r0
 8005244:	4608      	mov	r0, r1
 8005246:	602b      	str	r3, [r5, #0]
 8005248:	f7fc f9e7 	bl	800161a <_close>
 800524c:	1c43      	adds	r3, r0, #1
 800524e:	d102      	bne.n	8005256 <_close_r+0x1a>
 8005250:	682b      	ldr	r3, [r5, #0]
 8005252:	b103      	cbz	r3, 8005256 <_close_r+0x1a>
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	200065d4 	.word	0x200065d4

0800525c <_fstat_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	4d07      	ldr	r5, [pc, #28]	; (800527c <_fstat_r+0x20>)
 8005260:	2300      	movs	r3, #0
 8005262:	4604      	mov	r4, r0
 8005264:	4608      	mov	r0, r1
 8005266:	4611      	mov	r1, r2
 8005268:	602b      	str	r3, [r5, #0]
 800526a:	f7fc f9e2 	bl	8001632 <_fstat>
 800526e:	1c43      	adds	r3, r0, #1
 8005270:	d102      	bne.n	8005278 <_fstat_r+0x1c>
 8005272:	682b      	ldr	r3, [r5, #0]
 8005274:	b103      	cbz	r3, 8005278 <_fstat_r+0x1c>
 8005276:	6023      	str	r3, [r4, #0]
 8005278:	bd38      	pop	{r3, r4, r5, pc}
 800527a:	bf00      	nop
 800527c:	200065d4 	.word	0x200065d4

08005280 <_isatty_r>:
 8005280:	b538      	push	{r3, r4, r5, lr}
 8005282:	4d06      	ldr	r5, [pc, #24]	; (800529c <_isatty_r+0x1c>)
 8005284:	2300      	movs	r3, #0
 8005286:	4604      	mov	r4, r0
 8005288:	4608      	mov	r0, r1
 800528a:	602b      	str	r3, [r5, #0]
 800528c:	f7fc f9e1 	bl	8001652 <_isatty>
 8005290:	1c43      	adds	r3, r0, #1
 8005292:	d102      	bne.n	800529a <_isatty_r+0x1a>
 8005294:	682b      	ldr	r3, [r5, #0]
 8005296:	b103      	cbz	r3, 800529a <_isatty_r+0x1a>
 8005298:	6023      	str	r3, [r4, #0]
 800529a:	bd38      	pop	{r3, r4, r5, pc}
 800529c:	200065d4 	.word	0x200065d4

080052a0 <_lseek_r>:
 80052a0:	b538      	push	{r3, r4, r5, lr}
 80052a2:	4d07      	ldr	r5, [pc, #28]	; (80052c0 <_lseek_r+0x20>)
 80052a4:	4604      	mov	r4, r0
 80052a6:	4608      	mov	r0, r1
 80052a8:	4611      	mov	r1, r2
 80052aa:	2200      	movs	r2, #0
 80052ac:	602a      	str	r2, [r5, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	f7fc f9da 	bl	8001668 <_lseek>
 80052b4:	1c43      	adds	r3, r0, #1
 80052b6:	d102      	bne.n	80052be <_lseek_r+0x1e>
 80052b8:	682b      	ldr	r3, [r5, #0]
 80052ba:	b103      	cbz	r3, 80052be <_lseek_r+0x1e>
 80052bc:	6023      	str	r3, [r4, #0]
 80052be:	bd38      	pop	{r3, r4, r5, pc}
 80052c0:	200065d4 	.word	0x200065d4

080052c4 <_read_r>:
 80052c4:	b538      	push	{r3, r4, r5, lr}
 80052c6:	4d07      	ldr	r5, [pc, #28]	; (80052e4 <_read_r+0x20>)
 80052c8:	4604      	mov	r4, r0
 80052ca:	4608      	mov	r0, r1
 80052cc:	4611      	mov	r1, r2
 80052ce:	2200      	movs	r2, #0
 80052d0:	602a      	str	r2, [r5, #0]
 80052d2:	461a      	mov	r2, r3
 80052d4:	f7fc f968 	bl	80015a8 <_read>
 80052d8:	1c43      	adds	r3, r0, #1
 80052da:	d102      	bne.n	80052e2 <_read_r+0x1e>
 80052dc:	682b      	ldr	r3, [r5, #0]
 80052de:	b103      	cbz	r3, 80052e2 <_read_r+0x1e>
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	bd38      	pop	{r3, r4, r5, pc}
 80052e4:	200065d4 	.word	0x200065d4

080052e8 <_init>:
 80052e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ea:	bf00      	nop
 80052ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052ee:	bc08      	pop	{r3}
 80052f0:	469e      	mov	lr, r3
 80052f2:	4770      	bx	lr

080052f4 <_fini>:
 80052f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f6:	bf00      	nop
 80052f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052fa:	bc08      	pop	{r3}
 80052fc:	469e      	mov	lr, r3
 80052fe:	4770      	bx	lr
