begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2017 Ruslan Bukin<br@bsdpad.com>  * All rights reserved.  *  * This software was developed by SRI International and the University of  * Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-10-C-0237  * ("CTSRD"), as part of the DARPA CRASH research programme.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Intel Arria 10 FPGA Manager.  * Chapter 4, Arria 10 Hard Processor System Technical Reference Manual.  * Chapter A, FPGA Reconfiguration.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/timeet.h>
end_include

begin_include
include|#
directive|include
file|<sys/timetc.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/uio.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<arm/altera/socfpga/socfpga_common.h>
end_include

begin_define
define|#
directive|define
name|FPGAMGR_DCLKCNT
value|0x8
end_define

begin_comment
comment|/* DCLK Count Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_DCLKSTAT
value|0xC
end_define

begin_comment
comment|/* DCLK Status Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_GPO
value|0x10
end_define

begin_comment
comment|/* General-Purpose Output Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_GPI
value|0x14
end_define

begin_comment
comment|/* General-Purpose Input Register */
end_comment

begin_define
define|#
directive|define
name|FPGAMGR_MISCI
value|0x18
end_define

begin_comment
comment|/* Miscellaneous Input Register */
end_comment

begin_define
define|#
directive|define
name|IMGCFG_CTRL_00
value|0x70
end_define

begin_define
define|#
directive|define
name|S2F_CONDONE_OE
value|(1<< 24)
end_define

begin_define
define|#
directive|define
name|S2F_NSTATUS_OE
value|(1<< 16)
end_define

begin_define
define|#
directive|define
name|CTRL_00_NCONFIG
value|(1<< 8)
end_define

begin_define
define|#
directive|define
name|CTRL_00_NENABLE_CONDONE
value|(1<< 2)
end_define

begin_define
define|#
directive|define
name|CTRL_00_NENABLE_NSTATUS
value|(1<< 1)
end_define

begin_define
define|#
directive|define
name|CTRL_00_NENABLE_NCONFIG
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|IMGCFG_CTRL_01
value|0x74
end_define

begin_define
define|#
directive|define
name|CTRL_01_S2F_NCE
value|(1<< 24)
end_define

begin_define
define|#
directive|define
name|CTRL_01_S2F_PR_REQUEST
value|(1<< 16)
end_define

begin_define
define|#
directive|define
name|CTRL_01_S2F_NENABLE_CONFIG
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|IMGCFG_CTRL_02
value|0x78
end_define

begin_define
define|#
directive|define
name|CTRL_02_CDRATIO_S
value|16
end_define

begin_define
define|#
directive|define
name|CTRL_02_CDRATIO_M
value|(0x3<< CTRL_02_CDRATIO_S)
end_define

begin_define
define|#
directive|define
name|CTRL_02_CFGWIDTH_16
value|(0<< 24)
end_define

begin_define
define|#
directive|define
name|CTRL_02_CFGWIDTH_32
value|(1<< 24)
end_define

begin_define
define|#
directive|define
name|CTRL_02_EN_CFG_DATA
value|(1<< 8)
end_define

begin_define
define|#
directive|define
name|CTRL_02_EN_CFG_CTRL
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|IMGCFG_STAT
value|0x80
end_define

begin_define
define|#
directive|define
name|F2S_PR_ERROR
value|(1<< 11)
end_define

begin_define
define|#
directive|define
name|F2S_PR_DONE
value|(1<< 10)
end_define

begin_define
define|#
directive|define
name|F2S_PR_READY
value|(1<< 9)
end_define

begin_define
define|#
directive|define
name|F2S_MSEL_S
value|16
end_define

begin_define
define|#
directive|define
name|F2S_MSEL_M
value|(0x7<< F2S_MSEL_S)
end_define

begin_define
define|#
directive|define
name|MSEL_PASSIVE_FAST
value|0
end_define

begin_define
define|#
directive|define
name|MSEL_PASSIVE_SLOW
value|1
end_define

begin_define
define|#
directive|define
name|F2S_NCONFIG_PIN
value|(1<< 12)
end_define

begin_define
define|#
directive|define
name|F2S_CONDONE_OE
value|(1<< 7)
end_define

begin_define
define|#
directive|define
name|F2S_NSTATUS_PIN
value|(1<< 4)
end_define

begin_define
define|#
directive|define
name|F2S_CONDONE_PIN
value|(1<< 6)
end_define

begin_define
define|#
directive|define
name|F2S_USERMODE
value|(1<< 2)
end_define

begin_struct
struct|struct
name|fpgamgr_a10_softc
block|{
name|struct
name|resource
modifier|*
name|res
index|[
literal|2
index|]
decl_stmt|;
name|bus_space_tag_t
name|bst_data
decl_stmt|;
name|bus_space_handle_t
name|bsh_data
decl_stmt|;
name|struct
name|cdev
modifier|*
name|mgr_cdev
decl_stmt|;
name|device_t
name|dev
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|fpgamgr_a10_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_MEMORY
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|fpga_wait_dclk_pulses
parameter_list|(
name|struct
name|fpgamgr_a10_softc
modifier|*
name|sc
parameter_list|,
name|int
name|npulses
parameter_list|)
block|{
name|int
name|tout
decl_stmt|;
comment|/* Clear done bit, if any */
if|if
condition|(
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|)
operator|!=
literal|0
condition|)
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|,
literal|0x1
argument_list|)
expr_stmt|;
comment|/* Request DCLK pulses */
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKCNT
argument_list|,
name|npulses
argument_list|)
expr_stmt|;
comment|/* Wait finish */
name|tout
operator|=
literal|1000
expr_stmt|;
while|while
condition|(
name|tout
operator|>
literal|0
condition|)
block|{
if|if
condition|(
name|READ4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|)
operator|==
literal|1
condition|)
block|{
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|FPGAMGR_DCLKSTAT
argument_list|,
literal|0x1
argument_list|)
expr_stmt|;
break|break;
block|}
name|tout
operator|--
expr_stmt|;
name|DELAY
argument_list|(
literal|10
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|tout
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: dclkpulses wait timeout\n"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|1
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_open
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
parameter_list|,
name|int
name|flags
name|__unused
parameter_list|,
name|int
name|fmt
name|__unused
parameter_list|,
name|struct
name|thread
modifier|*
name|td
name|__unused
parameter_list|)
block|{
name|struct
name|fpgamgr_a10_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|tout
decl_stmt|;
name|int
name|msel
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|sc
operator|=
name|dev
operator|->
name|si_drv1
expr_stmt|;
comment|/* Step 1 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_STAT
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|reg
operator|&
name|F2S_USERMODE
operator|)
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: invalid mode\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
empty_stmt|;
comment|/* Step 2 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_STAT
argument_list|)
expr_stmt|;
name|msel
operator|=
operator|(
name|reg
operator|&
name|F2S_MSEL_M
operator|)
operator|>>
name|F2S_MSEL_S
expr_stmt|;
if|if
condition|(
operator|(
name|msel
operator|!=
name|MSEL_PASSIVE_FAST
operator|)
operator|&&
expr|\
operator|(
name|msel
operator|!=
name|MSEL_PASSIVE_SLOW
operator|)
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: invalid msel %d\n"
argument_list|,
name|msel
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
empty_stmt|;
comment|/* 	 * Step 3. 	 * TODO: add support for compressed, encrypted images. 	 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|CTRL_02_CDRATIO_M
operator|)
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_02_CFGWIDTH_32
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 4. a */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_01_S2F_PR_REQUEST
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_00
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CTRL_00_NCONFIG
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_00
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* b */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_01_S2F_NCE
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* c */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CTRL_02_EN_CFG_CTRL
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* d */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_00
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|S2F_CONDONE_OE
expr_stmt|;
name|reg
operator|&=
operator|~
name|S2F_NSTATUS_OE
expr_stmt|;
name|reg
operator||=
name|CTRL_00_NCONFIG
expr_stmt|;
name|reg
operator||=
name|CTRL_00_NENABLE_NSTATUS
expr_stmt|;
name|reg
operator||=
name|CTRL_00_NENABLE_CONDONE
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_00_NENABLE_NCONFIG
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_00
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 5 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_01_S2F_NENABLE_CONFIG
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 6 */
name|fpga_wait_dclk_pulses
argument_list|(
name|sc
argument_list|,
literal|0x100
argument_list|)
expr_stmt|;
comment|/* Step 7. a */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CTRL_01_S2F_PR_REQUEST
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* b, c */
name|fpga_wait_dclk_pulses
argument_list|(
name|sc
argument_list|,
literal|0x7ff
argument_list|)
expr_stmt|;
comment|/* Step 8 */
name|tout
operator|=
literal|10
expr_stmt|;
while|while
condition|(
name|tout
operator|--
condition|)
block|{
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_STAT
argument_list|)
expr_stmt|;
if|if
condition|(
name|reg
operator|&
name|F2S_PR_ERROR
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: PR failed on open.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
if|if
condition|(
name|reg
operator|&
name|F2S_PR_READY
condition|)
block|{
break|break;
block|}
block|}
if|if
condition|(
name|tout
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: Timeout waiting PR ready bit.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_close
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
parameter_list|,
name|int
name|flags
name|__unused
parameter_list|,
name|int
name|fmt
name|__unused
parameter_list|,
name|struct
name|thread
modifier|*
name|td
name|__unused
parameter_list|)
block|{
name|struct
name|fpgamgr_a10_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|tout
decl_stmt|;
name|int
name|reg
decl_stmt|;
name|sc
operator|=
name|dev
operator|->
name|si_drv1
expr_stmt|;
comment|/* Step 10 */
name|tout
operator|=
literal|10
expr_stmt|;
while|while
condition|(
name|tout
operator|--
condition|)
block|{
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_STAT
argument_list|)
expr_stmt|;
if|if
condition|(
name|reg
operator|&
name|F2S_PR_ERROR
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: PR failed.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
if|if
condition|(
name|reg
operator|&
name|F2S_PR_DONE
condition|)
block|{
break|break;
block|}
block|}
comment|/* Step 11 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_01_S2F_PR_REQUEST
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 12, 13 */
name|fpga_wait_dclk_pulses
argument_list|(
name|sc
argument_list|,
literal|0x100
argument_list|)
expr_stmt|;
comment|/* Step 14 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|CTRL_02_EN_CFG_CTRL
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_02
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 15 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CTRL_01_S2F_NCE
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 16 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|)
expr_stmt|;
name|reg
operator||=
name|CTRL_01_S2F_NENABLE_CONFIG
expr_stmt|;
name|WRITE4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_CTRL_01
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Step 17 */
name|reg
operator|=
name|READ4
argument_list|(
name|sc
argument_list|,
name|IMGCFG_STAT
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|reg
operator|&
name|F2S_USERMODE
operator|)
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: invalid mode\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
empty_stmt|;
if|if
condition|(
operator|(
name|reg
operator|&
name|F2S_CONDONE_PIN
operator|)
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: configuration not done\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
empty_stmt|;
if|if
condition|(
operator|(
name|reg
operator|&
name|F2S_NSTATUS_PIN
operator|)
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Error: nstatus pin\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
empty_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_write
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
parameter_list|,
name|struct
name|uio
modifier|*
name|uio
parameter_list|,
name|int
name|ioflag
parameter_list|)
block|{
name|struct
name|fpgamgr_a10_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|buffer
decl_stmt|;
name|sc
operator|=
name|dev
operator|->
name|si_drv1
expr_stmt|;
comment|/* 	 * Step 9. 	 * Device supports 4-byte writes only. 	 */
while|while
condition|(
name|uio
operator|->
name|uio_resid
operator|>=
literal|4
condition|)
block|{
name|uiomove
argument_list|(
operator|&
name|buffer
argument_list|,
literal|4
argument_list|,
name|uio
argument_list|)
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|sc
operator|->
name|bst_data
argument_list|,
name|sc
operator|->
name|bsh_data
argument_list|,
literal|0x0
argument_list|,
name|buffer
argument_list|)
expr_stmt|;
block|}
switch|switch
condition|(
name|uio
operator|->
name|uio_resid
condition|)
block|{
case|case
literal|3
case|:
name|uiomove
argument_list|(
operator|&
name|buffer
argument_list|,
literal|3
argument_list|,
name|uio
argument_list|)
expr_stmt|;
name|buffer
operator|&=
literal|0xffffff
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|sc
operator|->
name|bst_data
argument_list|,
name|sc
operator|->
name|bsh_data
argument_list|,
literal|0x0
argument_list|,
name|buffer
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|uiomove
argument_list|(
operator|&
name|buffer
argument_list|,
literal|2
argument_list|,
name|uio
argument_list|)
expr_stmt|;
name|buffer
operator|&=
literal|0xffff
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|sc
operator|->
name|bst_data
argument_list|,
name|sc
operator|->
name|bsh_data
argument_list|,
literal|0x0
argument_list|,
name|buffer
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|uiomove
argument_list|(
operator|&
name|buffer
argument_list|,
literal|1
argument_list|,
name|uio
argument_list|)
expr_stmt|;
name|buffer
operator|&=
literal|0xff
expr_stmt|;
name|bus_space_write_4
argument_list|(
name|sc
operator|->
name|bst_data
argument_list|,
name|sc
operator|->
name|bsh_data
argument_list|,
literal|0x0
argument_list|,
name|buffer
argument_list|)
expr_stmt|;
break|break;
default|default:
break|break;
block|}
empty_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpga_ioctl
parameter_list|(
name|struct
name|cdev
modifier|*
name|dev
parameter_list|,
name|u_long
name|cmd
parameter_list|,
name|caddr_t
name|addr
parameter_list|,
name|int
name|flags
parameter_list|,
name|struct
name|thread
modifier|*
name|td
parameter_list|)
block|{
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|struct
name|cdevsw
name|fpga_cdevsw
init|=
block|{
operator|.
name|d_version
operator|=
name|D_VERSION
block|,
operator|.
name|d_open
operator|=
name|fpga_open
block|,
operator|.
name|d_close
operator|=
name|fpga_close
block|,
operator|.
name|d_write
operator|=
name|fpga_write
block|,
operator|.
name|d_ioctl
operator|=
name|fpga_ioctl
block|,
operator|.
name|d_name
operator|=
literal|"FPGA Manager"
block|, }
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|fpgamgr_a10_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"altr,socfpga-a10-fpga-mgr"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Arria 10 FPGA Manager"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|fpgamgr_a10_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|fpgamgr_a10_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|fpgamgr_a10_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Could not allocate resources.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Memory interface */
name|sc
operator|->
name|bst_data
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bsh_data
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|sc
operator|->
name|mgr_cdev
operator|=
name|make_dev
argument_list|(
operator|&
name|fpga_cdevsw
argument_list|,
literal|0
argument_list|,
name|UID_ROOT
argument_list|,
name|GID_WHEEL
argument_list|,
literal|0600
argument_list|,
literal|"fpga%d"
argument_list|,
name|device_get_unit
argument_list|(
name|sc
operator|->
name|dev
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|mgr_cdev
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Failed to create character device.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|mgr_cdev
operator|->
name|si_drv1
operator|=
name|sc
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|fpgamgr_a10_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|fpgamgr_a10_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|fpgamgr_a10_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|fpgamgr_a10_driver
init|=
block|{
literal|"fpgamgr_a10"
block|,
name|fpgamgr_a10_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|fpgamgr_a10_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|fpgamgr_a10_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|fpgamgr_a10
argument_list|,
name|simplebus
argument_list|,
name|fpgamgr_a10_driver
argument_list|,
name|fpgamgr_a10_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

