Release 14.3 Map P.40xd (nt64)
Xilinx Mapping Report File for Design 'DemoWithMemCfg'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr b -c
100 -o DemoWithMemCfg_map.ncd DemoWithMemCfg.ngd DemoWithMemCfg.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Thu Nov 07 15:18:00 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:   54
Logic Utilization:
  Total Number Slice Registers:         796 out of   9,312    8%
    Number used as Flip Flops:          776
    Number used as Latches:              20
  Number of 4 input LUTs:             2,600 out of   9,312   27%
Logic Distribution:
  Number of occupied Slices:          1,667 out of   4,656   35%
    Number of Slices containing only related logic:   1,667 out of   1,667 100%
    Number of Slices containing unrelated logic:          0 out of   1,667   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,814 out of   9,312   30%
    Number used as logic:             2,600
    Number used as a route-thru:        214

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                186 out of     232   80%
  Number of RAMB16s:                     12 out of      20   60%
  Number of BUFGMUXs:                     7 out of      24   29%
  Number of DCMs:                         2 out of       4   50%

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  271 MB
Total REAL time to MAP completion:  5 secs 
Total CPU time to MAP completion:   5 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<4>1641 failed
   to merge with F5 multiplexer
   instVgaPs2Demo/instVideoRom/Mrom__varindex00003461_18_f5_01_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2510 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_21_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_243 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_22_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_15 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_14_f5.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_254 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_15_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_265 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_16_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_215 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_20_f5_3. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2210 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_21_f5_3. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_225 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_22_f5_0. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_162 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_15_f5_0. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_172 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_16_f5_0. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_30 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_16_f5_1. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2211 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_16_f5_2. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_222 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_16_f5_4. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_22 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_16_f5_5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_273 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_17_f5_0. 
   There is more than one F5MUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2313 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_17_f5_2. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2314 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_17_f5_3. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_26 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_17_f5_5. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_232 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_17_f5_6. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_231 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_17_f5_8. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_247 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_18_f5_2. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_241 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_18_f5_7. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_271 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_18_f5_9. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2321 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_19_f5_1. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_267 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_19_f5_3. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_202 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_19_f5_4. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00002641 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2412_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00002641 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2414_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00001681 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2319_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<5>_31 failed
   to merge with F5 multiplexer instVgaPs2Demo/XLXN_469<5>21_2_f5.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_166 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_14_f5_2. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2215 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_15_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_226 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_20_f5_4. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<4>_mmx_out8142
   failed to merge with F5 multiplexer
   instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_21_f5_1.  There is a
   conflict for the GYMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_239 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_21_f5_3. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<4>_mmx_out1211
   failed to merge with F5 multiplexer
   instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_16_f5_1.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_2316 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_16_f5_2. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_191 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_17_f5_4. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_20 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_18_f5_2. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_203 failed to merge with
   F5 multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00006771_18_f5_4. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_27 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00001811_18_f5_10. 
   There is a conflict for the GYMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<4>1641 failed
   to merge with F5 multiplexer
   instVgaPs2Demo/instVideoRom/Mrom__varindex00003461_18_f5_1.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<4>1661 failed
   to merge with F5 multiplexer
   instVgaPs2Demo/instVideoRom/Mrom__varindex00003461_19_f5_7.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex0000201 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_238_f5.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00002591 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_262_f5.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   instVgaPs2Demo/instVideoRom/Mrom__varindex00001601 failed to merge with F5
   multiplexer instVgaPs2Demo/instVideoRom/Mrom__varindex00005121_259_f5.  There
   is more than one F5MUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<5>_2_f5_3
   failed to merge with F5 multiplexer instVgaPs2Demo/XLXN_469<5>21_2_f5_0. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator instVgaPs2Demo/XLXN_469<5>_2_f5_31
   failed to merge with F5 multiplexer instVgaPs2Demo/XLXN_469<5>_2_f5.  There
   is a conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:PhysDesignRules:367 - The signal <RamWait_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <FlashStSts_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp RsTx is
   set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp HSYNC is
   set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp VSYNC is
   set but the tri state is not configured. 

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network RamWait_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 1 more times for the following
   (max. 5 shown):
   FlashStSts_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) removed
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "instClkDllDiv16/BUFG_inst1" (CKBUF) removed.
Loadless block "instVgaPs2Demo/instClkDllCtrl/BUFG_inst1" (CKBUF) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_275
GND 		XLXI_82

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| EppAstb                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| EppDstb                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| EppWait                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| FlashCS                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| FlashRp                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| FlashStSts                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| HSYNC                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLUP   | 0 / 0    |
| MemAdr<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<8>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<9>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<10>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<11>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<12>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<13>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<14>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<15>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<16>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<17>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<18>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<19>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<20>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<21>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<22>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemAdr<23>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<0>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<1>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<2>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<3>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<4>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<5>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<6>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<7>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<8>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<9>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<10>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<11>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<12>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<13>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<14>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemDB<15>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemOe                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| MemWr                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| PIO<0>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<1>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<2>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<3>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<4>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<5>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<6>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<7>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<8>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<9>                             | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<10>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<11>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<12>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<13>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<14>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<15>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<16>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<17>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<18>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<19>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<20>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<21>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<22>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<23>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<24>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<25>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<26>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<27>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<28>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<29>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<30>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<31>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<32>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<33>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<34>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<35>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<36>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<37>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<38>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<39>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<40>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<41>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<42>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<43>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<44>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<45>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<46>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<47>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<48>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<49>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<50>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<51>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<52>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<53>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<54>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<55>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<56>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<57>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<58>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<59>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<60>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<61>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<62>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<63>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<64>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<65>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<66>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PIO<67>                            | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| PS2C                               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              | PULLUP   | 0 / 0    |
| PS2D                               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              | PULLUP   | 0 / 0    |
| RamAdv                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RamCS                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RamClk                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RamCre                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RamLB                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RamUB                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| RamWait                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| RsRx                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   | 0 / 0    |
| RsTx                               | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW |              | PULLUP   | 0 / 0    |
| UsbAdr<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbAdr<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbClk                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| UsbDB<0>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<1>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<2>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<3>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<4>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<5>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<6>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDB<7>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbDir                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| UsbFlag                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| UsbMode                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| UsbOe                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbPktEnd                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| UsbWr                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VSYNC                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLUP   | 0 / 0    |
| an<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| an<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| an<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| an<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| btn<0>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| btn<1>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| btn<2>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| btn<3>                             | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| clk                                | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| dp                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| led<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| seg<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sw<0>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<1>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<2>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<3>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<4>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<5>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<6>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sw<7>                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| vgaBlue<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaBlue<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaGreen<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaGreen<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaGreen<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaRed<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaRed<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| vgaRed<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
