{"sha": "9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWFjMmQxZGVlN2M3ZTFiZjJlODY1NWQyNWIxNGJmYmVlMGZlZGE4ZQ==", "commit": {"author": {"name": "Bin Cheng", "email": "bin.cheng@arm.com", "date": "2016-08-11T10:29:51Z"}, "committer": {"name": "Bin Cheng", "email": "amker@gcc.gnu.org", "date": "2016-08-11T10:29:51Z"}, "message": "aarch64-simd.md (vcond<mode><mode>): Delete unused declaration.\n\n\t* config/aarch64/aarch64-simd.md (vcond<mode><mode>): Delete\n\tunused declaration.\n\t(vcond<v_cmp_mixed><mode>): Ditto.\n\t(vcondu<mode><mode>, vcondu<mode><v_cmp_mixed>): Ditto.\n\nFrom-SVN: r239359", "tree": {"sha": "f34bc5c81765ef180ed80d6245c983d01a048c38", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f34bc5c81765ef180ed80d6245c983d01a048c38"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e/comments", "author": null, "committer": null, "parents": [{"sha": "bb2767763e5c1c2ad2846c4c48aff4c7b00f2f4e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bb2767763e5c1c2ad2846c4c48aff4c7b00f2f4e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bb2767763e5c1c2ad2846c4c48aff4c7b00f2f4e"}], "stats": {"total": 13, "additions": 8, "deletions": 5}, "files": [{"sha": "970a4b95ba4ed324f93e934636425a1aeecf4bfe", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 1, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "patch": "@@ -1,6 +1,13 @@\n 2016-08-11  Bin Cheng  <bin.cheng@arm.com>\n \n-\t* config/aarch64/aarch64-simd.md (vec_cmp<mode><v_cmp_result>: Init\n+\t* config/aarch64/aarch64-simd.md (vcond<mode><mode>): Delete\n+\tunused declaration.\n+\t(vcond<v_cmp_mixed><mode>): Ditto.\n+\t(vcondu<mode><mode>, vcondu<mode><v_cmp_mixed>): Ditto.\n+\n+2016-08-11  Bin Cheng  <bin.cheng@arm.com>\n+\n+\t* config/aarch64/aarch64-simd.md (vec_cmp<mode><v_cmp_result>): Init\n \tvariable explicitly, also assert on it before use.\n \n 2016-08-11  Richard Biener  <rguenther@suse.de>"}, {"sha": "feb5e96b46f329980eb910f8666a208ab58fb050", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 0, "deletions": 4, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "patch": "@@ -2573,7 +2573,6 @@\n   \"TARGET_SIMD\"\n {\n   rtx mask = gen_reg_rtx (<V_cmp_result>mode);\n-  enum rtx_code code = GET_CODE (operands[3]);\n \n   emit_insn (gen_vec_cmp<mode><v_cmp_result> (mask, operands[3],\n \t\t\t\t\t      operands[4], operands[5]));\n@@ -2594,7 +2593,6 @@\n   \"TARGET_SIMD\"\n {\n   rtx mask = gen_reg_rtx (<V_cmp_result>mode);\n-  enum rtx_code code = GET_CODE (operands[3]);\n \n   emit_insn (gen_vec_cmp<mode><v_cmp_result> (mask, operands[3],\n \t\t\t\t\t      operands[4], operands[5]));\n@@ -2616,7 +2614,6 @@\n   \"TARGET_SIMD\"\n {\n   rtx mask = gen_reg_rtx (<MODE>mode);\n-  enum rtx_code code = GET_CODE (operands[3]);\n \n   emit_insn (gen_vec_cmp<mode><mode> (mask, operands[3],\n \t\t\t\t      operands[4], operands[5]));\n@@ -2636,7 +2633,6 @@\n   \"TARGET_SIMD\"\n {\n   rtx mask = gen_reg_rtx (<V_cmp_result>mode);\n-  enum rtx_code code = GET_CODE (operands[3]);\n \n   emit_insn (gen_vec_cmp<v_cmp_mixed><v_cmp_mixed> (\n \t\t\t\t\t\t  mask, operands[3],"}]}