-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_A_IO_L2_in_10_x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_A_A_IO_L2_in_10_x111_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    fifo_A_A_IO_L2_in_10_x111_empty_n : IN STD_LOGIC;
    fifo_A_A_IO_L2_in_10_x111_read : OUT STD_LOGIC;
    fifo_A_A_IO_L2_in_11_x112_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    fifo_A_A_IO_L2_in_11_x112_full_n : IN STD_LOGIC;
    fifo_A_A_IO_L2_in_11_x112_write : OUT STD_LOGIC;
    fifo_A_PE_10_0_x146_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    fifo_A_PE_10_0_x146_full_n : IN STD_LOGIC;
    fifo_A_PE_10_0_x146_write : OUT STD_LOGIC );
end;


architecture behav of top_A_IO_L2_in_10_x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv11_200 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_A_A_IO_L2_in_10_x111_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln890_reg_528 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_A_A_IO_L2_in_11_x112_blk_n : STD_LOGIC;
    signal select_ln7030_1_reg_532 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_A_PE_10_0_x146_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln890_701_reg_576 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_701_reg_576_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten13_reg_143 : STD_LOGIC_VECTOR (10 downto 0);
    signal c3_V_reg_154 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_reg_165 : STD_LOGIC_VECTOR (10 downto 0);
    signal c4_V_reg_176 : STD_LOGIC_VECTOR (4 downto 0);
    signal c5_V_41_reg_187 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten33_reg_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal c5_V_reg_209 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten21_reg_220 : STD_LOGIC_VECTOR (11 downto 0);
    signal c7_V_reg_231 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln890_228_fu_242_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln890_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln7030_1_fu_286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln7030_1_reg_532_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln890_fu_312_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln890_565_fu_372_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln7039_fu_384_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln7039_reg_546 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln691_897_fu_390_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln890_568_fu_402_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal local_A_pong_V_addr_reg_561 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_566 : STD_LOGIC_VECTOR (255 downto 0);
    signal add_ln890_226_fu_414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln890_701_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_701_reg_576_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln890_566_fu_438_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln890_566_reg_580 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln7056_fu_478_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln7056_reg_586 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_896_fu_482_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln890_567_fu_494_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_A_pong_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal local_A_pong_V_load_reg_606 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state6 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal local_A_pong_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal local_A_pong_V_ce0 : STD_LOGIC;
    signal local_A_pong_V_ce1 : STD_LOGIC;
    signal local_A_pong_V_we1 : STD_LOGIC;
    signal ap_phi_mux_c5_V_phi_fu_213_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln7039_1_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7056_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal icmp_ln890_700_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_fu_254_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp_i_i72_mid1_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i7244_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln89052_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln7030_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln7030_fu_266_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln7030_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln890_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_894_fu_320_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln7039_1_fu_344_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln7039_fu_340_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln7030_2_fu_348_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln890_564_fu_356_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln890_563_fu_332_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1320_cast_fu_364_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln7039_fu_380_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln890_227_fu_396_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln890_702_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_895_fu_426_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln890_703_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln890_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln890_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln7051_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln7051_fu_470_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln890_fu_488_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_cast_fu_505_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln890_fu_502_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln7056_fu_512_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_A_IO_L2_in_0_x1_local_A_pong_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (255 downto 0) );
    end component;



begin
    local_A_pong_V_U : component top_A_IO_L2_in_0_x1_local_A_pong_V
    generic map (
        DataWidth => 256,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_A_pong_V_address0,
        ce0 => local_A_pong_V_ce0,
        q0 => local_A_pong_V_q0,
        address1 => local_A_pong_V_addr_reg_561,
        ce1 => local_A_pong_V_ce1,
        we1 => local_A_pong_V_we1,
        d1 => tmp_reg_566);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state6)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state6);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c3_V_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_0))) then 
                c3_V_reg_154 <= select_ln890_fu_312_p3;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c3_V_reg_154 <= ap_const_lv4_A;
            end if; 
        end if;
    end process;

    c4_V_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_0))) then 
                c4_V_reg_176 <= select_ln890_565_fu_372_p3;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c4_V_reg_176 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    c5_V_41_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_0))) then 
                c5_V_41_reg_187 <= add_ln691_897_fu_390_p2;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c5_V_41_reg_187 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    c5_V_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                c5_V_reg_209 <= ap_const_lv6_0;
            elsif (((icmp_ln890_701_reg_576 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                c5_V_reg_209 <= select_ln890_566_reg_580;
            end if; 
        end if;
    end process;

    c7_V_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                c7_V_reg_231 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
                c7_V_reg_231 <= add_ln691_896_fu_482_p2;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_0))) then 
                indvar_flatten13_reg_143 <= add_ln890_228_fu_242_p2;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten13_reg_143 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    indvar_flatten21_reg_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvar_flatten21_reg_220 <= ap_const_lv12_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
                indvar_flatten21_reg_220 <= select_ln890_567_fu_494_p3;
            end if; 
        end if;
    end process;

    indvar_flatten33_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvar_flatten33_reg_198 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
                indvar_flatten33_reg_198 <= add_ln890_226_fu_414_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_165 <= select_ln890_568_fu_402_p3;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_165 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_0))) then
                add_ln7039_reg_546 <= add_ln7039_fu_384_p2;
                select_ln7030_1_reg_532 <= select_ln7030_1_fu_286_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln890_701_reg_576 <= icmp_ln890_701_fu_420_p2;
                icmp_ln890_701_reg_576_pp1_iter1_reg <= icmp_ln890_701_reg_576;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln890_701_reg_576_pp1_iter2_reg <= icmp_ln890_701_reg_576_pp1_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln890_reg_528 <= icmp_ln890_fu_248_p2;
                select_ln7030_1_reg_532_pp0_iter1_reg <= select_ln7030_1_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_reg_528 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                local_A_pong_V_addr_reg_561 <= zext_ln7039_1_fu_410_p1(9 - 1 downto 0);
                tmp_reg_566 <= fifo_A_A_IO_L2_in_10_x111_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln890_701_reg_576_pp1_iter1_reg = ap_const_lv1_0))) then
                local_A_pong_V_load_reg_606 <= local_A_pong_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                select_ln890_566_reg_580 <= select_ln890_566_fu_438_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_0))) then
                trunc_ln7056_reg_586 <= trunc_ln7056_fu_478_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter0, icmp_ln890_fu_248_p2, ap_enable_reg_pp1_iter0, icmp_ln890_701_fu_420_p2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln890_fu_248_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (icmp_ln890_701_fu_420_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln691_894_fu_320_p2 <= std_logic_vector(unsigned(select_ln7030_fu_266_p3) + unsigned(ap_const_lv5_1));
    add_ln691_895_fu_426_p2 <= std_logic_vector(unsigned(ap_phi_mux_c5_V_phi_fu_213_p4) + unsigned(ap_const_lv6_1));
    add_ln691_896_fu_482_p2 <= std_logic_vector(unsigned(select_ln7051_fu_470_p3) + unsigned(ap_const_lv5_1));
    add_ln691_897_fu_390_p2 <= std_logic_vector(unsigned(select_ln890_563_fu_332_p3) + unsigned(ap_const_lv6_1));
    add_ln691_fu_254_p2 <= std_logic_vector(unsigned(c3_V_reg_154) + unsigned(ap_const_lv4_1));
    add_ln7039_fu_384_p2 <= std_logic_vector(unsigned(tmp_1320_cast_fu_364_p3) + unsigned(zext_ln7039_fu_380_p1));
    add_ln7056_fu_512_p2 <= std_logic_vector(unsigned(tmp_cast_fu_505_p3) + unsigned(zext_ln890_fu_502_p1));
    add_ln890_226_fu_414_p2 <= std_logic_vector(unsigned(indvar_flatten33_reg_198) + unsigned(ap_const_lv16_1));
    add_ln890_227_fu_396_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_165) + unsigned(ap_const_lv11_1));
    add_ln890_228_fu_242_p2 <= std_logic_vector(unsigned(indvar_flatten13_reg_143) + unsigned(ap_const_lv11_1));
    add_ln890_fu_488_p2 <= std_logic_vector(unsigned(indvar_flatten21_reg_220) + unsigned(ap_const_lv12_1));
    and_ln7030_fu_306_p2 <= (xor_ln7030_fu_294_p2 and icmp_ln89052_fu_300_p2);
    and_ln890_fu_458_p2 <= (xor_ln890_fu_446_p2 and icmp_ln890_703_fu_452_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo_A_A_IO_L2_in_10_x111_empty_n, fifo_A_A_IO_L2_in_11_x112_full_n, ap_enable_reg_pp0_iter1, icmp_ln890_reg_528, select_ln7030_1_reg_532)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((select_ln7030_1_reg_532 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_11_x112_full_n = ap_const_logic_0)) or ((icmp_ln890_reg_528 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_10_x111_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo_A_A_IO_L2_in_10_x111_empty_n, fifo_A_A_IO_L2_in_11_x112_full_n, ap_enable_reg_pp0_iter1, icmp_ln890_reg_528, select_ln7030_1_reg_532)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((select_ln7030_1_reg_532 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_11_x112_full_n = ap_const_logic_0)) or ((icmp_ln890_reg_528 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_10_x111_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_A_A_IO_L2_in_10_x111_empty_n, fifo_A_A_IO_L2_in_11_x112_full_n, ap_enable_reg_pp0_iter1, icmp_ln890_reg_528, select_ln7030_1_reg_532)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((select_ln7030_1_reg_532 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_11_x112_full_n = ap_const_logic_0)) or ((icmp_ln890_reg_528 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_10_x111_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(fifo_A_PE_10_0_x146_full_n, ap_enable_reg_pp1_iter3, icmp_ln890_701_reg_576_pp1_iter2_reg)
    begin
                ap_block_pp1_stage0_01001 <= ((icmp_ln890_701_reg_576_pp1_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (fifo_A_PE_10_0_x146_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(fifo_A_PE_10_0_x146_full_n, ap_enable_reg_pp1_iter3, icmp_ln890_701_reg_576_pp1_iter2_reg)
    begin
                ap_block_pp1_stage0_11001 <= ((icmp_ln890_701_reg_576_pp1_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (fifo_A_PE_10_0_x146_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(fifo_A_PE_10_0_x146_full_n, ap_enable_reg_pp1_iter3, icmp_ln890_701_reg_576_pp1_iter2_reg)
    begin
                ap_block_pp1_stage0_subdone <= ((icmp_ln890_701_reg_576_pp1_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (fifo_A_PE_10_0_x146_full_n = ap_const_logic_0));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(fifo_A_A_IO_L2_in_10_x111_empty_n, fifo_A_A_IO_L2_in_11_x112_full_n, icmp_ln890_reg_528, select_ln7030_1_reg_532)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((select_ln7030_1_reg_532 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_11_x112_full_n = ap_const_logic_0)) or ((icmp_ln890_reg_528 = ap_const_lv1_0) and (fifo_A_A_IO_L2_in_10_x111_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp1_stage0_iter3_assign_proc : process(fifo_A_PE_10_0_x146_full_n, icmp_ln890_701_reg_576_pp1_iter2_reg)
    begin
                ap_block_state9_pp1_stage0_iter3 <= ((icmp_ln890_701_reg_576_pp1_iter2_reg = ap_const_lv1_0) and (fifo_A_PE_10_0_x146_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln890_fu_248_p2)
    begin
        if ((icmp_ln890_fu_248_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state6_assign_proc : process(icmp_ln890_701_fu_420_p2)
    begin
        if ((icmp_ln890_701_fu_420_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c5_V_phi_fu_213_p4_assign_proc : process(ap_block_pp1_stage0, icmp_ln890_701_reg_576, c5_V_reg_209, ap_CS_fsm_pp1_stage0, select_ln890_566_reg_580, ap_enable_reg_pp1_iter1)
    begin
        if (((icmp_ln890_701_reg_576 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_c5_V_phi_fu_213_p4 <= select_ln890_566_reg_580;
        else 
            ap_phi_mux_c5_V_phi_fu_213_p4 <= c5_V_reg_209;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i7244_fu_280_p2 <= "1" when (c3_V_reg_154 = ap_const_lv4_A) else "0";
    cmp_i_i72_mid1_fu_274_p2 <= "1" when (add_ln691_fu_254_p2 = ap_const_lv4_A) else "0";

    fifo_A_A_IO_L2_in_10_x111_blk_n_assign_proc : process(fifo_A_A_IO_L2_in_10_x111_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln890_reg_528)
    begin
        if (((icmp_ln890_reg_528 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_A_A_IO_L2_in_10_x111_blk_n <= fifo_A_A_IO_L2_in_10_x111_empty_n;
        else 
            fifo_A_A_IO_L2_in_10_x111_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_A_A_IO_L2_in_10_x111_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln890_reg_528, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln890_reg_528 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_A_A_IO_L2_in_10_x111_read <= ap_const_logic_1;
        else 
            fifo_A_A_IO_L2_in_10_x111_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_A_A_IO_L2_in_11_x112_blk_n_assign_proc : process(fifo_A_A_IO_L2_in_11_x112_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, select_ln7030_1_reg_532)
    begin
        if (((select_ln7030_1_reg_532 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_A_A_IO_L2_in_11_x112_blk_n <= fifo_A_A_IO_L2_in_11_x112_full_n;
        else 
            fifo_A_A_IO_L2_in_11_x112_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_A_A_IO_L2_in_11_x112_din <= fifo_A_A_IO_L2_in_10_x111_dout;

    fifo_A_A_IO_L2_in_11_x112_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln7030_1_reg_532, ap_block_pp0_stage0_11001)
    begin
        if (((select_ln7030_1_reg_532 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_A_A_IO_L2_in_11_x112_write <= ap_const_logic_1;
        else 
            fifo_A_A_IO_L2_in_11_x112_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_A_PE_10_0_x146_blk_n_assign_proc : process(fifo_A_PE_10_0_x146_full_n, ap_enable_reg_pp1_iter3, ap_block_pp1_stage0, icmp_ln890_701_reg_576_pp1_iter2_reg)
    begin
        if (((icmp_ln890_701_reg_576_pp1_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            fifo_A_PE_10_0_x146_blk_n <= fifo_A_PE_10_0_x146_full_n;
        else 
            fifo_A_PE_10_0_x146_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_A_PE_10_0_x146_din <= local_A_pong_V_load_reg_606;

    fifo_A_PE_10_0_x146_write_assign_proc : process(ap_enable_reg_pp1_iter3, icmp_ln890_701_reg_576_pp1_iter2_reg, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln890_701_reg_576_pp1_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            fifo_A_PE_10_0_x146_write <= ap_const_logic_1;
        else 
            fifo_A_PE_10_0_x146_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln89052_fu_300_p2 <= "1" when (c5_V_41_reg_187 = ap_const_lv6_20) else "0";
    icmp_ln890_700_fu_260_p2 <= "1" when (indvar_flatten_reg_165 = ap_const_lv11_200) else "0";
    icmp_ln890_701_fu_420_p2 <= "1" when (indvar_flatten33_reg_198 = ap_const_lv16_8000) else "0";
    icmp_ln890_702_fu_432_p2 <= "1" when (indvar_flatten21_reg_220 = ap_const_lv12_400) else "0";
    icmp_ln890_703_fu_452_p2 <= "1" when (c7_V_reg_231 = ap_const_lv5_10) else "0";
    icmp_ln890_fu_248_p2 <= "1" when (indvar_flatten13_reg_143 = ap_const_lv11_600) else "0";
    local_A_pong_V_address0 <= zext_ln7056_fu_518_p1(9 - 1 downto 0);

    local_A_pong_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            local_A_pong_V_ce0 <= ap_const_logic_1;
        else 
            local_A_pong_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_A_pong_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            local_A_pong_V_ce1 <= ap_const_logic_1;
        else 
            local_A_pong_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_A_pong_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, select_ln7030_1_reg_532_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (select_ln7030_1_reg_532_pp0_iter1_reg = ap_const_lv1_1))) then 
            local_A_pong_V_we1 <= ap_const_logic_1;
        else 
            local_A_pong_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln7051_fu_464_p2 <= (icmp_ln890_702_fu_432_p2 or and_ln890_fu_458_p2);
    or_ln890_fu_326_p2 <= (icmp_ln890_700_fu_260_p2 or and_ln7030_fu_306_p2);
    select_ln7030_1_fu_286_p3 <= 
        cmp_i_i72_mid1_fu_274_p2 when (icmp_ln890_700_fu_260_p2(0) = '1') else 
        cmp_i_i7244_fu_280_p2;
    select_ln7030_2_fu_348_p3 <= 
        ap_const_lv4_0 when (icmp_ln890_700_fu_260_p2(0) = '1') else 
        trunc_ln7039_1_fu_344_p1;
    select_ln7030_fu_266_p3 <= 
        ap_const_lv5_0 when (icmp_ln890_700_fu_260_p2(0) = '1') else 
        c4_V_reg_176;
    select_ln7051_fu_470_p3 <= 
        ap_const_lv5_0 when (or_ln7051_fu_464_p2(0) = '1') else 
        c7_V_reg_231;
    select_ln890_563_fu_332_p3 <= 
        ap_const_lv6_0 when (or_ln890_fu_326_p2(0) = '1') else 
        c5_V_41_reg_187;
    select_ln890_564_fu_356_p3 <= 
        trunc_ln7039_fu_340_p1 when (and_ln7030_fu_306_p2(0) = '1') else 
        select_ln7030_2_fu_348_p3;
    select_ln890_565_fu_372_p3 <= 
        add_ln691_894_fu_320_p2 when (and_ln7030_fu_306_p2(0) = '1') else 
        select_ln7030_fu_266_p3;
    select_ln890_566_fu_438_p3 <= 
        add_ln691_895_fu_426_p2 when (icmp_ln890_702_fu_432_p2(0) = '1') else 
        ap_phi_mux_c5_V_phi_fu_213_p4;
    select_ln890_567_fu_494_p3 <= 
        ap_const_lv12_1 when (icmp_ln890_702_fu_432_p2(0) = '1') else 
        add_ln890_fu_488_p2;
    select_ln890_568_fu_402_p3 <= 
        ap_const_lv11_1 when (icmp_ln890_700_fu_260_p2(0) = '1') else 
        add_ln890_227_fu_396_p2;
    select_ln890_fu_312_p3 <= 
        add_ln691_fu_254_p2 when (icmp_ln890_700_fu_260_p2(0) = '1') else 
        c3_V_reg_154;
    tmp_1320_cast_fu_364_p3 <= (select_ln890_564_fu_356_p3 & ap_const_lv5_0);
    tmp_cast_fu_505_p3 <= (trunc_ln7056_reg_586 & ap_const_lv5_0);
    trunc_ln7039_1_fu_344_p1 <= c4_V_reg_176(4 - 1 downto 0);
    trunc_ln7039_fu_340_p1 <= add_ln691_894_fu_320_p2(4 - 1 downto 0);
    trunc_ln7056_fu_478_p1 <= select_ln7051_fu_470_p3(4 - 1 downto 0);
    xor_ln7030_fu_294_p2 <= (icmp_ln890_700_fu_260_p2 xor ap_const_lv1_1);
    xor_ln890_fu_446_p2 <= (icmp_ln890_702_fu_432_p2 xor ap_const_lv1_1);
    zext_ln7039_1_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln7039_reg_546),64));
    zext_ln7039_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln890_563_fu_332_p3),9));
    zext_ln7056_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln7056_fu_512_p2),64));
    zext_ln890_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln890_566_reg_580),9));
end behav;
