{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_core_controller_0_0",
    "cell_name": "core_controller_0",
    "component_reference": "xilinx.com:user:core_controller:1.0",
    "ip_revision": "23",
    "gen_directory": "../../../../../../ClangPU.gen/sources_1/bd/design_1/ip/design_1_core_controller_0_0",
    "parameters": {
      "component_parameters": {
        "C_S_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_S_AXI_ADDR_WIDTH": [ { "value": "16", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_S_AXI_BASEADDR": [ { "value": "0xFFFFFFFF", "resolve_type": "user", "format": "bitString", "enabled": false, "usage": "all" } ],
        "C_S_AXI_HIGHADDR": [ { "value": "0x00000000", "resolve_type": "user", "format": "bitString", "enabled": false, "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_core_controller_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_S_AXI_DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_ADDR_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:zybo-z7-10:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z010" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "23" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../ClangPU.gen/sources_1/bd/design_1/ip/design_1_core_controller_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "CCLK": [ { "direction": "in" } ],
        "CRST": [ { "direction": "out" } ],
        "CEXEC": [ { "direction": "out" } ],
        "CMEM_ADDR": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "CSTAT": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "S_AXI_ACLK": [ { "direction": "in" } ],
        "S_AXI_ARSTN": [ { "direction": "in" } ],
        "S_AXI_AWADDR": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "S_AXI_AWPROT": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "S_AXI_AWVALID": [ { "direction": "in" } ],
        "S_AXI_AWREADY": [ { "direction": "out" } ],
        "S_AXI_WDATA": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "S_AXI_WSTRB": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "S_AXI_WVALID": [ { "direction": "in" } ],
        "S_AXI_WREADY": [ { "direction": "out" } ],
        "S_AXI_BRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S_AXI_BVALID": [ { "direction": "out" } ],
        "S_AXI_BREADY": [ { "direction": "in" } ],
        "S_AXI_ARADDR": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "S_AXI_ARPROT": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "S_AXI_ARVALID": [ { "direction": "in" } ],
        "S_AXI_ARREADY": [ { "direction": "out" } ],
        "S_AXI_RDATA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "S_AXI_RRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S_AXI_RVALID": [ { "direction": "out" } ],
        "S_AXI_RREADY": [ { "direction": "in" } ]
      },
      "interfaces": {
        "S_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S_AXI",
          "parameters": {
            "WIZ_DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "WIZ_NUM_REG": [ { "value": "4", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "32", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "50000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "16", "value_src": "auto", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "4", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "4", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "BVALID": [ { "physical_name": "S_AXI_BVALID" } ],
            "RREADY": [ { "physical_name": "S_AXI_RREADY" } ],
            "BREADY": [ { "physical_name": "S_AXI_BREADY" } ],
            "AWVALID": [ { "physical_name": "S_AXI_AWVALID" } ],
            "AWREADY": [ { "physical_name": "S_AXI_AWREADY" } ],
            "AWPROT": [ { "physical_name": "S_AXI_AWPROT" } ],
            "WDATA": [ { "physical_name": "S_AXI_WDATA" } ],
            "RRESP": [ { "physical_name": "S_AXI_RRESP" } ],
            "ARPROT": [ { "physical_name": "S_AXI_ARPROT" } ],
            "RVALID": [ { "physical_name": "S_AXI_RVALID" } ],
            "ARADDR": [ { "physical_name": "S_AXI_ARADDR" } ],
            "AWADDR": [ { "physical_name": "S_AXI_AWADDR" } ],
            "ARREADY": [ { "physical_name": "S_AXI_ARREADY" } ],
            "WVALID": [ { "physical_name": "S_AXI_WVALID" } ],
            "WREADY": [ { "physical_name": "S_AXI_WREADY" } ],
            "ARVALID": [ { "physical_name": "S_AXI_ARVALID" } ],
            "WSTRB": [ { "physical_name": "S_AXI_WSTRB" } ],
            "BRESP": [ { "physical_name": "S_AXI_BRESP" } ],
            "RDATA": [ { "physical_name": "S_AXI_RDATA" } ]
          }
        },
        "S_AXI_CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s_axi_aresetn:S_AXI_ARSTN", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "50000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s_axi_aclk" } ]
          }
        },
        "S_AXI_ARSTN": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "S_AXI_ARSTN" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI": {
          "address_blocks": {
            "S_AXI_reg": {
              "base_address": "0",
              "range": "4096",
              "usage": "register",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S_AXI_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S_AXI_HIGHADDR" } ]
              }
            }
          }
        }
      }
    }
  }
}