Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 28 17:39:16 2026
| Host         : DESKTOP-0UNMQ8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_debug_system_timing_summary_routed.rpt -pb top_debug_system_timing_summary_routed.pb -rpx top_debug_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_debug_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints         64          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (2196)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2196)
---------------------------------
 There are 2196 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.762        0.000                      0                 7479        0.052        0.000                      0                 7479        3.000        0.000                       0                  2202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_50m    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_50m    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_50m_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_50m_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_50m          7.762        0.000                      0                 7479        0.135        0.000                      0                 7479        8.750        0.000                       0                  2198  
  clkfbout_clk_wiz_50m                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_50m_1        7.764        0.000                      0                 7479        0.135        0.000                      0                 7479        8.750        0.000                       0                  2198  
  clkfbout_clk_wiz_50m_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_50m_1  clk_out1_clk_wiz_50m          7.762        0.000                      0                 7479        0.052        0.000                      0                 7479  
clk_out1_clk_wiz_50m    clk_out1_clk_wiz_50m_1        7.762        0.000                      0                 7479        0.052        0.000                      0                 7479  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_out1_clk_wiz_50m                            
(none)                  clk_out1_clk_wiz_50m_1                          
(none)                                          clk_out1_clk_wiz_50m    
(none)                                          clk_out1_clk_wiz_50m_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_50m
  To Clock:  clk_out1_clk_wiz_50m

Setup :            0  Failing Endpoints,  Worst Slack        7.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.389    u_cpu/u_idex/rs1_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.389    u_cpu/u_idex/rs2_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.084    18.833    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.404    u_cpu/u_idex/rs1_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.084    18.833    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.404    u_cpu/u_idex/rs2_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.084    18.915    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_cpu/u_idex/rs1_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.084    18.915    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_cpu/u_idex/rs2_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs1_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs1_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs2_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs2_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.805%)  route 0.188ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_dbg/imem_dbg_wdata_reg[27]/Q
                         net (fo=4, routed)           0.188    -0.265    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/DIA
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.854    -0.836    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/WCLK
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.414    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_cpu/u_idex/pc_plus4_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exmem/pc_plus4_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.548    -0.633    u_cpu/u_idex/clk_out1
    SLICE_X36Y75         FDRE                                         r  u_cpu/u_idex/pc_plus4_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  u_cpu/u_idex/pc_plus4_out_reg[19]/Q
                         net (fo=2, routed)           0.059    -0.446    u_cpu/u_exmem/wb_sel_pc4_out_reg_1[19]
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.813    -0.876    u_cpu/u_exmem/clk_out1
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.022    -0.598    u_cpu/u_exmem/pc_plus4_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y56     u_baud_tick/r_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y56     u_baud_tick/r_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y57     u_baud_tick/r_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y57     u_baud_tick/r_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y57     u_baud_tick/r_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y63     u_cpu/dbg_step_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y70     u_cpu/halt_seen_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y75     u_cpu/u_exmem/alu_result_out_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_50m
  To Clock:  clkfbout_clk_wiz_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_50m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_50m_1
  To Clock:  clk_out1_clk_wiz_50m_1

Setup :            0  Failing Endpoints,  Worst Slack        7.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.391    u_cpu/u_idex/rs1_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.082    18.915    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.391    u_cpu/u_idex/rs2_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.082    18.835    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.406    u_cpu/u_idex/rs1_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.082    18.835    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.406    u_cpu/u_idex/rs2_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.406    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.488    u_cpu/u_idex/rs1_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.082    18.917    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.488    u_cpu/u_idex/rs2_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.082    18.836    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.407    u_cpu/u_idex/rs1_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.082    18.836    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.407    u_cpu/u_idex/rs1_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.082    18.836    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.407    u_cpu/u_idex/rs2_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.082    18.836    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.407    u_cpu/u_idex/rs2_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.374    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.805%)  route 0.188ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_dbg/imem_dbg_wdata_reg[27]/Q
                         net (fo=4, routed)           0.188    -0.265    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/DIA
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.854    -0.836    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/WCLK
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X60Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.414    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.376    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_cpu/u_idex/pc_plus4_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exmem/pc_plus4_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.548    -0.633    u_cpu/u_idex/clk_out1
    SLICE_X36Y75         FDRE                                         r  u_cpu/u_idex/pc_plus4_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  u_cpu/u_idex/pc_plus4_out_reg[19]/Q
                         net (fo=2, routed)           0.059    -0.446    u_cpu/u_exmem/wb_sel_pc4_out_reg_1[19]
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.813    -0.876    u_cpu/u_exmem/clk_out1
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.022    -0.598    u_cpu/u_exmem/pc_plus4_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_50m_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y56     u_baud_tick/r_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y56     u_baud_tick/r_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y57     u_baud_tick/r_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y57     u_baud_tick/r_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X63Y57     u_baud_tick/r_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y63     u_cpu/dbg_step_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y70     u_cpu/halt_seen_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y75     u_cpu/u_exmem/alu_result_out_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y63     u_cpu/u_if/u_imem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y66     u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_50m_1
  To Clock:  clkfbout_clk_wiz_50m_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_50m_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_50m_1
  To Clock:  clk_out1_clk_wiz_50m

Setup :            0  Failing Endpoints,  Worst Slack        7.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.389    u_cpu/u_idex/rs1_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.389    u_cpu/u_idex/rs2_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.084    18.833    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.404    u_cpu/u_idex/rs1_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.084    18.833    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.404    u_cpu/u_idex/rs2_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.084    18.915    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_cpu/u_idex/rs1_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.084    18.915    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_cpu/u_idex/rs2_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs1_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs1_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs2_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m rise@20.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs2_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.805%)  route 0.188ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_dbg/imem_dbg_wdata_reg[27]/Q
                         net (fo=4, routed)           0.188    -0.265    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/DIA
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.854    -0.836    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/WCLK
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X60Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.331    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_cpu/u_idex/pc_plus4_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exmem/pc_plus4_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m rise@0.000ns - clk_out1_clk_wiz_50m_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.548    -0.633    u_cpu/u_idex/clk_out1
    SLICE_X36Y75         FDRE                                         r  u_cpu/u_idex/pc_plus4_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  u_cpu/u_idex/pc_plus4_out_reg[19]/Q
                         net (fo=2, routed)           0.059    -0.446    u_cpu/u_exmem/wb_sel_pc4_out_reg_1[19]
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.813    -0.876    u_cpu/u_exmem/clk_out1
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/C
                         clock pessimism              0.256    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.022    -0.515    u_cpu/u_exmem/pc_plus4_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_50m
  To Clock:  clk_out1_clk_wiz_50m_1

Setup :            0  Failing Endpoints,  Worst Slack        7.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.389    u_cpu/u_idex/rs1_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.189ns (18.884%)  route 9.403ns (81.116%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.200    10.627    u_cpu/u_idex/SR[0]
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.431    18.435    u_cpu/u_idex/clk_out1
    SLICE_X38Y87         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[29]/C
                         clock pessimism              0.562    18.997    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y87         FDRE (Setup_fdre_C_R)       -0.524    18.389    u_cpu/u_idex/rs2_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         18.389    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.084    18.833    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.404    u_cpu/u_idex/rs1_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 2.189ns (19.076%)  route 9.286ns (80.924%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 18.426 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.084    10.510    u_cpu/u_idex/SR[0]
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.422    18.426    u_cpu/u_idex/clk_out1
    SLICE_X35Y78         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[18]/C
                         clock pessimism              0.491    18.917    
                         clock uncertainty           -0.084    18.833    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    18.404    u_cpu/u_idex/rs2_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.084    18.915    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_cpu/u_idex/rs1_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 2.189ns (18.994%)  route 9.335ns (81.006%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         2.133    10.560    u_cpu/u_idex/SR[0]
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.433    18.437    u_cpu/u_idex/clk_out1
    SLICE_X45Y86         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[30]/C
                         clock pessimism              0.562    18.999    
                         clock uncertainty           -0.084    18.915    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_cpu/u_idex/rs2_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs1_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs1_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs1_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs1_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[17]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs2_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 u_cpu/u_exmem/rd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_idex/rs2_data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50m_1 rise@20.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.189ns (19.259%)  route 9.177ns (80.741%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 18.427 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.547    -0.965    u_cpu/u_exmem/clk_out1
    SLICE_X45Y66         FDRE                                         r  u_cpu/u_exmem/rd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  u_cpu/u_exmem/rd_out_reg[4]/Q
                         net (fo=5, routed)           1.182     0.673    u_cpu/u_idex/dbg_freeze_reg[109]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     0.797 r  u_cpu/u_idex/i__carry_i_15/O
                         net (fo=3, routed)           0.973     1.770    u_cpu/u_exmem/lt_carry__2_i_9
    SLICE_X39Y66         LUT3 (Prop_lut3_I2_O)        0.152     1.922 r  u_cpu/u_exmem/i__carry_i_11/O
                         net (fo=32, routed)          1.711     3.633    u_cpu/u_memwb/alu_result_out[25]_i_10
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.959 r  u_cpu/u_memwb/i__carry__5_i_1/O
                         net (fo=21, routed)          1.387     5.346    u_cpu/u_memwb/rs1_fwd[27]
    SLICE_X49Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.470 r  u_cpu/u_memwb/branch_taken_out_i_5/O
                         net (fo=1, routed)           0.000     5.470    u_cpu/u_memwb/branch_taken_out_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.040 r  u_cpu/u_memwb/branch_taken_out_reg_i_2/CO[2]
                         net (fo=2, routed)           0.855     6.895    u_cpu/u_idex/CO[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.313     7.208 r  u_cpu/u_idex/pc[31]_i_4/O
                         net (fo=34, routed)          1.095     8.303    u_dbg/pcsrc_ex
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  u_dbg/pc_out[31]_i_1/O
                         net (fo=195, routed)         1.975    10.401    u_cpu/u_idex/SR[0]
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.423    18.427    u_cpu/u_idex/clk_out1
    SLICE_X35Y80         FDRE                                         r  u_cpu/u_idex/rs2_data_out_reg[21]/C
                         clock pessimism              0.491    18.918    
                         clock uncertainty           -0.084    18.834    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    18.405    u_cpu/u_idex/rs2_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  8.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.227    -0.239    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/ADDRD3
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.855    -0.835    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/WCLK
    SLICE_X60Y66         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD/CLK
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X60Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.291    u_cpu/u_if/u_imem/mem_reg_0_63_12_14/RAMD
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.805%)  route 0.188ns (57.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_dbg/imem_dbg_wdata_reg[27]/Q
                         net (fo=4, routed)           0.188    -0.265    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/DIA
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.854    -0.836    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/WCLK
    SLICE_X60Y67         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X60Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.331    u_cpu/u_if/u_imem/mem_reg_192_255_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_dbg/imem_dbg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.587    -0.594    u_dbg/clk_out1
    SLICE_X62Y67         FDRE                                         r  u_dbg/imem_dbg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  u_dbg/imem_dbg_addr_reg[5]/Q
                         net (fo=220, routed)         0.241    -0.226    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/ADDRD3
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.853    -0.837    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/WCLK
    SLICE_X60Y68         RAMD64E                                      r  u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD/CLK
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.084    -0.479    
    SLICE_X60Y68         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186    -0.293    u_cpu/u_if/u_imem/mem_reg_64_127_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_cpu/u_idex/pc_plus4_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exmem/pc_plus4_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50m_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50m_1 rise@0.000ns - clk_out1_clk_wiz_50m rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.548    -0.633    u_cpu/u_idex/clk_out1
    SLICE_X36Y75         FDRE                                         r  u_cpu/u_idex/pc_plus4_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  u_cpu/u_idex/pc_plus4_out_reg[19]/Q
                         net (fo=2, routed)           0.059    -0.446    u_cpu/u_exmem/wb_sel_pc4_out_reg_1[19]
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.813    -0.876    u_cpu/u_exmem/clk_out1
    SLICE_X37Y75         FDRE                                         r  u_cpu/u_exmem/pc_plus4_out_reg[19]/C
                         clock pessimism              0.256    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.022    -0.515    u_cpu/u_exmem/pc_plus4_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.068    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_50m
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 3.974ns (48.148%)  route 4.279ns (51.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.548    -0.964    u_uart_tx/clk_out1
    SLICE_X44Y65         FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDSE (Prop_fdse_C_Q)         0.456    -0.508 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           4.279     3.772    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.289 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.289    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.223ns (52.600%)  route 3.805ns (47.400%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.625    -0.887    u_baud_tick/clk_out1
    SLICE_X63Y57         FDRE                                         r  u_baud_tick/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  u_baud_tick/r_reg_reg[3]/Q
                         net (fo=5, routed)           0.888     0.420    u_baud_tick/r_reg_reg_n_0_[3]
    SLICE_X63Y57         LUT5 (Prop_lut5_I2_O)        0.299     0.719 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=11, routed)          2.917     3.636    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     7.141 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.141    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.392ns (57.010%)  route 1.050ns (42.990%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.592    -0.589    u_baud_tick/clk_out1
    SLICE_X63Y57         FDRE                                         r  u_baud_tick/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_baud_tick/r_reg_reg[4]/Q
                         net (fo=4, routed)           0.154    -0.294    u_baud_tick/r_reg_reg_n_0_[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=11, routed)          0.895     0.646    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.853 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.853    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.360ns (47.758%)  route 1.487ns (52.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.558    -0.623    u_uart_tx/clk_out1
    SLICE_X44Y65         FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDSE (Prop_fdse_C_Q)         0.141    -0.482 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           1.487     1.005    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.224 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.224    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_50m_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 3.974ns (48.148%)  route 4.279ns (51.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.548    -0.964    u_uart_tx/clk_out1
    SLICE_X44Y65         FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDSE (Prop_fdse_C_Q)         0.456    -0.508 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           4.279     3.772    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.289 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.289    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.223ns (52.600%)  route 3.805ns (47.400%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.625    -0.887    u_baud_tick/clk_out1
    SLICE_X63Y57         FDRE                                         r  u_baud_tick/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.468 r  u_baud_tick/r_reg_reg[3]/Q
                         net (fo=5, routed)           0.888     0.420    u_baud_tick/r_reg_reg_n_0_[3]
    SLICE_X63Y57         LUT5 (Prop_lut5_I2_O)        0.299     0.719 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=11, routed)          2.917     3.636    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     7.141 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.141    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_baud_tick/r_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s_tick_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.392ns (57.010%)  route 1.050ns (42.990%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.592    -0.589    u_baud_tick/clk_out1
    SLICE_X63Y57         FDRE                                         r  u_baud_tick/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_baud_tick/r_reg_reg[4]/Q
                         net (fo=4, routed)           0.154    -0.294    u_baud_tick/r_reg_reg_n_0_[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  u_baud_tick/s_tick_out_OBUF_inst_i_1/O
                         net (fo=11, routed)          0.895     0.646    s_tick_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.853 r  s_tick_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.853    s_tick_out
    J1                                                                r  s_tick_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.360ns (47.758%)  route 1.487ns (52.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.558    -0.623    u_uart_tx/clk_out1
    SLICE_X44Y65         FDSE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDSE (Prop_fdse_C_Q)         0.141    -0.482 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           1.487     1.005    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.224 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.224    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_50m

Max Delay          1860 Endpoints
Min Delay          1860 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.955ns  (logic 1.565ns (8.258%)  route 17.390ns (91.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       14.085    18.955    u_cpu/u_exmem/SR[0]
    SLICE_X57Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.428    -1.568    u_cpu/u_exmem/clk_out1
    SLICE_X57Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.747ns  (logic 1.565ns (8.350%)  route 17.181ns (91.650%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.877    18.747    u_cpu/u_exmem/SR[0]
    SLICE_X61Y75         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.491    -1.505    u_cpu/u_exmem/clk_out1
    SLICE_X61Y75         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.744ns  (logic 1.565ns (8.351%)  route 17.178ns (91.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.874    18.744    u_cpu/u_exmem/SR[0]
    SLICE_X60Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X60Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.744ns  (logic 1.565ns (8.351%)  route 17.178ns (91.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.874    18.744    u_cpu/u_exmem/SR[0]
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[5]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.744ns  (logic 1.565ns (8.351%)  route 17.178ns (91.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.874    18.744    u_cpu/u_exmem/SR[0]
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[4]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.737ns  (logic 1.565ns (8.354%)  route 17.172ns (91.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.867    18.737    u_cpu/u_exmem/SR[0]
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.737ns  (logic 1.565ns (8.354%)  route 17.172ns (91.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.867    18.737    u_cpu/u_exmem/SR[0]
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[6]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.737ns  (logic 1.565ns (8.354%)  route 17.172ns (91.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.867    18.737    u_cpu/u_exmem/SR[0]
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.676ns  (logic 1.565ns (8.381%)  route 17.110ns (91.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.806    18.676    u_cpu/u_exmem/SR[0]
    SLICE_X57Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.426    -1.570    u_cpu/u_exmem/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.605ns  (logic 1.565ns (8.413%)  route 17.040ns (91.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.735    18.605    u_cpu/u_exmem/SR[0]
    SLICE_X58Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.491    -1.505    u_cpu/u_exmem/clk_out1
    SLICE_X58Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[10][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.045ns (3.426%)  route 1.268ns (96.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.745     1.313    u_cpu/u_id/u_rf/SR[0]
    SLICE_X60Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[10][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X60Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[10][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[6][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.045ns (3.426%)  route 1.268ns (96.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.745     1.313    u_cpu/u_id/u_rf/SR[0]
    SLICE_X61Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[6][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X61Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[6][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.045ns (3.342%)  route 1.301ns (96.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.778     1.346    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[4][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[7][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.045ns (3.331%)  route 1.306ns (96.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.782     1.351    u_cpu/u_id/u_rf/SR[0]
    SLICE_X58Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[7][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X58Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[7][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[13][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.045ns (3.275%)  route 1.329ns (96.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.806     1.374    u_cpu/u_id/u_rf/SR[0]
    SLICE_X61Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[13][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X61Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[13][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[2][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.045ns (3.275%)  route 1.329ns (96.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.806     1.374    u_cpu/u_id/u_rf/SR[0]
    SLICE_X60Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X60Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[2][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[11][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.045ns (3.153%)  route 1.382ns (96.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.858     1.427    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[11][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[11][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[9][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.045ns (3.144%)  route 1.386ns (96.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.863     1.431    u_cpu/u_id/u_rf/SR[0]
    SLICE_X58Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[9][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X58Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[9][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.886%)  route 1.514ns (97.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.990     1.559    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.860    -0.829    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][10]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.886%)  route 1.514ns (97.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.990     1.559    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.860    -0.829    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_50m_1

Max Delay          1860 Endpoints
Min Delay          1860 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.955ns  (logic 1.565ns (8.258%)  route 17.390ns (91.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       14.085    18.955    u_cpu/u_exmem/SR[0]
    SLICE_X57Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.428    -1.568    u_cpu/u_exmem/clk_out1
    SLICE_X57Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.747ns  (logic 1.565ns (8.350%)  route 17.181ns (91.650%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.877    18.747    u_cpu/u_exmem/SR[0]
    SLICE_X61Y75         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.491    -1.505    u_cpu/u_exmem/clk_out1
    SLICE_X61Y75         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.744ns  (logic 1.565ns (8.351%)  route 17.178ns (91.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.874    18.744    u_cpu/u_exmem/SR[0]
    SLICE_X60Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X60Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.744ns  (logic 1.565ns (8.351%)  route 17.178ns (91.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.874    18.744    u_cpu/u_exmem/SR[0]
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[5]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.744ns  (logic 1.565ns (8.351%)  route 17.178ns (91.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.874    18.744    u_cpu/u_exmem/SR[0]
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X61Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[5]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[4]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.737ns  (logic 1.565ns (8.354%)  route 17.172ns (91.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.867    18.737    u_cpu/u_exmem/SR[0]
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[4]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.737ns  (logic 1.565ns (8.354%)  route 17.172ns (91.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.867    18.737    u_cpu/u_exmem/SR[0]
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[6]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.737ns  (logic 1.565ns (8.354%)  route 17.172ns (91.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.867    18.737    u_cpu/u_exmem/SR[0]
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.493    -1.503    u_cpu/u_exmem/clk_out1
    SLICE_X58Y73         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[6]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.676ns  (logic 1.565ns (8.381%)  route 17.110ns (91.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.806    18.676    u_cpu/u_exmem/SR[0]
    SLICE_X57Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.426    -1.570    u_cpu/u_exmem/clk_out1
    SLICE_X57Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_cpu/u_exmem/alu_result_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.605ns  (logic 1.565ns (8.413%)  route 17.040ns (91.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.304     4.746    u_cpu/u_id/u_rf/reset
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     4.870 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)       13.735    18.605    u_cpu/u_exmem/SR[0]
    SLICE_X58Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        1.491    -1.505    u_cpu/u_exmem/clk_out1
    SLICE_X58Y74         FDRE                                         r  u_cpu/u_exmem/alu_result_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[10][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.045ns (3.426%)  route 1.268ns (96.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.745     1.313    u_cpu/u_id/u_rf/SR[0]
    SLICE_X60Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[10][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X60Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[10][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[6][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.045ns (3.426%)  route 1.268ns (96.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.745     1.313    u_cpu/u_id/u_rf/SR[0]
    SLICE_X61Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[6][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X61Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[6][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.045ns (3.342%)  route 1.301ns (96.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.778     1.346    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[4][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[7][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.045ns (3.331%)  route 1.306ns (96.669%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.782     1.351    u_cpu/u_id/u_rf/SR[0]
    SLICE_X58Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[7][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X58Y55         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[7][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[13][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.045ns (3.275%)  route 1.329ns (96.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.806     1.374    u_cpu/u_id/u_rf/SR[0]
    SLICE_X61Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[13][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X61Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[13][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[2][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.045ns (3.275%)  route 1.329ns (96.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.806     1.374    u_cpu/u_id/u_rf/SR[0]
    SLICE_X60Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X60Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[2][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[11][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.045ns (3.153%)  route 1.382ns (96.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.858     1.427    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[11][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[11][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[9][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.045ns (3.144%)  route 1.386ns (96.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.863     1.431    u_cpu/u_id/u_rf/SR[0]
    SLICE_X58Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[9][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.861    -0.828    u_cpu/u_id/u_rf/clk_out1
    SLICE_X58Y56         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[9][9]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.886%)  route 1.514ns (97.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.990     1.559    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.860    -0.829    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][10]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_cpu/u_id/u_rf/regs_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50m_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.045ns (2.886%)  route 1.514ns (97.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.524     0.524    u_cpu/u_id/u_rf/locked
    SLICE_X65Y11         LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  u_cpu/u_id/u_rf/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1424, routed)        0.990     1.559    u_cpu/u_id/u_rf/SR[0]
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50m_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_50m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_50m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2196, routed)        0.860    -0.829    u_cpu/u_id/u_rf/clk_out1
    SLICE_X59Y57         FDRE                                         r  u_cpu/u_id/u_rf/regs_reg[1][9]/C





