<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<azone>
    <rzone name="R7KA8P1KFLCAC.rzone"/>
    <partition>
        <memory parent="RAM" name="RAM_CPU0_S" size="0xEA000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU0_S" size="0x80000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="SDRAM" name="SDRAM_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1" name="OPTION_SETTING_OFS1_CPU0_S" size="0x2" offset="0x0" security="n" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3" name="OPTION_SETTING_OFS3_CPU0_S" size="0x2" offset="0x0" security="n" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_BPS" name="OPTION_SETTING_BPS_CPU0_S" size="0x40" offset="0x0" security="n" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OTP_PBPS" name="OPTION_SETTING_OTP_PBPS_CPU0_S" size="0x40" offset="0x0" security="n" Pname="CPU0"/>
        <memory parent="ITCM" name="ITCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DTCM" name="DTCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="RAM" name="RAM_CPU1_S" size="0xEA000" offset="0xEA000" security="s" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU1_S" size="0x80000" offset="0x80000" security="s" Pname="CPU1"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU1_S" size="0x0" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="SDRAM" name="SDRAM_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1" name="OPTION_SETTING_OFS1_CPU1_S" size="0x2" offset="0x2" security="n" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3" name="OPTION_SETTING_OFS3_CPU1_S" size="0x2" offset="0x2" security="n" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_BPS" name="OPTION_SETTING_BPS_CPU1_S" size="0x40" offset="0x40" security="n" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OTP_PBPS" name="OPTION_SETTING_OTP_PBPS_CPU1_S" size="0x40" offset="0x40" security="n" Pname="CPU1"/>
        <memory parent="CTCM" name="CTCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="STCM" name="STCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <peripheral name="PORT2.CPU0" group="PORT">
            <slot name="P208.CPU0" secure="true"/>
            <slot name="P209.CPU0" secure="true"/>
            <slot name="P210.CPU0" secure="true"/>
            <slot name="P211.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="ICU.CPU0">
            <slot name="IRQ0.CPU0" secure="true"/>
        </peripheral>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <peripheral name="PORT0.CPU1" group="PORT">
            <slot name="P008.CPU1" secure="true"/>
            <slot name="P009.CPU1" secure="true"/>
        </peripheral>
        <peripheral name="PORTD.CPU1" group="PORT">
            <slot name="PD02.CPU1" secure="true"/>
            <slot name="PD03.CPU1" secure="true"/>
        </peripheral>
        <peripheral name="ICU_EXT_IRQ.CPU1">
            <slot name="ICU_EXT_IRQ13.CPU1" secure="true"/>
        </peripheral>
        <peripheral name="ICU.CPU1">
            <slot name="IRQ0.CPU1" secure="true"/>
            <slot name="IRQ1.CPU1" secure="true"/>
            <slot name="IRQ2.CPU1" secure="true"/>
            <slot name="IRQ3.CPU1" secure="true"/>
            <slot name="IRQ4.CPU1" secure="true"/>
            <slot name="IRQ5.CPU1" secure="true"/>
        </peripheral>
    </partition>
    <zones>
        <zone name="CPU0_S" Pname="CPU0" security="s">
            <assign memory="RAM_CPU0_S"/>
            <assign memory="FLASH_CPU0_S"/>
            <assign memory="DATA_FLASH_CPU0_S"/>
            <assign memory="SDRAM_CPU0_S"/>
            <assign memory="OSPI0_CS0_CPU0_S"/>
            <assign memory="OSPI0_CS1_CPU0_S"/>
            <assign memory="OSPI1_CS0_CPU0_S"/>
            <assign memory="OSPI1_CS1_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS0_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS2_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS1_SEC_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS1_SEL_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS3_SEC_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS3_SEL_CPU0_S"/>
            <assign memory="OPTION_SETTING_BPS_SEC_CPU0_S"/>
            <assign memory="OPTION_SETTING_OTP_PBPS_SEC_CPU0_S"/>
            <assign memory="ITCM_CPU0_S"/>
            <assign memory="DTCM_CPU0_S"/>
            <assign memory="OPTION_SETTING_SAS_CPU0_S"/>
            <assign group="PORT" peripheral="PORT2.P208"/>
            <assign group="PORT" peripheral="PORT2.P209"/>
            <assign group="PORT" peripheral="PORT2.P210"/>
            <assign group="PORT" peripheral="PORT2.P211"/>
            <assign peripheral="ICU.IRQ0"/>
        </zone>
    </zones>
</azone>
