=====
SETUP
-5.006
21.472
16.466
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsL_RegsL_0_0_s1
16.187
16.704
core/ID16[0]_1_s
17.365
17.914
core/ID16[1]_1_s
17.914
17.949
core/ID16[2]_1_s
17.949
17.984
core/ID16[3]_1_s
17.984
18.019
core/ID16[4]_1_s
18.019
18.054
core/ID16[5]_1_s
18.054
18.090
core/ID16[6]_1_s
18.090
18.560
core/n1691_s36
18.734
19.304
core/n1691_s21
19.477
19.848
core/n1691_s8
20.018
20.389
core/n1691_s2
20.560
20.931
core/n1691_s0
21.101
21.472
core/IncDecZ_s0
21.472
=====
SETUP
-4.974
21.440
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/mcode/Arith16_Z_s3
9.553
10.108
core/n901_s32
11.030
11.483
core/n901_s13
11.896
12.267
core/n901_s10
12.928
13.299
core/n901_s8
13.308
13.825
core/n341_s4
14.680
15.051
core/n341_s2
16.010
16.381
core/n408_s14
17.371
17.888
core/n408_s11
17.888
17.991
core/n902_s2
18.895
19.412
core/n902_s0
19.826
20.381
core/A_14_s0
21.440
=====
SETUP
-4.921
21.387
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/mcode/Arith16_Z_s3
9.553
10.108
core/n901_s32
11.030
11.483
core/n901_s13
11.896
12.267
core/n901_s10
12.928
13.299
core/n901_s8
13.308
13.825
core/n341_s4
14.680
15.051
core/n341_s2
16.010
16.381
core/n413_s14
17.430
17.801
core/n413_s11
17.801
17.904
core/n907_s2
18.885
19.347
core/n907_s0
19.520
19.891
core/A_9_s0
21.387
=====
SETUP
-4.911
21.377
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.385
core/ID16[13]_1_s
18.385
18.420
core/ID16[14]_1_s
18.420
18.456
core/ID16[15]_1_s
18.456
18.926
core/RegDIH_7_s1
19.614
20.163
core/RegDIH_7_s0
20.336
20.707
core/regs/RegsH_RegsH_0_1_s1
21.377
=====
SETUP
-4.896
21.362
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.385
core/ID16[13]_1_s
18.385
18.420
core/ID16[14]_1_s
18.420
18.456
core/ID16[15]_1_s
18.456
18.926
core/RegDIH_7_s1
19.614
20.163
core/RegDIH_7_s0
20.336
20.707
core/regs/RegsH_RegsH_0_1_s0
21.362
=====
SETUP
-4.855
21.321
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.385
core/ID16[13]_1_s
18.385
18.855
core/RegDIH_5_s2
19.520
19.891
core/RegDIH_5_s0
20.138
20.655
core/regs/RegsH_RegsH_0_1_s1
21.321
=====
SETUP
-4.853
21.319
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.820
core/RegDIH_4_s2
19.630
20.200
core/RegDIH_4_s0
20.201
20.654
core/regs/RegsH_RegsH_0_1_s1
21.319
=====
SETUP
-4.844
21.311
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/n1691_s10
13.285
13.656
core/RegAddrA_2_s8
14.062
14.524
core/RegAddrA_2_s6
14.697
15.150
core/regs/RegsL_RegsL_0_1_s1
16.199
16.716
core/ID16[7]_1_s
17.648
18.197
core/ID16[8]_1_s
18.197
18.667
core/RegDIH_0_s2
19.622
20.192
core/RegDIH_0_s0
20.193
20.646
core/regs/RegsH_RegsH_0_0_s1
21.311
=====
SETUP
-4.820
21.286
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsL_RegsL_0_0_s1
16.187
16.704
core/ID16[0]_1_s
17.365
17.914
core/ID16[1]_1_s
17.914
17.949
core/ID16[2]_1_s
17.949
17.984
core/ID16[3]_1_s
17.984
18.019
core/ID16[4]_1_s
18.019
18.054
core/ID16[5]_1_s
18.054
18.090
core/ID16[6]_1_s
18.090
18.125
core/ID16[7]_1_s
18.125
18.595
core/RegDIL_7_s1
18.996
19.513
core/RegDIL_7_s0
19.760
20.277
core/regs/RegsL_RegsL_0_1_s
21.286
=====
SETUP
-4.729
21.195
16.466
clk_ibuf
0.000
4.230
core/IR_7_s0
6.501
6.733
core/mcode/Set_BusA_To_Z_1_s4
8.164
8.617
core/mcode/IncDec_16_Z[3]_2_s11
9.310
9.763
core/mcode/tstates_1_s8
10.438
11.008
core/mcode/tstates_2_s5
11.011
11.560
core/mcode/tstates_2_s3
11.732
12.185
core/mcode/tstates_2_s1
12.598
13.168
core/mcode/tstates_2_s0
13.170
13.541
core/mcode/tstates_2_s
14.197
14.752
core/last_tstate_s13
15.512
15.763
core/n1173_s16
16.798
17.260
core/n1173_s7
17.261
17.632
core/F_6_s3
18.297
18.867
core/F_6_s2
18.868
19.239
core/F_7_s9
19.414
19.931
core/F_2_s9
20.724
21.051
core/F_2_s0
21.195
=====
SETUP
-4.726
21.192
16.466
clk_ibuf
0.000
4.230
core/IR_7_s0
6.501
6.733
core/mcode/Set_BusA_To_Z_1_s4
8.164
8.617
core/mcode/IncDec_16_Z[3]_2_s11
9.310
9.763
core/mcode/tstates_1_s8
10.438
11.008
core/mcode/tstates_2_s5
11.011
11.560
core/mcode/tstates_2_s3
11.732
12.185
core/mcode/tstates_2_s1
12.598
13.168
core/mcode/tstates_2_s0
13.170
13.541
core/mcode/tstates_2_s
14.197
14.752
core/last_tstate_s13
15.512
15.763
core/n1173_s16
16.798
17.260
core/n1173_s7
17.261
17.632
core/n1343_s15
18.573
19.128
core/F_1_s5
19.774
20.323
core/F_4_s6
20.325
20.652
core/F_4_s0
21.192
=====
SETUP
-4.704
21.171
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.714
core/RegDIH_1_s2
19.375
19.945
core/RegDIH_1_s0
20.117
20.672
core/regs/RegsH_RegsH_0_0_s1
21.171
=====
SETUP
-4.678
21.145
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/n1691_s10
13.285
13.656
core/RegAddrA_2_s8
14.062
14.524
core/RegAddrA_2_s6
14.697
15.150
core/regs/RegsL_RegsL_0_1_s1
16.199
16.716
core/ID16[7]_1_s
17.648
18.197
core/ID16[8]_1_s
18.197
18.667
core/RegDIH_0_s2
19.622
20.192
core/RegDIH_0_s0
20.193
20.646
core/regs/RegsH_RegsH_0_0_s
21.145
=====
SETUP
-4.668
21.135
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.385
core/ID16[13]_1_s
18.385
18.420
core/ID16[14]_1_s
18.420
18.456
core/ID16[15]_1_s
18.456
18.926
core/RegDIH_7_s1
19.614
20.163
core/RegDIH_7_s0
20.336
20.707
core/regs/RegsH_RegsH_0_1_s
21.135
=====
SETUP
-4.654
21.120
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsL_RegsL_0_0_s1
16.187
16.704
core/ID16[0]_1_s
17.365
17.914
core/ID16[1]_1_s
17.914
17.949
core/ID16[2]_1_s
17.949
17.984
core/ID16[3]_1_s
17.984
18.454
core/RegDIL_3_s2
18.701
19.271
core/RegDIL_3_s0
19.444
19.897
core/regs/RegsL_RegsL_0_0_s1
21.120
=====
SETUP
-4.653
21.119
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/mcode/Arith16_Z_s3
9.553
10.108
core/n901_s32
11.030
11.483
core/n901_s13
11.896
12.267
core/n901_s10
12.928
13.299
core/n901_s8
13.308
13.825
core/n341_s4
14.680
15.051
core/n341_s2
16.010
16.381
core/n421_s14
17.210
17.765
core/n421_s11
17.765
17.868
core/n915_s6
18.121
18.691
core/n915_s1
18.692
19.063
core/n915_s0
19.233
19.788
core/A_1_s0
21.119
=====
SETUP
-4.628
21.094
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.714
core/RegDIH_1_s2
19.375
19.945
core/RegDIH_1_s0
20.117
20.672
core/regs/RegsH_RegsH_0_0_s
21.094
=====
SETUP
-4.612
21.079
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.385
core/ID16[13]_1_s
18.385
18.855
core/RegDIH_5_s2
19.520
19.891
core/RegDIH_5_s0
20.138
20.655
core/regs/RegsH_RegsH_0_1_s
21.079
=====
SETUP
-4.611
21.078
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.714
core/RegDIH_1_s2
19.375
19.945
core/RegDIH_1_s0
20.117
20.672
core/regs/RegsH_RegsH_0_0_s0
21.078
=====
SETUP
-4.610
21.076
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.820
core/RegDIH_4_s2
19.630
20.200
core/RegDIH_4_s0
20.201
20.654
core/regs/RegsH_RegsH_0_1_s
21.076
=====
SETUP
-4.606
21.073
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/mcode/Arith16_Z_s3
9.553
10.108
core/n901_s32
11.030
11.483
core/n901_s13
11.896
12.267
core/n901_s10
12.928
13.299
core/n901_s8
13.308
13.825
core/n341_s4
14.680
15.051
core/n341_s2
16.010
16.381
core/n420_s14
17.210
17.581
core/n420_s11
17.581
17.684
core/n914_s6
17.860
18.313
core/n914_s1
18.726
19.275
core/n914_s0
19.448
19.819
core/A_2_s0
21.073
=====
SETUP
-4.606
21.073
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.350
core/ID16[12]_1_s
18.350
18.385
core/ID16[13]_1_s
18.385
18.855
core/RegDIH_5_s2
19.520
19.891
core/RegDIH_5_s0
20.138
20.655
core/regs/RegsH_RegsH_0_1_s0
21.073
=====
SETUP
-4.577
21.044
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsL_RegsL_0_0_s1
16.187
16.704
core/ID16[0]_1_s
17.365
17.914
core/ID16[1]_1_s
17.914
17.949
core/ID16[2]_1_s
17.949
17.984
core/ID16[3]_1_s
17.984
18.019
core/ID16[4]_1_s
18.019
18.054
core/ID16[5]_1_s
18.054
18.090
core/ID16[6]_1_s
18.090
18.125
core/ID16[7]_1_s
18.125
18.595
core/RegDIL_7_s1
18.996
19.513
core/RegDIL_7_s0
19.760
20.277
core/regs/RegsL_RegsL_0_1_s1
21.044
=====
SETUP
-4.556
21.022
16.467
clk_ibuf
0.000
4.230
core/F_2_s0
6.501
6.733
core/mcode/mcycles_d_2_s9
7.936
8.307
core/mcode/mcycles_d_2_s7
8.720
9.173
core/mcode/Set_Addr_To_Z_1_s36
10.109
10.480
core/mcode/Set_BusB_To_Z_2_s4
10.664
11.035
core/mcode/IncDec_16_Z[3]_2_s7
11.210
11.581
core/RegAddrA_0_s11
12.245
12.616
core/RegAddrA_1_s9
13.285
13.656
core/RegAddrA_0_s9
14.183
14.732
core/RegAddrA_0_s7
14.905
15.460
core/regs/RegsH_RegsH_0_0_s1
16.518
17.035
core/ID16[8]_1_s
17.695
18.244
core/ID16[9]_1_s
18.244
18.280
core/ID16[10]_1_s
18.280
18.315
core/ID16[11]_1_s
18.315
18.785
core/RegDIH_3_s2
19.202
19.664
core/RegDIH_3_s0
19.666
20.037
core/regs/RegsH_RegsH_0_0_s1
21.022
=====
SETUP
-4.546
21.012
16.466
clk_ibuf
0.000
4.230
core/IR_3_s0
6.501
6.733
core/mcode/ExchangeAF_Z_s1
8.468
9.023
core/mcode/Set_Addr_To_Z_1_s15
9.771
10.288
core/mcode/Set_Addr_To_Z_1_s5
10.986
11.439
core/mcode/Set_Addr_To_Z_1_s0
11.852
12.305
core/mcode/Set_Addr_To_Z_1_s
12.961
13.516
core/n901_s5
14.901
15.354
core/n913_s5
17.559
18.076
core/n913_s1
18.732
19.302
core/n913_s0
19.474
20.029
core/A_3_s0
21.012
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.840
core/n1484_s2
4.843
5.075
core/Alternate_s1
5.075
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
core/R_1_s0
4.638
4.840
core/n922_s0
4.843
5.075
core/R_1_s0
5.075
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
core/R_4_s0
4.638
4.840
core/n919_s0
4.845
5.077
core/R_4_s0
5.077
=====
HOLD
0.544
5.193
4.649
clk_ibuf
0.000
3.126
core/No_BTR_s0
4.638
4.839
core/n326_s4
4.961
5.193
core/BTR_r_s0
5.193
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
core/F_1_s0
4.638
4.839
core/Fp_1_s0
5.194
=====
HOLD
0.546
5.194
4.649
clk_ibuf
0.000
3.126
core/F_6_s0
4.638
4.839
core/Fp_6_s0
5.194
=====
HOLD
0.547
5.196
4.649
clk_ibuf
0.000
3.126
core/F_5_s0
4.638
4.839
core/Fp_5_s0
5.196
=====
HOLD
0.547
5.196
4.649
clk_ibuf
0.000
3.126
core/IntE_FF2_s0
4.638
4.840
core/n2330_s3
4.964
5.196
core/IntE_FF1_s0
5.196
=====
HOLD
0.552
5.200
4.649
clk_ibuf
0.000
3.126
core/ACC_6_s0
4.638
4.840
core/I_6_s0
5.200
=====
HOLD
0.552
5.200
4.649
clk_ibuf
0.000
3.126
core/F_2_s0
4.638
4.840
core/Fp_2_s0
5.200
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t1_s0
4.638
4.839
core/n2070_s1
4.970
5.202
core/Auto_Wait_t2_s0
5.202
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/F_0_s0
4.638
4.839
core/Fp_0_s0
5.202
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/ACC_4_s0
4.638
4.839
core/Ap_4_s0
5.202
=====
HOLD
0.556
5.205
4.649
clk_ibuf
0.000
3.126
core/F_4_s0
4.638
4.839
core/Fp_4_s0
5.205
=====
HOLD
0.556
5.205
4.649
clk_ibuf
0.000
3.126
core/ACC_6_s0
4.638
4.839
core/Ap_6_s0
5.205
=====
HOLD
0.559
5.207
4.649
clk_ibuf
0.000
3.126
core/R_0_s0
4.638
4.840
core/n923_s0
4.843
5.207
core/R_0_s0
5.207
=====
HOLD
0.559
5.207
4.649
clk_ibuf
0.000
3.126
core/R_6_s0
4.638
4.840
core/n917_s0
4.843
5.207
core/R_6_s0
5.207
=====
HOLD
0.559
5.208
4.649
clk_ibuf
0.000
3.126
core/ACC_7_s0
4.638
4.839
core/Ap_7_s0
5.208
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/R_5_s0
4.638
4.840
core/n918_s0
4.845
5.209
core/R_5_s0
5.209
=====
HOLD
0.659
5.308
4.649
clk_ibuf
0.000
3.126
core/tstate_3_s0
4.638
4.839
core/n2264_s2
4.964
5.308
core/tstate_4_s0
5.308
=====
HOLD
0.659
5.308
4.649
clk_ibuf
0.000
3.126
core/tstate_6_s0
4.638
4.840
core/n2268_s2
4.964
5.308
core/tstate_0_s0
5.308
=====
HOLD
0.662
5.310
4.649
clk_ibuf
0.000
3.126
core/tstate_5_s0
4.638
4.839
core/n2262_s2
4.966
5.310
core/tstate_6_s0
5.310
=====
HOLD
0.668
5.316
4.649
clk_ibuf
0.000
3.126
core/R_2_s0
4.638
4.839
core/n921_s0
4.972
5.316
core/R_2_s0
5.316
=====
HOLD
0.674
5.323
4.649
clk_ibuf
0.000
3.126
core/R_3_s0
4.638
4.839
core/n920_s0
4.959
5.323
core/R_3_s0
5.323
=====
HOLD
0.676
5.325
4.649
clk_ibuf
0.000
3.126
core/ACC_0_s0
4.638
4.840
core/Ap_0_s0
5.325
