# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/mux3_1bit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/shifter_unit.vhd" \
"../../../../Assignment2.srcs/shifter_unit_sim/new/shifter_unit_tb.vhd" \

# Do not sort compile order
nosort
