Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jan 29 19:58:37 2024
| Host         : DESKTOP-SUUDVRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file F:/PhD_IISc/Coursework/Jan_2024/FPGA/Assignments/Assignment1/Qn1/timing_report.txt
| Design       : mux_4_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 3.652ns (48.408%)  route 3.892ns (51.592%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    R18                                                               r  sel_IBUF[1]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.826     2.757    sel_IBUF[1]
    SLICE_X0Y11                                                       r  Y_OBUF[2]_inst_i_1/I3
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.881 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.066     4.947    Y_OBUF[2]
    V13                                                               r  Y_OBUF[2]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         2.597     7.544 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.544    Y[2]
    V13                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 3.654ns (48.769%)  route 3.839ns (51.231%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    U19                                                               r  sel_IBUF[0]_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           1.770     2.701    sel_IBUF[0]
    SLICE_X0Y11                                                       r  Y_OBUF[0]_inst_i_1/I4
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.068     4.894    Y_OBUF[0]
    U14                                                               r  Y_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.599     7.493 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.493    Y[0]
    U14                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 3.649ns (48.714%)  route 3.841ns (51.286%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    U19                                                               r  sel_IBUF[0]_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sel_IBUF[0]_inst/O
                         net (fo=4, routed)           1.773     2.704    sel_IBUF[0]
    SLICE_X0Y11                                                       r  Y_OBUF[1]_inst_i_1/I4
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.828 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.068     4.897    Y_OBUF[1]
    V14                                                               r  Y_OBUF[1]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.594     7.490 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.490    Y[1]
    V14                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 3.652ns (49.185%)  route 3.773ns (50.815%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    R18                                                               r  sel_IBUF[1]_inst/I
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sel_IBUF[1]_inst/O
                         net (fo=4, routed)           1.757     2.688    sel_IBUF[1]
    SLICE_X0Y11                                                       r  Y_OBUF[3]_inst_i_1/I3
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     2.812 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.016     4.828    Y_OBUF[3]
    U16                                                               r  Y_OBUF[3]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.598     7.426 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.426    Y[3]
    U16                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.337ns (61.326%)  route 0.843ns (38.674%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  d2[0] (IN)
                         net (fo=0)                   0.000     0.000    d2[0]
    V16                                                               r  d2_IBUF[0]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  d2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.342     0.517    d2_IBUF[0]
    SLICE_X0Y11                                                       r  Y_OBUF[0]_inst_i_1/I5
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.562 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.063    Y_OBUF[0]
    U14                                                               r  Y_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         1.116     2.180 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.180    Y[0]
    U14                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.328ns (60.374%)  route 0.871ns (39.626%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  d2[3] (IN)
                         net (fo=0)                   0.000     0.000    d2[3]
    T18                                                               r  d2_IBUF[3]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  d2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.387     0.555    d2_IBUF[3]
    SLICE_X0Y11                                                       r  Y_OBUF[3]_inst_i_1/I5
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.600 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.084    Y_OBUF[3]
    U16                                                               r  Y_OBUF[3]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         1.115     2.199 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.199    Y[3]
    U16                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3[2]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.327ns (59.416%)  route 0.906ns (40.584%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  d3[2] (IN)
                         net (fo=0)                   0.000     0.000    d3[2]
    W18                                                               r  d3_IBUF[2]_inst/I
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  d3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.420     0.588    d3_IBUF[2]
    SLICE_X0Y11                                                       r  Y_OBUF[2]_inst_i_1/I2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.633 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.487     1.119    Y_OBUF[2]
    V13                                                               r  Y_OBUF[2]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         1.114     2.234 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.234    Y[2]
    V13                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.320ns (57.593%)  route 0.972ns (42.407%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  d0[1] (IN)
                         net (fo=0)                   0.000     0.000    d0[1]
    W14                                                               r  d0_IBUF[1]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  d0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.466     0.630    d0_IBUF[1]
    SLICE_X0Y11                                                       r  Y_OBUF[1]_inst_i_1/I1
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.675 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.181    Y_OBUF[1]
    V14                                                               r  Y_OBUF[1]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.291 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.291    Y[1]
    V14                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





