###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 05:13:46 2013
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   pc_out[15]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[15] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.920
= Slack Time                   11.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   11.730 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.318 | 0.665 |   0.665 |   12.394 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.625 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   12.884 | 
     | clk_m__L3_I124                | I ^ -> O ^   | BUFCKGHD  | 0.431 | 0.309 |   1.463 |   13.192 | 
     | mips_core/\pc_current_reg[15] | CK ^ -> Q ^  | QDFFRBEHD | 1.217 | 0.794 |   2.257 |   13.987 | 
     | out16                         | I ^ -> O ^   | YA28SHA   | 1.083 | 2.663 |   4.920 |   16.650 | 
     |                               | pc_out[15] ^ |           | 1.083 | 0.000 |   4.920 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   pc_out[7]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[7] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.904
= Slack Time                   11.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.746 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.411 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   12.639 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   12.896 | 
     | clk_m__L3_I50                | I ^ -> O ^  | BUFCKGHD  | 0.381 | 0.286 |   1.436 |   13.182 | 
     | mips_core/\pc_current_reg[7] | CK ^ -> Q ^ | QDFFRBEHD | 1.238 | 0.800 |   2.236 |   13.982 | 
     | out8                         | I ^ -> O ^  | YA28SHA   | 1.083 | 2.668 |   4.904 |   16.650 | 
     |                              | pc_out[7] ^ |           | 1.083 | 0.000 |   4.904 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   pc_out[6]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[6] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.818
= Slack Time                   11.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.832 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.497 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   12.725 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   12.982 | 
     | clk_m__L3_I50                | I ^ -> O ^  | BUFCKGHD  | 0.381 | 0.286 |   1.436 |   13.268 | 
     | mips_core/\pc_current_reg[6] | CK ^ -> Q ^ | QDFFRBEHD | 1.112 | 0.746 |   2.181 |   14.013 | 
     | out7                         | I ^ -> O ^  | YA28SHA   | 1.083 | 2.637 |   4.818 |   16.650 | 
     |                              | pc_out[6] ^ |           | 1.083 | 0.000 |   4.818 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   pc_out[8]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[8] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.774
= Slack Time                   11.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.876 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.541 | 
     | clk_m__L1_I4                 | I ^ -> O ^  | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.771 | 
     | clk_m__L2_I12                | I ^ -> O ^  | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.031 | 
     | clk_m__L3_I126               | I ^ -> O ^  | BUFCKHHD  | 0.352 | 0.272 |   1.426 |   13.302 | 
     | mips_core/\pc_current_reg[8] | CK ^ -> Q ^ | QDFFRBEHD | 1.064 | 0.723 |   2.149 |   14.025 | 
     | out9                         | I ^ -> O ^  | YA28SHA   | 1.083 | 2.625 |   4.774 |   16.650 | 
     |                              | pc_out[8] ^ |           | 1.083 | 0.000 |   4.774 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   pc_out[5]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[5] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.759
= Slack Time                   11.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.891 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.556 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   12.784 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   13.041 | 
     | clk_m__L3_I50                | I ^ -> O ^  | BUFCKGHD  | 0.381 | 0.286 |   1.436 |   13.327 | 
     | mips_core/\pc_current_reg[5] | CK ^ -> Q ^ | QDFFRBEHD | 1.026 | 0.709 |   2.145 |   14.036 | 
     | out6                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.614 |   4.759 |   16.650 | 
     |                              | pc_out[5] ^ |           | 1.084 | 0.000 |   4.759 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   pc_out[0]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.749
= Slack Time                   11.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.901 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.565 | 
     | clk_m__L1_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.244 | 0.225 |   0.889 |   12.790 | 
     | clk_m__L2_I15                | I ^ -> O ^  | BUFCKHHD  | 0.345 | 0.254 |   1.143 |   13.044 | 
     | clk_m__L3_I154               | I ^ -> O ^  | BUFCKGHD  | 0.382 | 0.285 |   1.428 |   13.328 | 
     | mips_core/\pc_current_reg[0] | CK ^ -> Q ^ | QDFFRBEHD | 1.025 | 0.711 |   2.139 |   14.039 | 
     | out1                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.611 |   4.749 |   16.650 | 
     |                              | pc_out[0] ^ |           | 1.084 | 0.000 |   4.749 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   pc_out[14]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[14] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.747
= Slack Time                   11.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   11.903 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.318 | 0.665 |   0.665 |   12.567 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.797 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.057 | 
     | clk_m__L3_I124                | I ^ -> O ^   | BUFCKGHD  | 0.431 | 0.309 |   1.463 |   13.365 | 
     | mips_core/\pc_current_reg[14] | CK ^ -> Q ^  | QDFFRBEHD | 0.964 | 0.687 |   2.150 |   14.052 | 
     | out15                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.598 |   4.747 |   16.650 | 
     |                               | pc_out[14] ^ |           | 1.084 | 0.000 |   4.747 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   pc_out[4]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.727
= Slack Time                   11.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.923 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.588 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   12.816 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   13.073 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   13.369 | 
     | mips_core/\pc_current_reg[4] | CK ^ -> Q ^ | QDFFRBEHD | 0.963 | 0.685 |   2.130 |   14.054 | 
     | out5                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.596 |   4.727 |   16.650 | 
     |                              | pc_out[4] ^ |           | 1.084 | 0.000 |   4.727 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   pc_out[9]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[9] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.724
= Slack Time                   11.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.926 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.591 | 
     | clk_m__L1_I4                 | I ^ -> O ^  | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.821 | 
     | clk_m__L2_I12                | I ^ -> O ^  | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.080 | 
     | clk_m__L3_I126               | I ^ -> O ^  | BUFCKHHD  | 0.352 | 0.272 |   1.426 |   13.352 | 
     | mips_core/\pc_current_reg[9] | CK ^ -> Q ^ | QDFFRBEHD | 0.992 | 0.693 |   2.119 |   14.045 | 
     | out10                        | I ^ -> O ^  | YA28SHA   | 1.084 | 2.605 |   4.724 |   16.650 | 
     |                              | pc_out[9] ^ |           | 1.084 | 0.000 |   4.724 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   pc_out[13]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[13] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.685
= Slack Time                   11.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   11.965 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.318 | 0.665 |   0.665 |   12.630 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.860 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.119 | 
     | clk_m__L3_I123                | I ^ -> O ^   | BUFCKGHD  | 0.401 | 0.295 |   1.449 |   13.414 | 
     | mips_core/\pc_current_reg[13] | CK ^ -> Q ^  | QDFFRBEHD | 0.896 | 0.655 |   2.104 |   14.069 | 
     | out14                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.580 |   4.685 |   16.650 | 
     |                               | pc_out[13] ^ |           | 1.084 | 0.000 |   4.685 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   pc_out[12]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[12] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.670
= Slack Time                   11.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   11.980 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.318 | 0.665 |   0.665 |   12.645 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.875 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.134 | 
     | clk_m__L3_I123                | I ^ -> O ^   | BUFCKGHD  | 0.401 | 0.295 |   1.449 |   13.429 | 
     | mips_core/\pc_current_reg[12] | CK ^ -> Q ^  | QDFFRBEHD | 0.874 | 0.646 |   2.095 |   14.075 | 
     | out13                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.575 |   4.670 |   16.650 | 
     |                               | pc_out[12] ^ |           | 1.084 | 0.000 |   4.670 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   pc_out[10]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[10] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.661
= Slack Time                   11.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   11.989 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.318 | 0.665 |   0.665 |   12.653 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.884 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.143 | 
     | clk_m__L3_I122                | I ^ -> O ^   | BUFCKHHD  | 0.363 | 0.276 |   1.430 |   13.419 | 
     | mips_core/\pc_current_reg[10] | CK ^ -> Q ^  | QDFFRBEHD | 0.892 | 0.651 |   2.082 |   14.070 | 
     | out11                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.580 |   4.661 |   16.650 | 
     |                               | pc_out[10] ^ |           | 1.084 | 0.000 |   4.661 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   pc_out[3]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.641
= Slack Time                   12.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.009 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.674 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   12.902 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   13.159 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   13.455 | 
     | mips_core/\pc_current_reg[3] | CK ^ -> Q ^ | QDFFRBEHD | 0.835 | 0.629 |   2.075 |   14.084 | 
     | out4                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.566 |   4.641 |   16.650 | 
     |                              | pc_out[3] ^ |           | 1.084 | 0.000 |   4.641 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   pc_out[1]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.632
= Slack Time                   12.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.018 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.683 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   12.911 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   13.168 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   13.464 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   14.088 | 
     | out2                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.562 |   4.632 |   16.650 | 
     |                              | pc_out[1] ^ |           | 1.084 | 0.000 |   4.632 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   pc_out[11]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[11] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.573
= Slack Time                   12.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   12.077 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.318 | 0.665 |   0.665 |   12.741 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.231 | 0.230 |   0.895 |   12.972 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.367 | 0.259 |   1.154 |   13.231 | 
     | clk_m__L3_I122                | I ^ -> O ^   | BUFCKHHD  | 0.363 | 0.276 |   1.430 |   13.507 | 
     | mips_core/\pc_current_reg[11] | CK ^ -> Q ^  | QDFFRBEHD | 0.761 | 0.594 |   2.024 |   14.101 | 
     | out12                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.549 |   4.573 |   16.650 | 
     |                               | pc_out[11] ^ |           | 1.084 | 0.000 |   4.573 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   pc_out[2]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.547
= Slack Time                   12.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.103 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   12.767 | 
     | clk_m__L1_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.244 | 0.225 |   0.889 |   12.992 | 
     | clk_m__L2_I15                | I ^ -> O ^  | BUFCKHHD  | 0.345 | 0.254 |   1.143 |   13.246 | 
     | clk_m__L3_I154               | I ^ -> O ^  | BUFCKGHD  | 0.382 | 0.285 |   1.428 |   13.531 | 
     | mips_core/\pc_current_reg[2] | CK ^ -> Q ^ | QDFFRBEHD | 0.725 | 0.581 |   2.008 |   14.111 | 
     | out3                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.539 |   4.547 |   16.650 | 
     |                              | pc_out[2] ^ |           | 1.084 | 0.000 |   4.547 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mips_core/\pc_current_reg[15] /CK 
Endpoint:   mips_core/\pc_current_reg[15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.463
- Setup                         0.143
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.970
- Arrival Time                  4.576
= Slack Time                   15.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.394 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.058 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.286 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.543 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   16.839 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.463 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.660 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.427 |   17.821 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   17.981 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.145 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.343 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.502 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.662 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   18.808 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   18.957 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.170 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.170 | 0.166 |   3.943 |   19.337 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.178 | 0.156 |   4.099 |   19.493 | 
     | mips_core/U111                | I2 ^ -> O ^ | AN2CHD    | 0.143 | 0.139 |   4.238 |   19.632 | 
     | mips_core/U110                | I2 ^ -> O v | XOR2CHD   | 0.133 | 0.206 |   4.444 |   19.837 | 
     | mips_core/U51                 | I1 v -> O ^ | ND2DHD    | 0.106 | 0.073 |   4.516 |   19.910 | 
     | mips_core/U49                 | I2 ^ -> O v | ND3CHD    | 0.074 | 0.060 |   4.576 |   19.970 | 
     | mips_core/\pc_current_reg[15] | D v         | QDFFRBEHD | 0.074 | 0.000 |   4.576 |   19.970 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.394 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -14.729 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.499 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.239 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.431 | 0.309 |   1.463 |  -13.931 | 
     | mips_core/\pc_current_reg[15] | CK ^       | QDFFRBEHD | 0.431 | 0.000 |   1.463 |  -13.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mips_core/\pc_current_reg[14] /CK 
Endpoint:   mips_core/\pc_current_reg[14] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.463
- Setup                         0.145
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.968
- Arrival Time                  4.526
= Slack Time                   15.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.442 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.106 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.334 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.591 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   16.887 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.511 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.708 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.428 |   17.869 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.029 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.193 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.391 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.550 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.710 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   18.856 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   19.005 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.219 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.170 | 0.166 |   3.943 |   19.385 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.178 | 0.156 |   4.099 |   19.541 | 
     | mips_core/U112                | I2 ^ -> O v | XOR2CHD   | 0.142 | 0.224 |   4.323 |   19.765 | 
     | mips_core/U71                 | A2 v -> O ^ | AOI22BHD  | 0.182 | 0.139 |   4.462 |   19.904 | 
     | mips_core/U69                 | I1 ^ -> O v | ND2DHD    | 0.083 | 0.064 |   4.526 |   19.968 | 
     | mips_core/\pc_current_reg[14] | D v         | QDFFRBEHD | 0.083 | 0.000 |   4.526 |   19.968 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.442 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -14.777 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.547 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.287 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.431 | 0.309 |   1.463 |  -13.979 | 
     | mips_core/\pc_current_reg[14] | CK ^       | QDFFRBEHD | 0.431 | 0.000 |   1.463 |  -13.978 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin mips_core/\pc_current_reg[13] /CK 
Endpoint:   mips_core/\pc_current_reg[13] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.450
- Setup                         0.145
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.954
- Arrival Time                  4.346
= Slack Time                   15.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.608 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.318 | 0.665 |   0.665 |   16.273 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.221 | 0.228 |   0.893 |   16.501 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.365 | 0.257 |   1.150 |   16.758 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.401 | 0.296 |   1.446 |   17.054 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.822 | 0.624 |   2.070 |   17.678 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.196 |   2.266 |   17.875 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.187 | 0.161 |   2.427 |   18.036 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.183 | 0.160 |   2.588 |   18.196 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.192 | 0.164 |   2.751 |   18.360 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.264 | 0.198 |   2.950 |   18.558 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.171 | 0.159 |   3.109 |   18.717 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.188 | 0.159 |   3.268 |   18.877 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.156 | 0.146 |   3.414 |   19.023 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.149 |   3.563 |   19.172 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.297 | 0.214 |   3.777 |   19.385 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.170 | 0.166 |   3.943 |   19.551 | 
     | mips_core/U114                | I2 ^ -> O v | XOR2CHD   | 0.132 | 0.214 |   4.157 |   19.766 | 
     | mips_core/U68                 | A2 v -> O ^ | AOI22BHD  | 0.169 | 0.130 |   4.287 |   19.896 | 
     | mips_core/U66                 | I1 ^ -> O v | ND2DHD    | 0.075 | 0.058 |   4.346 |   19.954 | 
     | mips_core/\pc_current_reg[13] | D v         | QDFFRBEHD | 0.075 | 0.000 |   4.346 |   19.954 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.609 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.318 | 0.665 |   0.665 |  -14.944 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.231 | 0.230 |   0.895 |  -14.714 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.367 | 0.259 |   1.154 |  -14.454 | 
     | clk_m__L3_I123                | I ^ -> O ^ | BUFCKGHD  | 0.401 | 0.295 |   1.449 |  -14.159 | 
     | mips_core/\pc_current_reg[13] | CK ^       | QDFFRBEHD | 0.401 | 0.001 |   1.450 |  -14.159 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][3] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][3] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.414
- Recovery                      0.247
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.817
- Arrival Time                  4.199
= Slack Time                   15.618
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.618 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   17.986 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.944 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.793 | 
     | mips_core/reg_file/\reg_array_reg[3][3] | RB ^       | DFERBCHD | 1.549 | 0.023 |   4.199 |   19.817 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.618 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.953 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.725 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.468 | 
     | clk_m__L3_I54                           | I ^ -> O ^ | BUFCKHHD | 0.333 | 0.263 |   1.413 |  -14.205 | 
     | mips_core/reg_file/\reg_array_reg[3][3] | CK ^       | DFERBCHD | 0.333 | 0.001 |   1.413 |  -14.204 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[0][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[0][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.416
- Recovery                      0.247
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.819
- Arrival Time                  4.193
= Slack Time                   15.626
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.626 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   17.995 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.952 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.802 | 
     | mips_core/reg_file/\reg_array_reg[0][6] | RB ^       | DFERBCHD | 1.549 | 0.017 |   4.193 |   19.819 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.626 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.962 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.734 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.477 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.264 |   1.414 |  -14.212 | 
     | mips_core/reg_file/\reg_array_reg[0][6] | CK ^       | DFERBCHD | 0.336 | 0.002 |   1.416 |  -14.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.416
- Recovery                      0.247
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.819
- Arrival Time                  4.193
= Slack Time                   15.627
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.626 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   17.995 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.952 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.802 | 
     | mips_core/reg_file/\reg_array_reg[1][6] | RB ^       | DFERBCHD | 1.549 | 0.017 |   4.193 |   19.819 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.627 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.962 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.734 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.477 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.264 |   1.414 |  -14.213 | 
     | mips_core/reg_file/\reg_array_reg[1][6] | CK ^       | DFERBCHD | 0.336 | 0.002 |   1.416 |  -14.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.416
- Recovery                      0.247
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.819
- Arrival Time                  4.193
= Slack Time                   15.627
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.626 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   17.995 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.952 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.802 | 
     | mips_core/reg_file/\reg_array_reg[5][6] | RB ^       | DFERBCHD | 1.549 | 0.017 |   4.193 |   19.819 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.627 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.962 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.734 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.477 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.264 |   1.414 |  -14.213 | 
     | mips_core/reg_file/\reg_array_reg[5][6] | CK ^       | DFERBCHD | 0.336 | 0.002 |   1.416 |  -14.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.416
- Recovery                      0.247
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.819
- Arrival Time                  4.188
= Slack Time                   15.631
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.631 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   17.999 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.957 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.807 | 
     | mips_core/reg_file/\reg_array_reg[4][6] | RB ^       | DFERBCHD | 1.549 | 0.012 |   4.188 |   19.819 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.631 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.967 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.738 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.481 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.336 | 0.264 |   1.414 |  -14.217 | 
     | mips_core/reg_file/\reg_array_reg[4][6] | CK ^       | DFERBCHD | 0.336 | 0.002 |   1.416 |  -14.215 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.634
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.634 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.960 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[4][0] | RB ^       | DFERBCHD | 1.549 | 0.026 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.634 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[4][0] | CK ^       | DFERBCHD | 0.382 | 0.000 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.634
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.634 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.960 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[1][0] | RB ^       | DFERBCHD | 1.549 | 0.026 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.634 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[1][0] | CK ^       | DFERBCHD | 0.382 | 0.000 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.634 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.960 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[7][0] | RB ^       | DFERBCHD | 1.549 | 0.026 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[7][0] | CK ^       | DFERBCHD | 0.382 | 0.000 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.429
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[2][0] | RB ^       | DFERBCHD | 1.549 | 0.026 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[2][0] | CK ^       | DFERBCHD | 0.382 | 0.001 |   1.429 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[5][0] | RB ^       | DFERBCHD | 1.549 | 0.026 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[5][0] | CK ^       | DFERBCHD | 0.382 | 0.000 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[6][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[6][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[6][0] | RB ^       | DFERBCHD | 1.549 | 0.026 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[6][0] | CK ^       | DFERBCHD | 0.382 | 0.001 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[3][0] | RB ^       | DFERBCHD | 1.549 | 0.025 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[3][0] | CK ^       | DFERBCHD | 0.382 | 0.001 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.810 | 
     | mips_core/reg_file/\reg_array_reg[5][1] | RB ^       | DFERBCHD | 1.549 | 0.025 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.745 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.491 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[5][1] | CK ^       | DFERBCHD | 0.382 | 0.001 |   1.428 |  -14.206 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.811 | 
     | mips_core/reg_file/\reg_array_reg[4][1] | RB ^       | DFERBCHD | 1.549 | 0.025 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.746 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.492 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[4][1] | CK ^       | DFERBCHD | 0.382 | 0.001 |   1.428 |  -14.207 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.428
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.836
- Arrival Time                  4.201
= Slack Time                   15.635
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.635 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.003 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.961 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.811 | 
     | mips_core/reg_file/\reg_array_reg[2][1] | RB ^       | DFERBCHD | 1.549 | 0.025 |   4.201 |   19.836 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.635 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.970 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.244 | 0.225 |   0.889 |  -14.746 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.345 | 0.254 |   1.143 |  -14.492 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.382 | 0.285 |   1.428 |  -14.207 | 
     | mips_core/reg_file/\reg_array_reg[2][1] | CK ^       | DFERBCHD | 0.382 | 0.001 |   1.428 |  -14.207 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.199
= Slack Time                   15.644
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.644 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.012 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.970 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.820 | 
     | mips_core/reg_file/\reg_array_reg[7][4] | RB ^       | DFERBCHD | 1.549 | 0.023 |   4.199 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.644 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.980 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.752 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.495 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.209 | 
     | mips_core/reg_file/\reg_array_reg[7][4] | CK ^       | DFERBCHD | 0.381 | 0.000 |   1.436 |  -14.208 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.186
= Slack Time                   15.646
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.646 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.014 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.972 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.821 | 
     | mips_core/reg_file/\reg_array_reg[7][8] | RB ^       | DFERBCHD | 1.549 | 0.010 |   4.186 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.646 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.981 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.751 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.491 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.220 | 
     | mips_core/reg_file/\reg_array_reg[7][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.219 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[6][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[6][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.197
= Slack Time                   15.647
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.647 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.015 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.973 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.822 | 
     | mips_core/reg_file/\reg_array_reg[6][4] | RB ^       | DFERBCHD | 1.549 | 0.021 |   4.197 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.647 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.982 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.754 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.497 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.211 | 
     | mips_core/reg_file/\reg_array_reg[6][4] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.196
= Slack Time                   15.647
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.647 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.015 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.973 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.823 | 
     | mips_core/reg_file/\reg_array_reg[1][4] | RB ^       | DFERBCHD | 1.549 | 0.021 |   4.196 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.647 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.982 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.754 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.497 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.211 | 
     | mips_core/reg_file/\reg_array_reg[1][4] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.196
= Slack Time                   15.647
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.647 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.015 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.973 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.823 | 
     | mips_core/reg_file/\reg_array_reg[3][4] | RB ^       | DFERBCHD | 1.549 | 0.021 |   4.196 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.647 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.983 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.755 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.498 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.212 | 
     | mips_core/reg_file/\reg_array_reg[3][4] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.211 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][5] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][5] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.196
= Slack Time                   15.648
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.648 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.016 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.974 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.823 | 
     | mips_core/reg_file/\reg_array_reg[2][5] | RB ^       | DFERBCHD | 1.549 | 0.020 |   4.196 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.648 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.983 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.755 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.498 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.212 | 
     | mips_core/reg_file/\reg_array_reg[2][5] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.212 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.183
= Slack Time                   15.648
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.648 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.016 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.974 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.824 | 
     | mips_core/reg_file/\reg_array_reg[1][8] | RB ^       | DFERBCHD | 1.549 | 0.008 |   4.183 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.648 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.983 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.753 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.494 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.222 | 
     | mips_core/reg_file/\reg_array_reg[1][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.222 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][5] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][5] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.195
= Slack Time                   15.648
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.648 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.016 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.974 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.824 | 
     | mips_core/reg_file/\reg_array_reg[3][5] | RB ^       | DFERBCHD | 1.549 | 0.019 |   4.195 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.648 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.984 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.756 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.499 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.213 | 
     | mips_core/reg_file/\reg_array_reg[3][5] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.212 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[0][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[0][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.182
= Slack Time                   15.649
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.649 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.017 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.975 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.825 | 
     | mips_core/reg_file/\reg_array_reg[0][8] | RB ^       | DFERBCHD | 1.549 | 0.007 |   4.182 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.649 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.984 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.754 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.495 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.223 | 
     | mips_core/reg_file/\reg_array_reg[0][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.223 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][5] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][5] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.194
= Slack Time                   15.649
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.649 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.017 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.975 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.825 | 
     | mips_core/reg_file/\reg_array_reg[1][5] | RB ^       | DFERBCHD | 1.549 | 0.019 |   4.194 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.649 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.985 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.756 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.499 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.214 | 
     | mips_core/reg_file/\reg_array_reg[1][5] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.213 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.181
= Slack Time                   15.650
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.650 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.018 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.976 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.826 | 
     | mips_core/reg_file/\reg_array_reg[2][8] | RB ^       | DFERBCHD | 1.549 | 0.006 |   4.181 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.650 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.985 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.755 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.496 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.224 | 
     | mips_core/reg_file/\reg_array_reg[2][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.224 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[6][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[6][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.181
= Slack Time                   15.650
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.650 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.019 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.976 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.826 | 
     | mips_core/reg_file/\reg_array_reg[6][8] | RB ^       | DFERBCHD | 1.549 | 0.005 |   4.181 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.650 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.986 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.755 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.496 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.224 | 
     | mips_core/reg_file/\reg_array_reg[6][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.224 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[0][5] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[0][5] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.193
= Slack Time                   15.650
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.650 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.019 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.976 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.826 | 
     | mips_core/reg_file/\reg_array_reg[0][5] | RB ^       | DFERBCHD | 1.549 | 0.017 |   4.193 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.650 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.986 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.758 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.501 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.215 | 
     | mips_core/reg_file/\reg_array_reg[0][5] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.214 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.181
= Slack Time                   15.650
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.650 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.019 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.976 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.826 | 
     | mips_core/reg_file/\reg_array_reg[5][8] | RB ^       | DFERBCHD | 1.549 | 0.005 |   4.181 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.650 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.986 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.756 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.496 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.224 | 
     | mips_core/reg_file/\reg_array_reg[5][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.224 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.426
- Recovery                      0.245
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.831
- Arrival Time                  4.181
= Slack Time                   15.651
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.651 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.019 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.977 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.826 | 
     | mips_core/reg_file/\reg_array_reg[4][8] | RB ^       | DFERBCHD | 1.549 | 0.005 |   4.181 |   19.831 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.651 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.986 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.231 | 0.230 |   0.895 |  -14.756 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.367 | 0.259 |   1.154 |  -14.496 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.352 | 0.272 |   1.426 |  -14.225 | 
     | mips_core/reg_file/\reg_array_reg[4][8] | CK ^       | DFERBCHD | 0.352 | 0.000 |   1.426 |  -14.224 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.436
- Recovery                      0.243
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.843
- Arrival Time                  4.193
= Slack Time                   15.651
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.651 | 
     | in2                                     | I v -> O v | XMHA     | 0.166 | 0.368 |   2.368 |   18.019 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 2.042 | 0.958 |   3.326 |   18.977 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.549 | 0.850 |   4.176 |   19.826 | 
     | mips_core/reg_file/\reg_array_reg[3][6] | RB ^       | DFERBCHD | 1.549 | 0.017 |   4.193 |   19.843 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.651 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.318 | 0.665 |   0.665 |  -14.986 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.221 | 0.228 |   0.893 |  -14.758 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.365 | 0.257 |   1.150 |  -14.501 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.381 | 0.286 |   1.436 |  -14.215 | 
     | mips_core/reg_file/\reg_array_reg[3][6] | CK ^       | DFERBCHD | 0.381 | 0.001 |   1.436 |  -14.215 | 
     +------------------------------------------------------------------------------------------------------+ 

