{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614046563832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614046563833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 22 23:16:03 2021 " "Processing started: Mon Feb 22 23:16:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614046563833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614046563833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SinalLO -c SinalLO " "Command: quartus_map --read_settings_files=on --write_settings_files=off SinalLO -c SinalLO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614046563833 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614046564832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinallo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinallo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinalLO-bevah " "Found design unit 1: SinalLO-bevah" {  } { { "SinalLO.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046565778 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinalLO " "Found entity 1: SinalLO" {  } { { "SinalLO.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046565778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614046565778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SinalLO " "Elaborating entity \"SinalLO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614046565845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaand2pinos.vhd 2 1 " "Using design file portaand2pinos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaAnd2pinos-behav " "Found design unit 1: PortaAnd2pinos-behav" {  } { { "portaand2pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaand2pinos.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046565933 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaAnd2pinos " "Found entity 1: PortaAnd2pinos" {  } { { "portaand2pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaand2pinos.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046565933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614046565933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaAnd2pinos PortaAnd2pinos:u1 " "Elaborating entity \"PortaAnd2pinos\" for hierarchy \"PortaAnd2pinos:u1\"" {  } { { "SinalLO.vhd" "u1" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614046565936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaand4pinos.vhd 2 1 " "Using design file portaand4pinos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaAnd4pinos-behav " "Found design unit 1: PortaAnd4pinos-behav" {  } { { "portaand4pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaand4pinos.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046565970 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaAnd4pinos " "Found entity 1: PortaAnd4pinos" {  } { { "portaand4pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaand4pinos.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046565970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614046565970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaAnd4pinos PortaAnd4pinos:u7 " "Elaborating entity \"PortaAnd4pinos\" for hierarchy \"PortaAnd4pinos:u7\"" {  } { { "SinalLO.vhd" "u7" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614046565973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaand3pinos.vhd 2 1 " "Using design file portaand3pinos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaAnd3pinos-behav " "Found design unit 1: PortaAnd3pinos-behav" {  } { { "portaand3pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaand3pinos.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046566000 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaAnd3pinos " "Found entity 1: PortaAnd3pinos" {  } { { "portaand3pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaand3pinos.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046566000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614046566000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaAnd3pinos PortaAnd3pinos:u9 " "Elaborating entity \"PortaAnd3pinos\" for hierarchy \"PortaAnd3pinos:u9\"" {  } { { "SinalLO.vhd" "u9" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614046566003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaor6pinos.vhd 2 1 " "Using design file portaor6pinos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr6pinos-behav " "Found design unit 1: PortaOr6pinos-behav" {  } { { "portaor6pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaor6pinos.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046566025 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr6pinos " "Found entity 1: PortaOr6pinos" {  } { { "portaor6pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaor6pinos.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046566025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614046566025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaOr6pinos PortaOr6pinos:usaida1 " "Elaborating entity \"PortaOr6pinos\" for hierarchy \"PortaOr6pinos:usaida1\"" {  } { { "SinalLO.vhd" "usaida1" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614046566025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "portaor4pinos.vhd 2 1 " "Using design file portaor4pinos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortaOr4pinos-behav " "Found design unit 1: PortaOr4pinos-behav" {  } { { "portaor4pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaor4pinos.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046566121 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortaOr4pinos " "Found entity 1: PortaOr4pinos" {  } { { "portaor4pinos.vhd" "" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/portaor4pinos.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614046566121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614046566121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaOr4pinos PortaOr4pinos:usaida2 " "Elaborating entity \"PortaOr4pinos\" for hierarchy \"PortaOr4pinos:usaida2\"" {  } { { "SinalLO.vhd" "usaida2" { Text "C:/Users/jns44/Desktop/EcT 2021/Circuitos digitais/Lab/Projeto sinal/main/SinalLO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614046566126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614046568896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614046568896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614046569295 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614046569295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614046569295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614046569295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614046569442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 22 23:16:09 2021 " "Processing ended: Mon Feb 22 23:16:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614046569442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614046569442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614046569442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614046569442 ""}
