/**********************************************************************************
* Copyright (c)  2008-2020  Guangdong oplus Mobile Comm Corp., Ltd
*
***********************************************************************************/
&odm {
	nfc_chipset:nfc_chipset {
		compatible = "oplus-nfc-chipset";
		chipset-22334 = "SN220P";
	};
};

&i2c3 {
       status = "okay";
       clock-frequency = <400000>;
       nq@28 {
               compatible = "nxp,sn-nci";
               reg = <0x28>;
               nxp,sn-irq = <&pio 5 0x0>;
               nxp,sn-ven-rstn = <&pio 11 0x0>;
               //nxp,sn-dwl-req = <&pio 22 0x0>;
               interrupt-parent = <&pio>;
       };
};

&spi0 {
       status = "okay";
       #address-cells = <1>;
       #size-cells = <0>;
       spidev1: p61@1 {
       compatible = "nxp,sn-ese";
       reg = <0>;
       spi-max-frequency = <19200000>;
       nxp,nfcc = "3-0028";
       };
};

//mtk case ALPS08225966:add "nfc_clk_mode" node in device tree,
//to modify nfc clk output from software control to hardware(mt6382) control
&mt6382_nfc {
    nfc_clk_mode = <1>;
};