// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Mon Nov 25 20:54:51 2024
// Host        : danhninhcong running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ System_system_cache_0_0_stub.v
// Design      : System_system_cache_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "System_system_cache_0_0,system_cache,{}" *) (* core_generation_info = "System_system_cache_0_0,system_cache,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=system_cache,x_ipVersion=5.0,x_ipCoreRevision=12,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynquplus,C_INSTANCE=system_cache,C_FREQ=100000000,C_BASEADDR=0x0000000000000000,C_HIGHADDR=0x000000000003FFFF,C_ENABLE_EXT_TRACE=0,C_ENABLE_EXT_TRACE_TRIG_IN=0,C_ENABLE_EXT_TRACE_TRIG_OUT=0,C_ENABLE_EXT_TRACE_TIMESTAMP=0,C_EXT_TRACE_TIMESTAMP_WIDTH=32,C_EXT_TRACE_MODE=0,C_ENABLE_EXT_TRACE_DATA=0,C_EXT_TRACE_TX_DATA_WIDTH=256,C_EXT_TRACE_TX_CTRL_WIDTH=14,C_EXT_TRACE_RX_DATA_WIDTH=256,C_EXT_TRACE_RX_CTRL_WIDTH=14,C_ENABLE_DEBUG=0,C_ENABLE_INTERRUPT=0,C_ENABLE_FAST_INIT_SIM=0,C_ENABLE_CTRL=0,C_ENABLE_STATISTICS=0,C_ENABLE_VERSION_REGISTER=0,C_STATISTICS_WIDTH=32,C_NUM_OPTIMIZED_PORTS=1,C_NUM_GENERIC_PORTS=0,C_NUM_MASTER_PORTS=1,C_ENABLE_ATC_INTEGRITY=0,C_ENABLE_TAG_INTEGRITY=0,C_ENABLE_DATA_INTEGRITY=0,C_ENABLE_COHERENCY=0,C_ENABLE_ACE_PROTOCOL=0,C_ENABLE_CCIX_PROTOCOL=0,C_ENABLE_CHI_PROTOCOL=0,C_ENABLE_CHI_DATACHECK_ERROR=1,C_ENABLE_CHI_POISON_ERROR=1,C_ENABLE_EXCLUSIVE=0,C_ENABLE_ADDRESS_TRANSLATION=0,C_ATC_SIZE=256,C_ENABLE_NON_SECURE=0,C_ENABLE_ERROR_HANDLING=0,C_ENABLE_ATOMIC=0,C_ENABLE_HOME=0,C_ENABLE_SLAVE=0,C_TRACE_SAMPLE_METHOD=0,C_ENABLE_TRACE_PREFETCH=1,C_TRACE_MEMORY_TYPE=0,C_ENABLE_CXS_TRACE_BUFFER=0,C_ENABLE_CXS_TRACE_DATA=1,C_CXS_TRACE_BUFFER_SIZE=64,C_ENABLE_S_AXI_CTRL_TRACE_BUFFER=0,C_ENABLE_S_AXI_CTRL_TRACE_DATA=1,C_S_AXI_CTRL_TRACE_BUFFER_SIZE=64,C_ENABLE_AXIS_TRACE_BUFFER=0,C_ENABLE_AXIS_TRACE_DATA=1,C_AXIS_TRACE_BUFFER_SIZE=64,C_NUM_WAYS=2,C_CACHE_DATA_WIDTH=32,C_CACHE_BLOCKS=1,C_CACHE_LINE_LENGTH=16,C_CACHE_SIZE=32768,C_ENABLE_PARTIAL_LINE=0,C_CACHE_LRU_MEMORY_TYPE=0,C_CACHE_TAG_MEMORY_TYPE=0,C_CACHE_DATA_MEMORY_TYPE=0,C_GEN_MATCH_Lx_CACHE=0,C_ENABLE_PEER_PORT_DATA=0,C_SUPPORT_SNOOP_FILTER=0,C_NUM_LINKS=1,C_NUM_SLAVE_TRANSACTIONS=16,C_NUM_MASTER_TRANSACTIONS=32,C_NUM_SNOOP_TRANSACTIONS=16,C_MSG_CHAIN_LENGTH=1,C_NUM_OOO_CHANNELS=0,C_DEFAULT_QOS=15,C_KEEP_SHARED_WRITE=1,C_READ_ONLY_UNIQUE=0,C_READ_EXCLUSIVE_CLEAN=1,C_DYNAMIC_PORT_PROPERTY_OVERRIDE=0,C_SNOOP_KEEP_READ_ONCE=1,C_SNOOP_KEEP_READ_SHARED=0,C_SNOOP_KEEP_READ_CLEAN=0,C_SNOOP_KEEP_READ_NSD=0,C_SNOOP_KEEP_CLEAN_SHARED=0,C_SNOOP_PASS_READ_ONCE=0,C_SNOOP_PASS_READ_SHARED=0,C_SNOOP_PASS_READ_CLEAN=0,C_SNOOP_PASS_READ_NSD=0,C_SNOOP_KEEP_SNPTOSC=0,C_FORCE_SILENT_INVALIDATION=0,C_ENABLE_REPLAY_BUFFER=0,C_REPLAY_BUFFER_SIZE=64,C_REPLAY_STIMULI_METHOD=1,C_REPLAY_ENABLE_PIPELINE=1,C_DEFAULT_DOMAIN=0,C_DEFAULT_REQ0_ID=0,C_DEFAULT_REQ1_ID=0,C_DEFAULT_REQ2_ID=0,C_DEFAULT_REQ3_ID=0,C_DEFAULT_HA0_ID=0,C_DEFAULT_HA1_ID=0,C_DEFAULT_HA2_ID=0,C_DEFAULT_HA3_ID=0,C_ENABLE_SNOOP_FILTER=0,C_ENABLE_BROADCAST_SNOOP=1,C_NUM_SNOOPED_AGENTS=1,C_NUM_HASH_BINS=8192,C_SNOOP_FILTER_COUNT_WIDTH=11,C_COHERENT_ID_WIDTH=6,C_NUM_SAM_ENTRIES=1,C_SAM0_VALID=0,C_SAM0_LOCAL=0,C_SAM0_ID=0,C_SAM0_LINK=0,C_SAM0_BASEADDR=0xFFFFFFFFFFFFFFFF,C_SAM0_HIGHADDR=0x0000000000000000,C_SAM1_VALID=0,C_SAM1_LOCAL=0,C_SAM1_ID=0,C_SAM1_LINK=0,C_SAM1_BASEADDR=0xFFFFFFFFFFFFFFFF,C_SAM1_HIGHADDR=0x0000000000000000,C_SAM2_VALID=0,C_SAM2_LOCAL=0,C_SAM2_ID=0,C_SAM2_LINK=0,C_SAM2_BASEADDR=0xFFFFFFFFFFFFFFFF,C_SAM2_HIGHADDR=0x0000000000000000,C_SAM3_VALID=0,C_SAM3_LOCAL=0,C_SAM3_ID=0,C_SAM3_LINK=0,C_SAM3_BASEADDR=0xFFFFFFFFFFFFFFFF,C_SAM3_HIGHADDR=0x0000000000000000,C_M0_NUM_MEMORY_POOLS=0,C_M0_MP0_BASEADDR=0xFFFFFFFFFFFFFFFF,C_M0_MP0_HIGHADDR=0x0000000000000000,C_M0_MP1_BASEADDR=0xFFFFFFFFFFFFFFFF,C_M0_MP1_HIGHADDR=0x0000000000000000,C_M0_MP2_BASEADDR=0xFFFFFFFFFFFFFFFF,C_M0_MP2_HIGHADDR=0x0000000000000000,C_M0_MP3_BASEADDR=0xFFFFFFFFFFFFFFFF,C_M0_MP3_HIGHADDR=0x0000000000000000,C_Lx_CACHE_LINE_LENGTH=4,C_Lx_CACHE_SIZE=8192,C_Lx_NUM_WAYS=1,C_S0_AXI_AWUSER_WIDTH=1,C_S0_AXI_ARUSER_WIDTH=1,C_S0_AXI_ADDR_WIDTH=32,C_S0_AXI_DATA_WIDTH=32,C_S0_AXI_RRESP_WIDTH=2,C_S0_AXI_ID_WIDTH=1,C_S0_AXI_SUPPORT_UNIQUE=0,C_S0_AXI_SUPPORT_DIRTY=0,C_S0_AXI_FORCE_READ_ALLOCATE=0,C_S0_AXI_PROHIBIT_READ_ALLOCATE=0,C_S0_AXI_FORCE_WRITE_ALLOCATE=0,C_S0_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S0_AXI_FORCE_READ_BUFFER=0,C_S0_AXI_PROHIBIT_READ_BUFFER=0,C_S0_AXI_FORCE_WRITE_BUFFER=0,C_S0_AXI_PROHIBIT_WRITE_BUFFER=0,C_S0_AXI_ENABLE_ATOMIC=0,C_S0_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT0_READ_BUFFER_SIZE=0,C_OPT0_WRITE_BUFFER_SIZE=0,C_OPT0_READ_RA_TYPE=6,C_OPT0_READ_WA_RA_TYPE=3,C_OPT0_READ_WA_TYPE=0,C_OPT0_ENABLE_FULL_WRITE=0,C_OPT0_ENABLE_ATC=1,C_OPT0_PROHIBIT_ATC_OVERRIDE=1,C_OPT0_ATC_SIZE=1,C_OPT0_ENABLE_AXI_TRACE_BUFFER=0,C_OPT0_ENABLE_AXI_TRACE_DATA=1,C_OPT0_AXI_TRACE_BUFFER_SIZE=64,C_S1_AXI_AWUSER_WIDTH=1,C_S1_AXI_ARUSER_WIDTH=1,C_S1_AXI_ADDR_WIDTH=32,C_S1_AXI_DATA_WIDTH=32,C_S1_AXI_RRESP_WIDTH=2,C_S1_AXI_ID_WIDTH=1,C_S1_AXI_SUPPORT_UNIQUE=0,C_S1_AXI_SUPPORT_DIRTY=0,C_S1_AXI_FORCE_READ_ALLOCATE=0,C_S1_AXI_PROHIBIT_READ_ALLOCATE=0,C_S1_AXI_FORCE_WRITE_ALLOCATE=0,C_S1_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S1_AXI_FORCE_READ_BUFFER=0,C_S1_AXI_PROHIBIT_READ_BUFFER=0,C_S1_AXI_FORCE_WRITE_BUFFER=0,C_S1_AXI_PROHIBIT_WRITE_BUFFER=0,C_S1_AXI_ENABLE_ATOMIC=0,C_S1_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT1_READ_BUFFER_SIZE=0,C_OPT1_WRITE_BUFFER_SIZE=0,C_OPT1_READ_RA_TYPE=6,C_OPT1_READ_WA_RA_TYPE=3,C_OPT1_READ_WA_TYPE=0,C_OPT1_ENABLE_FULL_WRITE=0,C_OPT1_ENABLE_ATC=1,C_OPT1_PROHIBIT_ATC_OVERRIDE=1,C_OPT1_ATC_SIZE=1,C_OPT1_ENABLE_AXI_TRACE_BUFFER=0,C_OPT1_ENABLE_AXI_TRACE_DATA=1,C_OPT1_AXI_TRACE_BUFFER_SIZE=64,C_S2_AXI_AWUSER_WIDTH=1,C_S2_AXI_ARUSER_WIDTH=1,C_S2_AXI_ADDR_WIDTH=32,C_S2_AXI_DATA_WIDTH=32,C_S2_AXI_RRESP_WIDTH=2,C_S2_AXI_ID_WIDTH=1,C_S2_AXI_SUPPORT_UNIQUE=0,C_S2_AXI_SUPPORT_DIRTY=0,C_S2_AXI_FORCE_READ_ALLOCATE=0,C_S2_AXI_PROHIBIT_READ_ALLOCATE=0,C_S2_AXI_FORCE_WRITE_ALLOCATE=0,C_S2_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S2_AXI_FORCE_READ_BUFFER=0,C_S2_AXI_PROHIBIT_READ_BUFFER=0,C_S2_AXI_FORCE_WRITE_BUFFER=0,C_S2_AXI_PROHIBIT_WRITE_BUFFER=0,C_S2_AXI_ENABLE_ATOMIC=0,C_S2_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT2_READ_BUFFER_SIZE=0,C_OPT2_WRITE_BUFFER_SIZE=0,C_OPT2_READ_RA_TYPE=6,C_OPT2_READ_WA_RA_TYPE=3,C_OPT2_READ_WA_TYPE=0,C_OPT2_ENABLE_FULL_WRITE=0,C_OPT2_ENABLE_ATC=1,C_OPT2_PROHIBIT_ATC_OVERRIDE=1,C_OPT2_ATC_SIZE=1,C_OPT2_ENABLE_AXI_TRACE_BUFFER=0,C_OPT2_ENABLE_AXI_TRACE_DATA=1,C_OPT2_AXI_TRACE_BUFFER_SIZE=64,C_S3_AXI_AWUSER_WIDTH=1,C_S3_AXI_ARUSER_WIDTH=1,C_S3_AXI_ADDR_WIDTH=32,C_S3_AXI_DATA_WIDTH=32,C_S3_AXI_RRESP_WIDTH=2,C_S3_AXI_ID_WIDTH=1,C_S3_AXI_SUPPORT_UNIQUE=0,C_S3_AXI_SUPPORT_DIRTY=0,C_S3_AXI_FORCE_READ_ALLOCATE=0,C_S3_AXI_PROHIBIT_READ_ALLOCATE=0,C_S3_AXI_FORCE_WRITE_ALLOCATE=0,C_S3_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S3_AXI_FORCE_READ_BUFFER=0,C_S3_AXI_PROHIBIT_READ_BUFFER=0,C_S3_AXI_FORCE_WRITE_BUFFER=0,C_S3_AXI_PROHIBIT_WRITE_BUFFER=0,C_S3_AXI_ENABLE_ATOMIC=0,C_S3_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT3_READ_BUFFER_SIZE=0,C_OPT3_WRITE_BUFFER_SIZE=0,C_OPT3_READ_RA_TYPE=6,C_OPT3_READ_WA_RA_TYPE=3,C_OPT3_READ_WA_TYPE=0,C_OPT3_ENABLE_FULL_WRITE=0,C_OPT3_ENABLE_ATC=1,C_OPT3_PROHIBIT_ATC_OVERRIDE=1,C_OPT3_ATC_SIZE=1,C_OPT3_ENABLE_AXI_TRACE_BUFFER=0,C_OPT3_ENABLE_AXI_TRACE_DATA=1,C_OPT3_AXI_TRACE_BUFFER_SIZE=64,C_S4_AXI_AWUSER_WIDTH=1,C_S4_AXI_ARUSER_WIDTH=1,C_S4_AXI_ADDR_WIDTH=32,C_S4_AXI_DATA_WIDTH=32,C_S4_AXI_RRESP_WIDTH=2,C_S4_AXI_ID_WIDTH=1,C_S4_AXI_SUPPORT_UNIQUE=0,C_S4_AXI_SUPPORT_DIRTY=0,C_S4_AXI_FORCE_READ_ALLOCATE=0,C_S4_AXI_PROHIBIT_READ_ALLOCATE=0,C_S4_AXI_FORCE_WRITE_ALLOCATE=0,C_S4_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S4_AXI_FORCE_READ_BUFFER=0,C_S4_AXI_PROHIBIT_READ_BUFFER=0,C_S4_AXI_FORCE_WRITE_BUFFER=0,C_S4_AXI_PROHIBIT_WRITE_BUFFER=0,C_S4_AXI_ENABLE_ATOMIC=0,C_S4_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT4_READ_BUFFER_SIZE=0,C_OPT4_WRITE_BUFFER_SIZE=0,C_OPT4_READ_RA_TYPE=6,C_OPT4_READ_WA_RA_TYPE=3,C_OPT4_READ_WA_TYPE=0,C_OPT4_ENABLE_FULL_WRITE=0,C_OPT4_ENABLE_ATC=1,C_OPT4_PROHIBIT_ATC_OVERRIDE=1,C_OPT4_ATC_SIZE=1,C_OPT4_ENABLE_AXI_TRACE_BUFFER=0,C_OPT4_ENABLE_AXI_TRACE_DATA=1,C_OPT4_AXI_TRACE_BUFFER_SIZE=64,C_S5_AXI_AWUSER_WIDTH=1,C_S5_AXI_ARUSER_WIDTH=1,C_S5_AXI_ADDR_WIDTH=32,C_S5_AXI_DATA_WIDTH=32,C_S5_AXI_RRESP_WIDTH=2,C_S5_AXI_ID_WIDTH=1,C_S5_AXI_SUPPORT_UNIQUE=0,C_S5_AXI_SUPPORT_DIRTY=0,C_S5_AXI_FORCE_READ_ALLOCATE=0,C_S5_AXI_PROHIBIT_READ_ALLOCATE=0,C_S5_AXI_FORCE_WRITE_ALLOCATE=0,C_S5_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S5_AXI_FORCE_READ_BUFFER=0,C_S5_AXI_PROHIBIT_READ_BUFFER=0,C_S5_AXI_FORCE_WRITE_BUFFER=0,C_S5_AXI_PROHIBIT_WRITE_BUFFER=0,C_S5_AXI_ENABLE_ATOMIC=0,C_S5_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT5_READ_BUFFER_SIZE=0,C_OPT5_WRITE_BUFFER_SIZE=0,C_OPT5_READ_RA_TYPE=6,C_OPT5_READ_WA_RA_TYPE=3,C_OPT5_READ_WA_TYPE=0,C_OPT5_ENABLE_FULL_WRITE=0,C_OPT5_ENABLE_ATC=1,C_OPT5_PROHIBIT_ATC_OVERRIDE=1,C_OPT5_ATC_SIZE=1,C_OPT5_ENABLE_AXI_TRACE_BUFFER=0,C_OPT5_ENABLE_AXI_TRACE_DATA=1,C_OPT5_AXI_TRACE_BUFFER_SIZE=64,C_S6_AXI_AWUSER_WIDTH=1,C_S6_AXI_ARUSER_WIDTH=1,C_S6_AXI_ADDR_WIDTH=32,C_S6_AXI_DATA_WIDTH=32,C_S6_AXI_RRESP_WIDTH=2,C_S6_AXI_ID_WIDTH=1,C_S6_AXI_SUPPORT_UNIQUE=0,C_S6_AXI_SUPPORT_DIRTY=0,C_S6_AXI_FORCE_READ_ALLOCATE=0,C_S6_AXI_PROHIBIT_READ_ALLOCATE=0,C_S6_AXI_FORCE_WRITE_ALLOCATE=0,C_S6_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S6_AXI_FORCE_READ_BUFFER=0,C_S6_AXI_PROHIBIT_READ_BUFFER=0,C_S6_AXI_FORCE_WRITE_BUFFER=0,C_S6_AXI_PROHIBIT_WRITE_BUFFER=0,C_S6_AXI_ENABLE_ATOMIC=0,C_S6_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT6_READ_BUFFER_SIZE=0,C_OPT6_WRITE_BUFFER_SIZE=0,C_OPT6_READ_RA_TYPE=6,C_OPT6_READ_WA_RA_TYPE=3,C_OPT6_READ_WA_TYPE=0,C_OPT6_ENABLE_FULL_WRITE=0,C_OPT6_ENABLE_ATC=1,C_OPT6_PROHIBIT_ATC_OVERRIDE=1,C_OPT6_ATC_SIZE=1,C_OPT6_ENABLE_AXI_TRACE_BUFFER=0,C_OPT6_ENABLE_AXI_TRACE_DATA=1,C_OPT6_AXI_TRACE_BUFFER_SIZE=64,C_S7_AXI_AWUSER_WIDTH=1,C_S7_AXI_ARUSER_WIDTH=1,C_S7_AXI_ADDR_WIDTH=32,C_S7_AXI_DATA_WIDTH=32,C_S7_AXI_RRESP_WIDTH=2,C_S7_AXI_ID_WIDTH=1,C_S7_AXI_SUPPORT_UNIQUE=0,C_S7_AXI_SUPPORT_DIRTY=0,C_S7_AXI_FORCE_READ_ALLOCATE=0,C_S7_AXI_PROHIBIT_READ_ALLOCATE=0,C_S7_AXI_FORCE_WRITE_ALLOCATE=0,C_S7_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S7_AXI_FORCE_READ_BUFFER=0,C_S7_AXI_PROHIBIT_READ_BUFFER=0,C_S7_AXI_FORCE_WRITE_BUFFER=0,C_S7_AXI_PROHIBIT_WRITE_BUFFER=0,C_S7_AXI_ENABLE_ATOMIC=0,C_S7_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT7_READ_BUFFER_SIZE=0,C_OPT7_WRITE_BUFFER_SIZE=0,C_OPT7_READ_RA_TYPE=6,C_OPT7_READ_WA_RA_TYPE=3,C_OPT7_READ_WA_TYPE=0,C_OPT7_ENABLE_FULL_WRITE=0,C_OPT7_ENABLE_ATC=1,C_OPT7_PROHIBIT_ATC_OVERRIDE=1,C_OPT7_ATC_SIZE=1,C_OPT7_ENABLE_AXI_TRACE_BUFFER=0,C_OPT7_ENABLE_AXI_TRACE_DATA=1,C_OPT7_AXI_TRACE_BUFFER_SIZE=64,C_S8_AXI_AWUSER_WIDTH=1,C_S8_AXI_ARUSER_WIDTH=1,C_S8_AXI_ADDR_WIDTH=32,C_S8_AXI_DATA_WIDTH=32,C_S8_AXI_RRESP_WIDTH=2,C_S8_AXI_ID_WIDTH=1,C_S8_AXI_SUPPORT_UNIQUE=0,C_S8_AXI_SUPPORT_DIRTY=0,C_S8_AXI_FORCE_READ_ALLOCATE=0,C_S8_AXI_PROHIBIT_READ_ALLOCATE=0,C_S8_AXI_FORCE_WRITE_ALLOCATE=0,C_S8_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S8_AXI_FORCE_READ_BUFFER=0,C_S8_AXI_PROHIBIT_READ_BUFFER=0,C_S8_AXI_FORCE_WRITE_BUFFER=0,C_S8_AXI_PROHIBIT_WRITE_BUFFER=0,C_S8_AXI_ENABLE_ATOMIC=0,C_S8_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT8_READ_BUFFER_SIZE=0,C_OPT8_WRITE_BUFFER_SIZE=0,C_OPT8_READ_RA_TYPE=6,C_OPT8_READ_WA_RA_TYPE=3,C_OPT8_READ_WA_TYPE=0,C_OPT8_ENABLE_FULL_WRITE=0,C_OPT8_ENABLE_ATC=1,C_OPT8_PROHIBIT_ATC_OVERRIDE=1,C_OPT8_ATC_SIZE=1,C_OPT8_ENABLE_AXI_TRACE_BUFFER=0,C_OPT8_ENABLE_AXI_TRACE_DATA=1,C_OPT8_AXI_TRACE_BUFFER_SIZE=64,C_S9_AXI_AWUSER_WIDTH=1,C_S9_AXI_ARUSER_WIDTH=1,C_S9_AXI_ADDR_WIDTH=32,C_S9_AXI_DATA_WIDTH=32,C_S9_AXI_RRESP_WIDTH=2,C_S9_AXI_ID_WIDTH=1,C_S9_AXI_SUPPORT_UNIQUE=0,C_S9_AXI_SUPPORT_DIRTY=0,C_S9_AXI_FORCE_READ_ALLOCATE=0,C_S9_AXI_PROHIBIT_READ_ALLOCATE=0,C_S9_AXI_FORCE_WRITE_ALLOCATE=0,C_S9_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S9_AXI_FORCE_READ_BUFFER=0,C_S9_AXI_PROHIBIT_READ_BUFFER=0,C_S9_AXI_FORCE_WRITE_BUFFER=0,C_S9_AXI_PROHIBIT_WRITE_BUFFER=0,C_S9_AXI_ENABLE_ATOMIC=0,C_S9_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT9_READ_BUFFER_SIZE=0,C_OPT9_WRITE_BUFFER_SIZE=0,C_OPT9_READ_RA_TYPE=6,C_OPT9_READ_WA_RA_TYPE=3,C_OPT9_READ_WA_TYPE=0,C_OPT9_ENABLE_FULL_WRITE=0,C_OPT9_ENABLE_ATC=1,C_OPT9_PROHIBIT_ATC_OVERRIDE=1,C_OPT9_ATC_SIZE=1,C_OPT9_ENABLE_AXI_TRACE_BUFFER=0,C_OPT9_ENABLE_AXI_TRACE_DATA=1,C_OPT9_AXI_TRACE_BUFFER_SIZE=64,C_S10_AXI_AWUSER_WIDTH=1,C_S10_AXI_ARUSER_WIDTH=1,C_S10_AXI_ADDR_WIDTH=32,C_S10_AXI_DATA_WIDTH=32,C_S10_AXI_RRESP_WIDTH=2,C_S10_AXI_ID_WIDTH=1,C_S10_AXI_SUPPORT_UNIQUE=0,C_S10_AXI_SUPPORT_DIRTY=0,C_S10_AXI_FORCE_READ_ALLOCATE=0,C_S10_AXI_PROHIBIT_READ_ALLOCATE=0,C_S10_AXI_FORCE_WRITE_ALLOCATE=0,C_S10_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S10_AXI_FORCE_READ_BUFFER=0,C_S10_AXI_PROHIBIT_READ_BUFFER=0,C_S10_AXI_FORCE_WRITE_BUFFER=0,C_S10_AXI_PROHIBIT_WRITE_BUFFER=0,C_S10_AXI_ENABLE_ATOMIC=0,C_S10_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT10_READ_BUFFER_SIZE=0,C_OPT10_WRITE_BUFFER_SIZE=0,C_OPT10_READ_RA_TYPE=6,C_OPT10_READ_WA_RA_TYPE=3,C_OPT10_READ_WA_TYPE=0,C_OPT10_ENABLE_FULL_WRITE=0,C_OPT10_ENABLE_ATC=1,C_OPT10_PROHIBIT_ATC_OVERRIDE=1,C_OPT10_ATC_SIZE=1,C_OPT10_ENABLE_AXI_TRACE_BUFFER=0,C_OPT10_ENABLE_AXI_TRACE_DATA=1,C_OPT10_AXI_TRACE_BUFFER_SIZE=64,C_S11_AXI_AWUSER_WIDTH=1,C_S11_AXI_ARUSER_WIDTH=1,C_S11_AXI_ADDR_WIDTH=32,C_S11_AXI_DATA_WIDTH=32,C_S11_AXI_RRESP_WIDTH=2,C_S11_AXI_ID_WIDTH=1,C_S11_AXI_SUPPORT_UNIQUE=0,C_S11_AXI_SUPPORT_DIRTY=0,C_S11_AXI_FORCE_READ_ALLOCATE=0,C_S11_AXI_PROHIBIT_READ_ALLOCATE=0,C_S11_AXI_FORCE_WRITE_ALLOCATE=0,C_S11_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S11_AXI_FORCE_READ_BUFFER=0,C_S11_AXI_PROHIBIT_READ_BUFFER=0,C_S11_AXI_FORCE_WRITE_BUFFER=0,C_S11_AXI_PROHIBIT_WRITE_BUFFER=0,C_S11_AXI_ENABLE_ATOMIC=0,C_S11_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT11_READ_BUFFER_SIZE=0,C_OPT11_WRITE_BUFFER_SIZE=0,C_OPT11_READ_RA_TYPE=6,C_OPT11_READ_WA_RA_TYPE=3,C_OPT11_READ_WA_TYPE=0,C_OPT11_ENABLE_FULL_WRITE=0,C_OPT11_ENABLE_ATC=1,C_OPT11_PROHIBIT_ATC_OVERRIDE=1,C_OPT11_ATC_SIZE=1,C_OPT11_ENABLE_AXI_TRACE_BUFFER=0,C_OPT11_ENABLE_AXI_TRACE_DATA=1,C_OPT11_AXI_TRACE_BUFFER_SIZE=64,C_S12_AXI_AWUSER_WIDTH=1,C_S12_AXI_ARUSER_WIDTH=1,C_S12_AXI_ADDR_WIDTH=32,C_S12_AXI_DATA_WIDTH=32,C_S12_AXI_RRESP_WIDTH=2,C_S12_AXI_ID_WIDTH=1,C_S12_AXI_SUPPORT_UNIQUE=0,C_S12_AXI_SUPPORT_DIRTY=0,C_S12_AXI_FORCE_READ_ALLOCATE=0,C_S12_AXI_PROHIBIT_READ_ALLOCATE=0,C_S12_AXI_FORCE_WRITE_ALLOCATE=0,C_S12_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S12_AXI_FORCE_READ_BUFFER=0,C_S12_AXI_PROHIBIT_READ_BUFFER=0,C_S12_AXI_FORCE_WRITE_BUFFER=0,C_S12_AXI_PROHIBIT_WRITE_BUFFER=0,C_S12_AXI_ENABLE_ATOMIC=0,C_S12_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT12_READ_BUFFER_SIZE=0,C_OPT12_WRITE_BUFFER_SIZE=0,C_OPT12_READ_RA_TYPE=6,C_OPT12_READ_WA_RA_TYPE=3,C_OPT12_READ_WA_TYPE=0,C_OPT12_ENABLE_FULL_WRITE=0,C_OPT12_ENABLE_ATC=1,C_OPT12_PROHIBIT_ATC_OVERRIDE=1,C_OPT12_ATC_SIZE=1,C_OPT12_ENABLE_AXI_TRACE_BUFFER=0,C_OPT12_ENABLE_AXI_TRACE_DATA=1,C_OPT12_AXI_TRACE_BUFFER_SIZE=64,C_S13_AXI_AWUSER_WIDTH=1,C_S13_AXI_ARUSER_WIDTH=1,C_S13_AXI_ADDR_WIDTH=32,C_S13_AXI_DATA_WIDTH=32,C_S13_AXI_RRESP_WIDTH=2,C_S13_AXI_ID_WIDTH=1,C_S13_AXI_SUPPORT_UNIQUE=0,C_S13_AXI_SUPPORT_DIRTY=0,C_S13_AXI_FORCE_READ_ALLOCATE=0,C_S13_AXI_PROHIBIT_READ_ALLOCATE=0,C_S13_AXI_FORCE_WRITE_ALLOCATE=0,C_S13_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S13_AXI_FORCE_READ_BUFFER=0,C_S13_AXI_PROHIBIT_READ_BUFFER=0,C_S13_AXI_FORCE_WRITE_BUFFER=0,C_S13_AXI_PROHIBIT_WRITE_BUFFER=0,C_S13_AXI_ENABLE_ATOMIC=0,C_S13_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT13_READ_BUFFER_SIZE=0,C_OPT13_WRITE_BUFFER_SIZE=0,C_OPT13_READ_RA_TYPE=6,C_OPT13_READ_WA_RA_TYPE=3,C_OPT13_READ_WA_TYPE=0,C_OPT13_ENABLE_FULL_WRITE=0,C_OPT13_ENABLE_ATC=1,C_OPT13_PROHIBIT_ATC_OVERRIDE=1,C_OPT13_ATC_SIZE=1,C_OPT13_ENABLE_AXI_TRACE_BUFFER=0,C_OPT13_ENABLE_AXI_TRACE_DATA=1,C_OPT13_AXI_TRACE_BUFFER_SIZE=64,C_S14_AXI_AWUSER_WIDTH=1,C_S14_AXI_ARUSER_WIDTH=1,C_S14_AXI_ADDR_WIDTH=32,C_S14_AXI_DATA_WIDTH=32,C_S14_AXI_RRESP_WIDTH=2,C_S14_AXI_ID_WIDTH=1,C_S14_AXI_SUPPORT_UNIQUE=0,C_S14_AXI_SUPPORT_DIRTY=0,C_S14_AXI_FORCE_READ_ALLOCATE=0,C_S14_AXI_PROHIBIT_READ_ALLOCATE=0,C_S14_AXI_FORCE_WRITE_ALLOCATE=0,C_S14_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S14_AXI_FORCE_READ_BUFFER=0,C_S14_AXI_PROHIBIT_READ_BUFFER=0,C_S14_AXI_FORCE_WRITE_BUFFER=0,C_S14_AXI_PROHIBIT_WRITE_BUFFER=0,C_S14_AXI_ENABLE_ATOMIC=0,C_S14_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT14_READ_BUFFER_SIZE=0,C_OPT14_WRITE_BUFFER_SIZE=0,C_OPT14_READ_RA_TYPE=6,C_OPT14_READ_WA_RA_TYPE=3,C_OPT14_READ_WA_TYPE=0,C_OPT14_ENABLE_FULL_WRITE=0,C_OPT14_ENABLE_ATC=1,C_OPT14_PROHIBIT_ATC_OVERRIDE=1,C_OPT14_ATC_SIZE=1,C_OPT14_ENABLE_AXI_TRACE_BUFFER=0,C_OPT14_ENABLE_AXI_TRACE_DATA=1,C_OPT14_AXI_TRACE_BUFFER_SIZE=64,C_S15_AXI_AWUSER_WIDTH=1,C_S15_AXI_ARUSER_WIDTH=1,C_S15_AXI_ADDR_WIDTH=32,C_S15_AXI_DATA_WIDTH=32,C_S15_AXI_RRESP_WIDTH=2,C_S15_AXI_ID_WIDTH=1,C_S15_AXI_SUPPORT_UNIQUE=0,C_S15_AXI_SUPPORT_DIRTY=0,C_S15_AXI_FORCE_READ_ALLOCATE=0,C_S15_AXI_PROHIBIT_READ_ALLOCATE=0,C_S15_AXI_FORCE_WRITE_ALLOCATE=0,C_S15_AXI_PROHIBIT_WRITE_ALLOCATE=0,C_S15_AXI_FORCE_READ_BUFFER=0,C_S15_AXI_PROHIBIT_READ_BUFFER=0,C_S15_AXI_FORCE_WRITE_BUFFER=0,C_S15_AXI_PROHIBIT_WRITE_BUFFER=0,C_S15_AXI_ENABLE_ATOMIC=0,C_S15_AXI_READ_WRITE_MODE=READ_WRITE,C_OPT15_READ_BUFFER_SIZE=0,C_OPT15_WRITE_BUFFER_SIZE=0,C_OPT15_READ_RA_TYPE=6,C_OPT15_READ_WA_RA_TYPE=3,C_OPT15_READ_WA_TYPE=0,C_OPT15_ENABLE_FULL_WRITE=0,C_OPT15_ENABLE_ATC=1,C_OPT15_PROHIBIT_ATC_OVERRIDE=1,C_OPT15_ATC_SIZE=1,C_OPT15_ENABLE_AXI_TRACE_BUFFER=0,C_OPT15_ENABLE_AXI_TRACE_DATA=1,C_OPT15_AXI_TRACE_BUFFER_SIZE=64,C_S0_AXI_GEN_AWUSER_WIDTH=32,C_S0_AXI_GEN_ARUSER_WIDTH=32,C_S0_AXI_GEN_ADDR_WIDTH=32,C_S0_AXI_GEN_DATA_WIDTH=32,C_S0_AXI_GEN_ID_WIDTH=1,C_S0_AXI_GEN_SUPPORT_UNIQUE=0,C_S0_AXI_GEN_SUPPORT_DIRTY=0,C_S0_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S0_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S0_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S0_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S0_AXI_GEN_FORCE_READ_BUFFER=0,C_S0_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S0_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S0_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S0_AXI_GEN_ENABLE_ATOMIC=0,C_S0_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN0_READ_BUFFER_SIZE=0,C_GEN0_WRITE_BUFFER_SIZE=0,C_GEN0_READ_RA_TYPE=6,C_GEN0_READ_WA_RA_TYPE=3,C_GEN0_READ_WA_TYPE=0,C_GEN0_ENABLE_FULL_WRITE=0,C_GEN0_ENABLE_ATC=1,C_GEN0_PROHIBIT_ATC_OVERRIDE=1,C_GEN0_ATC_SIZE=1,C_GEN0_ENABLE_CACHE=0,C_GEN0_ENABLE_AXI_TRACE_BUFFER=0,C_GEN0_ENABLE_AXI_TRACE_DATA=1,C_GEN0_AXI_TRACE_BUFFER_SIZE=64,C_S1_AXI_GEN_AWUSER_WIDTH=32,C_S1_AXI_GEN_ARUSER_WIDTH=32,C_S1_AXI_GEN_ADDR_WIDTH=32,C_S1_AXI_GEN_DATA_WIDTH=32,C_S1_AXI_GEN_ID_WIDTH=1,C_S1_AXI_GEN_SUPPORT_UNIQUE=0,C_S1_AXI_GEN_SUPPORT_DIRTY=0,C_S1_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S1_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S1_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S1_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S1_AXI_GEN_FORCE_READ_BUFFER=0,C_S1_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S1_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S1_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S1_AXI_GEN_ENABLE_ATOMIC=0,C_S1_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN1_READ_BUFFER_SIZE=0,C_GEN1_WRITE_BUFFER_SIZE=0,C_GEN1_READ_RA_TYPE=6,C_GEN1_READ_WA_RA_TYPE=3,C_GEN1_READ_WA_TYPE=0,C_GEN1_ENABLE_FULL_WRITE=0,C_GEN1_ENABLE_ATC=1,C_GEN1_PROHIBIT_ATC_OVERRIDE=1,C_GEN1_ATC_SIZE=1,C_GEN1_ENABLE_CACHE=0,C_GEN1_ENABLE_AXI_TRACE_BUFFER=0,C_GEN1_ENABLE_AXI_TRACE_DATA=1,C_GEN1_AXI_TRACE_BUFFER_SIZE=64,C_S2_AXI_GEN_AWUSER_WIDTH=32,C_S2_AXI_GEN_ARUSER_WIDTH=32,C_S2_AXI_GEN_ADDR_WIDTH=32,C_S2_AXI_GEN_DATA_WIDTH=32,C_S2_AXI_GEN_ID_WIDTH=1,C_S2_AXI_GEN_SUPPORT_UNIQUE=0,C_S2_AXI_GEN_SUPPORT_DIRTY=0,C_S2_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S2_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S2_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S2_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S2_AXI_GEN_FORCE_READ_BUFFER=0,C_S2_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S2_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S2_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S2_AXI_GEN_ENABLE_ATOMIC=0,C_S2_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN2_READ_BUFFER_SIZE=0,C_GEN2_WRITE_BUFFER_SIZE=0,C_GEN2_READ_RA_TYPE=6,C_GEN2_READ_WA_RA_TYPE=3,C_GEN2_READ_WA_TYPE=0,C_GEN2_ENABLE_FULL_WRITE=0,C_GEN2_ENABLE_ATC=1,C_GEN2_PROHIBIT_ATC_OVERRIDE=1,C_GEN2_ATC_SIZE=1,C_GEN2_ENABLE_CACHE=0,C_GEN2_ENABLE_AXI_TRACE_BUFFER=0,C_GEN2_ENABLE_AXI_TRACE_DATA=1,C_GEN2_AXI_TRACE_BUFFER_SIZE=64,C_S3_AXI_GEN_AWUSER_WIDTH=32,C_S3_AXI_GEN_ARUSER_WIDTH=32,C_S3_AXI_GEN_ADDR_WIDTH=32,C_S3_AXI_GEN_DATA_WIDTH=32,C_S3_AXI_GEN_ID_WIDTH=1,C_S3_AXI_GEN_SUPPORT_UNIQUE=0,C_S3_AXI_GEN_SUPPORT_DIRTY=0,C_S3_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S3_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S3_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S3_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S3_AXI_GEN_FORCE_READ_BUFFER=0,C_S3_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S3_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S3_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S3_AXI_GEN_ENABLE_ATOMIC=0,C_S3_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN3_READ_BUFFER_SIZE=0,C_GEN3_WRITE_BUFFER_SIZE=0,C_GEN3_READ_RA_TYPE=6,C_GEN3_READ_WA_RA_TYPE=3,C_GEN3_READ_WA_TYPE=0,C_GEN3_ENABLE_FULL_WRITE=0,C_GEN3_ENABLE_ATC=1,C_GEN3_PROHIBIT_ATC_OVERRIDE=1,C_GEN3_ATC_SIZE=1,C_GEN3_ENABLE_CACHE=0,C_GEN3_ENABLE_AXI_TRACE_BUFFER=0,C_GEN3_ENABLE_AXI_TRACE_DATA=1,C_GEN3_AXI_TRACE_BUFFER_SIZE=64,C_S4_AXI_GEN_AWUSER_WIDTH=32,C_S4_AXI_GEN_ARUSER_WIDTH=32,C_S4_AXI_GEN_ADDR_WIDTH=32,C_S4_AXI_GEN_DATA_WIDTH=32,C_S4_AXI_GEN_ID_WIDTH=1,C_S4_AXI_GEN_SUPPORT_UNIQUE=0,C_S4_AXI_GEN_SUPPORT_DIRTY=0,C_S4_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S4_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S4_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S4_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S4_AXI_GEN_FORCE_READ_BUFFER=0,C_S4_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S4_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S4_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S4_AXI_GEN_ENABLE_ATOMIC=0,C_S4_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN4_READ_BUFFER_SIZE=0,C_GEN4_WRITE_BUFFER_SIZE=0,C_GEN4_READ_RA_TYPE=6,C_GEN4_READ_WA_RA_TYPE=3,C_GEN4_READ_WA_TYPE=0,C_GEN4_ENABLE_FULL_WRITE=0,C_GEN4_ENABLE_ATC=1,C_GEN4_PROHIBIT_ATC_OVERRIDE=1,C_GEN4_ATC_SIZE=1,C_GEN4_ENABLE_CACHE=0,C_GEN4_ENABLE_AXI_TRACE_BUFFER=0,C_GEN4_ENABLE_AXI_TRACE_DATA=1,C_GEN4_AXI_TRACE_BUFFER_SIZE=64,C_S5_AXI_GEN_AWUSER_WIDTH=32,C_S5_AXI_GEN_ARUSER_WIDTH=32,C_S5_AXI_GEN_ADDR_WIDTH=32,C_S5_AXI_GEN_DATA_WIDTH=32,C_S5_AXI_GEN_ID_WIDTH=1,C_S5_AXI_GEN_SUPPORT_UNIQUE=0,C_S5_AXI_GEN_SUPPORT_DIRTY=0,C_S5_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S5_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S5_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S5_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S5_AXI_GEN_FORCE_READ_BUFFER=0,C_S5_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S5_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S5_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S5_AXI_GEN_ENABLE_ATOMIC=0,C_S5_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN5_READ_BUFFER_SIZE=0,C_GEN5_WRITE_BUFFER_SIZE=0,C_GEN5_READ_RA_TYPE=6,C_GEN5_READ_WA_RA_TYPE=3,C_GEN5_READ_WA_TYPE=0,C_GEN5_ENABLE_FULL_WRITE=0,C_GEN5_ENABLE_ATC=1,C_GEN5_PROHIBIT_ATC_OVERRIDE=1,C_GEN5_ATC_SIZE=1,C_GEN5_ENABLE_CACHE=0,C_GEN5_ENABLE_AXI_TRACE_BUFFER=0,C_GEN5_ENABLE_AXI_TRACE_DATA=1,C_GEN5_AXI_TRACE_BUFFER_SIZE=64,C_S6_AXI_GEN_AWUSER_WIDTH=32,C_S6_AXI_GEN_ARUSER_WIDTH=32,C_S6_AXI_GEN_ADDR_WIDTH=32,C_S6_AXI_GEN_DATA_WIDTH=32,C_S6_AXI_GEN_ID_WIDTH=1,C_S6_AXI_GEN_SUPPORT_UNIQUE=0,C_S6_AXI_GEN_SUPPORT_DIRTY=0,C_S6_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S6_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S6_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S6_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S6_AXI_GEN_FORCE_READ_BUFFER=0,C_S6_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S6_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S6_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S6_AXI_GEN_ENABLE_ATOMIC=0,C_S6_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN6_READ_BUFFER_SIZE=0,C_GEN6_WRITE_BUFFER_SIZE=0,C_GEN6_READ_RA_TYPE=6,C_GEN6_READ_WA_RA_TYPE=3,C_GEN6_READ_WA_TYPE=0,C_GEN6_ENABLE_FULL_WRITE=0,C_GEN6_ENABLE_ATC=1,C_GEN6_PROHIBIT_ATC_OVERRIDE=1,C_GEN6_ATC_SIZE=1,C_GEN6_ENABLE_CACHE=0,C_GEN6_ENABLE_AXI_TRACE_BUFFER=0,C_GEN6_ENABLE_AXI_TRACE_DATA=1,C_GEN6_AXI_TRACE_BUFFER_SIZE=64,C_S7_AXI_GEN_AWUSER_WIDTH=32,C_S7_AXI_GEN_ARUSER_WIDTH=32,C_S7_AXI_GEN_ADDR_WIDTH=32,C_S7_AXI_GEN_DATA_WIDTH=32,C_S7_AXI_GEN_ID_WIDTH=1,C_S7_AXI_GEN_SUPPORT_UNIQUE=0,C_S7_AXI_GEN_SUPPORT_DIRTY=0,C_S7_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S7_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S7_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S7_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S7_AXI_GEN_FORCE_READ_BUFFER=0,C_S7_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S7_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S7_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S7_AXI_GEN_ENABLE_ATOMIC=0,C_S7_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN7_READ_BUFFER_SIZE=0,C_GEN7_WRITE_BUFFER_SIZE=0,C_GEN7_READ_RA_TYPE=6,C_GEN7_READ_WA_RA_TYPE=3,C_GEN7_READ_WA_TYPE=0,C_GEN7_ENABLE_FULL_WRITE=0,C_GEN7_ENABLE_ATC=1,C_GEN7_PROHIBIT_ATC_OVERRIDE=1,C_GEN7_ATC_SIZE=1,C_GEN7_ENABLE_CACHE=0,C_GEN7_ENABLE_AXI_TRACE_BUFFER=0,C_GEN7_ENABLE_AXI_TRACE_DATA=1,C_GEN7_AXI_TRACE_BUFFER_SIZE=64,C_S8_AXI_GEN_AWUSER_WIDTH=32,C_S8_AXI_GEN_ARUSER_WIDTH=32,C_S8_AXI_GEN_ADDR_WIDTH=32,C_S8_AXI_GEN_DATA_WIDTH=32,C_S8_AXI_GEN_ID_WIDTH=1,C_S8_AXI_GEN_SUPPORT_UNIQUE=0,C_S8_AXI_GEN_SUPPORT_DIRTY=0,C_S8_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S8_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S8_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S8_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S8_AXI_GEN_FORCE_READ_BUFFER=0,C_S8_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S8_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S8_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S8_AXI_GEN_ENABLE_ATOMIC=0,C_S8_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN8_READ_BUFFER_SIZE=0,C_GEN8_WRITE_BUFFER_SIZE=0,C_GEN8_READ_RA_TYPE=6,C_GEN8_READ_WA_RA_TYPE=3,C_GEN8_READ_WA_TYPE=0,C_GEN8_ENABLE_FULL_WRITE=0,C_GEN8_ENABLE_ATC=1,C_GEN8_PROHIBIT_ATC_OVERRIDE=1,C_GEN8_ATC_SIZE=1,C_GEN8_ENABLE_CACHE=0,C_GEN8_ENABLE_AXI_TRACE_BUFFER=0,C_GEN8_ENABLE_AXI_TRACE_DATA=1,C_GEN8_AXI_TRACE_BUFFER_SIZE=64,C_S9_AXI_GEN_AWUSER_WIDTH=32,C_S9_AXI_GEN_ARUSER_WIDTH=32,C_S9_AXI_GEN_ADDR_WIDTH=32,C_S9_AXI_GEN_DATA_WIDTH=32,C_S9_AXI_GEN_ID_WIDTH=1,C_S9_AXI_GEN_SUPPORT_UNIQUE=0,C_S9_AXI_GEN_SUPPORT_DIRTY=0,C_S9_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S9_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S9_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S9_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S9_AXI_GEN_FORCE_READ_BUFFER=0,C_S9_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S9_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S9_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S9_AXI_GEN_ENABLE_ATOMIC=0,C_S9_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN9_READ_BUFFER_SIZE=0,C_GEN9_WRITE_BUFFER_SIZE=0,C_GEN9_READ_RA_TYPE=6,C_GEN9_READ_WA_RA_TYPE=3,C_GEN9_READ_WA_TYPE=0,C_GEN9_ENABLE_FULL_WRITE=0,C_GEN9_ENABLE_ATC=1,C_GEN9_PROHIBIT_ATC_OVERRIDE=1,C_GEN9_ATC_SIZE=1,C_GEN9_ENABLE_CACHE=0,C_GEN9_ENABLE_AXI_TRACE_BUFFER=0,C_GEN9_ENABLE_AXI_TRACE_DATA=1,C_GEN9_AXI_TRACE_BUFFER_SIZE=64,C_S10_AXI_GEN_AWUSER_WIDTH=32,C_S10_AXI_GEN_ARUSER_WIDTH=32,C_S10_AXI_GEN_ADDR_WIDTH=32,C_S10_AXI_GEN_DATA_WIDTH=32,C_S10_AXI_GEN_ID_WIDTH=1,C_S10_AXI_GEN_SUPPORT_UNIQUE=0,C_S10_AXI_GEN_SUPPORT_DIRTY=0,C_S10_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S10_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S10_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S10_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S10_AXI_GEN_FORCE_READ_BUFFER=0,C_S10_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S10_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S10_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S10_AXI_GEN_ENABLE_ATOMIC=0,C_S10_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN10_READ_BUFFER_SIZE=0,C_GEN10_WRITE_BUFFER_SIZE=0,C_GEN10_READ_RA_TYPE=6,C_GEN10_READ_WA_RA_TYPE=3,C_GEN10_READ_WA_TYPE=0,C_GEN10_ENABLE_FULL_WRITE=0,C_GEN10_ENABLE_ATC=1,C_GEN10_PROHIBIT_ATC_OVERRIDE=1,C_GEN10_ATC_SIZE=1,C_GEN10_ENABLE_CACHE=0,C_GEN10_ENABLE_AXI_TRACE_BUFFER=0,C_GEN10_ENABLE_AXI_TRACE_DATA=1,C_GEN10_AXI_TRACE_BUFFER_SIZE=64,C_S11_AXI_GEN_AWUSER_WIDTH=32,C_S11_AXI_GEN_ARUSER_WIDTH=32,C_S11_AXI_GEN_ADDR_WIDTH=32,C_S11_AXI_GEN_DATA_WIDTH=32,C_S11_AXI_GEN_ID_WIDTH=1,C_S11_AXI_GEN_SUPPORT_UNIQUE=0,C_S11_AXI_GEN_SUPPORT_DIRTY=0,C_S11_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S11_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S11_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S11_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S11_AXI_GEN_FORCE_READ_BUFFER=0,C_S11_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S11_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S11_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S11_AXI_GEN_ENABLE_ATOMIC=0,C_S11_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN11_READ_BUFFER_SIZE=0,C_GEN11_WRITE_BUFFER_SIZE=0,C_GEN11_READ_RA_TYPE=6,C_GEN11_READ_WA_RA_TYPE=3,C_GEN11_READ_WA_TYPE=0,C_GEN11_ENABLE_FULL_WRITE=0,C_GEN11_ENABLE_ATC=1,C_GEN11_PROHIBIT_ATC_OVERRIDE=1,C_GEN11_ATC_SIZE=1,C_GEN11_ENABLE_CACHE=0,C_GEN11_ENABLE_AXI_TRACE_BUFFER=0,C_GEN11_ENABLE_AXI_TRACE_DATA=1,C_GEN11_AXI_TRACE_BUFFER_SIZE=64,C_S12_AXI_GEN_AWUSER_WIDTH=32,C_S12_AXI_GEN_ARUSER_WIDTH=32,C_S12_AXI_GEN_ADDR_WIDTH=32,C_S12_AXI_GEN_DATA_WIDTH=32,C_S12_AXI_GEN_ID_WIDTH=1,C_S12_AXI_GEN_SUPPORT_UNIQUE=0,C_S12_AXI_GEN_SUPPORT_DIRTY=0,C_S12_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S12_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S12_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S12_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S12_AXI_GEN_FORCE_READ_BUFFER=0,C_S12_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S12_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S12_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S12_AXI_GEN_ENABLE_ATOMIC=0,C_S12_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN12_READ_BUFFER_SIZE=0,C_GEN12_WRITE_BUFFER_SIZE=0,C_GEN12_READ_RA_TYPE=6,C_GEN12_READ_WA_RA_TYPE=3,C_GEN12_READ_WA_TYPE=0,C_GEN12_ENABLE_FULL_WRITE=0,C_GEN12_ENABLE_ATC=1,C_GEN12_PROHIBIT_ATC_OVERRIDE=1,C_GEN12_ATC_SIZE=1,C_GEN12_ENABLE_CACHE=0,C_GEN12_ENABLE_AXI_TRACE_BUFFER=0,C_GEN12_ENABLE_AXI_TRACE_DATA=1,C_GEN12_AXI_TRACE_BUFFER_SIZE=64,C_S13_AXI_GEN_AWUSER_WIDTH=32,C_S13_AXI_GEN_ARUSER_WIDTH=32,C_S13_AXI_GEN_ADDR_WIDTH=32,C_S13_AXI_GEN_DATA_WIDTH=32,C_S13_AXI_GEN_ID_WIDTH=1,C_S13_AXI_GEN_SUPPORT_UNIQUE=0,C_S13_AXI_GEN_SUPPORT_DIRTY=0,C_S13_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S13_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S13_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S13_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S13_AXI_GEN_FORCE_READ_BUFFER=0,C_S13_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S13_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S13_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S13_AXI_GEN_ENABLE_ATOMIC=0,C_S13_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN13_READ_BUFFER_SIZE=0,C_GEN13_WRITE_BUFFER_SIZE=0,C_GEN13_READ_RA_TYPE=6,C_GEN13_READ_WA_RA_TYPE=3,C_GEN13_READ_WA_TYPE=0,C_GEN13_ENABLE_FULL_WRITE=0,C_GEN13_ENABLE_ATC=1,C_GEN13_PROHIBIT_ATC_OVERRIDE=1,C_GEN13_ATC_SIZE=1,C_GEN13_ENABLE_CACHE=0,C_GEN13_ENABLE_AXI_TRACE_BUFFER=0,C_GEN13_ENABLE_AXI_TRACE_DATA=1,C_GEN13_AXI_TRACE_BUFFER_SIZE=64,C_S14_AXI_GEN_AWUSER_WIDTH=32,C_S14_AXI_GEN_ARUSER_WIDTH=32,C_S14_AXI_GEN_ADDR_WIDTH=32,C_S14_AXI_GEN_DATA_WIDTH=32,C_S14_AXI_GEN_ID_WIDTH=1,C_S14_AXI_GEN_SUPPORT_UNIQUE=0,C_S14_AXI_GEN_SUPPORT_DIRTY=0,C_S14_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S14_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S14_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S14_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S14_AXI_GEN_FORCE_READ_BUFFER=0,C_S14_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S14_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S14_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S14_AXI_GEN_ENABLE_ATOMIC=0,C_S14_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN14_READ_BUFFER_SIZE=0,C_GEN14_WRITE_BUFFER_SIZE=0,C_GEN14_READ_RA_TYPE=6,C_GEN14_READ_WA_RA_TYPE=3,C_GEN14_READ_WA_TYPE=0,C_GEN14_ENABLE_FULL_WRITE=0,C_GEN14_ENABLE_ATC=1,C_GEN14_PROHIBIT_ATC_OVERRIDE=1,C_GEN14_ATC_SIZE=1,C_GEN14_ENABLE_CACHE=0,C_GEN14_ENABLE_AXI_TRACE_BUFFER=0,C_GEN14_ENABLE_AXI_TRACE_DATA=1,C_GEN14_AXI_TRACE_BUFFER_SIZE=64,C_S15_AXI_GEN_AWUSER_WIDTH=32,C_S15_AXI_GEN_ARUSER_WIDTH=32,C_S15_AXI_GEN_ADDR_WIDTH=32,C_S15_AXI_GEN_DATA_WIDTH=32,C_S15_AXI_GEN_ID_WIDTH=1,C_S15_AXI_GEN_SUPPORT_UNIQUE=0,C_S15_AXI_GEN_SUPPORT_DIRTY=0,C_S15_AXI_GEN_FORCE_READ_ALLOCATE=0,C_S15_AXI_GEN_PROHIBIT_READ_ALLOCATE=0,C_S15_AXI_GEN_FORCE_WRITE_ALLOCATE=0,C_S15_AXI_GEN_PROHIBIT_WRITE_ALLOCATE=0,C_S15_AXI_GEN_FORCE_READ_BUFFER=0,C_S15_AXI_GEN_PROHIBIT_READ_BUFFER=0,C_S15_AXI_GEN_FORCE_WRITE_BUFFER=0,C_S15_AXI_GEN_PROHIBIT_WRITE_BUFFER=0,C_S15_AXI_GEN_ENABLE_ATOMIC=0,C_S15_AXI_GEN_READ_WRITE_MODE=READ_WRITE,C_GEN15_READ_BUFFER_SIZE=0,C_GEN15_WRITE_BUFFER_SIZE=0,C_GEN15_READ_RA_TYPE=6,C_GEN15_READ_WA_RA_TYPE=3,C_GEN15_READ_WA_TYPE=0,C_GEN15_ENABLE_FULL_WRITE=0,C_GEN15_ENABLE_ATC=1,C_GEN15_PROHIBIT_ATC_OVERRIDE=1,C_GEN15_ATC_SIZE=1,C_GEN15_ENABLE_CACHE=0,C_GEN15_ENABLE_AXI_TRACE_BUFFER=0,C_GEN15_ENABLE_AXI_TRACE_DATA=1,C_GEN15_AXI_TRACE_BUFFER_SIZE=64,C_S_AXI_CTRL_ADDR_WIDTH=17,C_S_AXI_CTRL_DATA_WIDTH=32,C_M0_AXI_THREAD_ID_WIDTH=1,C_M0_AXI_DATA_WIDTH=32,C_M0_AXI_RRESP_WIDTH=2,C_M0_AXI_ADDR_WIDTH=32,C_ENABLE_M0_AXI_TRACE_BUFFER=0,C_ENABLE_M0_AXI_TRACE_DATA=1,C_M0_AXI_TRACE_BUFFER_SIZE=64,C_M1_AXI_THREAD_ID_WIDTH=1,C_M1_AXI_DATA_WIDTH=32,C_M1_AXI_RRESP_WIDTH=2,C_M1_AXI_ADDR_WIDTH=32,C_ENABLE_M1_AXI_TRACE_BUFFER=0,C_ENABLE_M1_AXI_TRACE_DATA=1,C_M1_AXI_TRACE_BUFFER_SIZE=64,C_M2_AXI_THREAD_ID_WIDTH=1,C_M2_AXI_DATA_WIDTH=32,C_M2_AXI_RRESP_WIDTH=2,C_M2_AXI_ADDR_WIDTH=32,C_ENABLE_M2_AXI_TRACE_BUFFER=0,C_ENABLE_M2_AXI_TRACE_DATA=1,C_M2_AXI_TRACE_BUFFER_SIZE=64,C_M3_AXI_THREAD_ID_WIDTH=1,C_M3_AXI_DATA_WIDTH=32,C_M3_AXI_RRESP_WIDTH=2,C_M3_AXI_ADDR_WIDTH=32,C_ENABLE_M3_AXI_TRACE_BUFFER=0,C_ENABLE_M3_AXI_TRACE_DATA=1,C_M3_AXI_TRACE_BUFFER_SIZE=64,C_ATS0_DATA_WIDTH=256,C_ATS0_CQ_TUSER_WIDTH=88,C_ATS0_CC_TUSER_WIDTH=33,C_ATS0_RQ_TUSER_WIDTH=62,C_ATS0_RC_TUSER_WIDTH=75,C_ATS0_CQ_ALIGNMENT_MODE=0,C_ATS0_CC_ALIGNMENT_MODE=0,C_ATS0_RQ_ALIGNMENT_MODE=0,C_ATS0_RC_ALIGNMENT_MODE=0,C_ATS0_CQ_STRADDLE=0,C_ATS0_CC_STRADDLE=0,C_ATS0_RQ_STRADDLE=0,C_ATS0_RC_STRADDLE=1,C_ATS0_CQ_ENABLE_AER=1,C_ATS0_CC_ENABLE_AER=0,C_ATS0_RQ_ENABLE_AER=0,C_ATS0_RC_ENABLE_AER=1,C_ATS0_PASID_MODE=0,C_ATS0_PARITY_ENABLE=0,C_ATS0_PARITY_CHECK=0,C_ATS0_PRI_TIMEOUT_LIMIT=10,C_CXS0_RX_CREDIT_LIMIT=15,C_CXS0_CNTL_FLIT_WIDTH=14,C_CXS0_DATA_FLIT_WIDTH=256,C_CXS0_MAX_PKT_PER_FLIT=2,C_CXS0_CONTINUOUS_DATA=0,C_CXS0_ERROR_FULL_DATA=0,C_CXS0_ENABLE_STRADDLE=1,C_CXS0_DATACHECK=PARITY,C_CXS0_REPLICATION=NONE,C_CCIX0_NO_COMP_ACK=0,C_CCIX0_PARTIAL_CACHE_STATES=0,C_CCIX0_CACHE_LINE_SIZE=64,C_CCIX0_ADDR_WIDTH=48,C_CCIX0_PKT_HEADER=COMPATIBLE,C_CCIX0_NO_MESSAGE_PACK=1,C_CCIX0_MAX_PACKET_SIZE=128,C_M0_CHI_PROTOCOL=CHI,C_M0_CHI_ATOMIC_TRANSACTIONS=0,C_M0_CHI_CACHE_STASH_TRANSACTIONS=0,C_M0_CHI_DIRECT_MEMORY_TRANSFER=0,C_M0_CHI_DATA_POISON=0,C_M0_CHI_DATA_CHECK=FALSE,C_M0_CHI_CCF_WRAP_ORDER=0,C_M0_CHI_REQ_ADDR_WIDTH=48,C_M0_CHI_NODEID_WIDTH=7,C_M0_CHI_DATA_WIDTH=128,C_M0_CHI_BARRIER_TRANSACTIONS=0,C_M0_CHI_ENHANCED_FEATURES=0,C_M0_CHI_REQ_WIDTH=121,C_M0_CHI_RSP_WIDTH=51,C_M0_CHI_DAT_WIDTH=201,C_M0_CHI_SNP_WIDTH=88,C_CHI_TRACE_MODE=0,C_ENABLE_CHI_TRACE_DATA=0,C_ENABLE_CHI_TRACE_BUFFER=0,C_CHI_TRACE_BUFFER_SIZE=64}" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "system_cache,Vivado 2024.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(ACLK, ARESETN, Initializing, S0_AXI_AWID, 
  S0_AXI_AWADDR, S0_AXI_AWLEN, S0_AXI_AWSIZE, S0_AXI_AWBURST, S0_AXI_AWLOCK, S0_AXI_AWCACHE, 
  S0_AXI_AWPROT, S0_AXI_AWQOS, S0_AXI_AWVALID, S0_AXI_AWREADY, S0_AXI_AWUSER, S0_AXI_WDATA, 
  S0_AXI_WSTRB, S0_AXI_WLAST, S0_AXI_WVALID, S0_AXI_WREADY, S0_AXI_BRESP, S0_AXI_BID, 
  S0_AXI_BVALID, S0_AXI_BREADY, S0_AXI_ARID, S0_AXI_ARADDR, S0_AXI_ARLEN, S0_AXI_ARSIZE, 
  S0_AXI_ARBURST, S0_AXI_ARLOCK, S0_AXI_ARCACHE, S0_AXI_ARPROT, S0_AXI_ARQOS, S0_AXI_ARVALID, 
  S0_AXI_ARREADY, S0_AXI_ARUSER, S0_AXI_RID, S0_AXI_RDATA, S0_AXI_RRESP, S0_AXI_RLAST, 
  S0_AXI_RVALID, S0_AXI_RREADY, M0_AXI_AWID, M0_AXI_AWADDR, M0_AXI_AWLEN, M0_AXI_AWSIZE, 
  M0_AXI_AWBURST, M0_AXI_AWLOCK, M0_AXI_AWCACHE, M0_AXI_AWPROT, M0_AXI_AWQOS, M0_AXI_AWVALID, 
  M0_AXI_AWREADY, M0_AXI_WDATA, M0_AXI_WSTRB, M0_AXI_WLAST, M0_AXI_WVALID, M0_AXI_WREADY, 
  M0_AXI_BRESP, M0_AXI_BID, M0_AXI_BVALID, M0_AXI_BREADY, M0_AXI_ARID, M0_AXI_ARADDR, 
  M0_AXI_ARLEN, M0_AXI_ARSIZE, M0_AXI_ARBURST, M0_AXI_ARLOCK, M0_AXI_ARCACHE, M0_AXI_ARPROT, 
  M0_AXI_ARQOS, M0_AXI_ARVALID, M0_AXI_ARREADY, M0_AXI_RID, M0_AXI_RDATA, M0_AXI_RRESP, 
  M0_AXI_RLAST, M0_AXI_RVALID, M0_AXI_RREADY)
/* synthesis syn_black_box black_box_pad_pin="ARESETN,Initializing,S0_AXI_AWID[0:0],S0_AXI_AWADDR[31:0],S0_AXI_AWLEN[7:0],S0_AXI_AWSIZE[2:0],S0_AXI_AWBURST[1:0],S0_AXI_AWLOCK,S0_AXI_AWCACHE[3:0],S0_AXI_AWPROT[2:0],S0_AXI_AWQOS[3:0],S0_AXI_AWVALID,S0_AXI_AWREADY,S0_AXI_AWUSER[0:0],S0_AXI_WDATA[31:0],S0_AXI_WSTRB[3:0],S0_AXI_WLAST,S0_AXI_WVALID,S0_AXI_WREADY,S0_AXI_BRESP[1:0],S0_AXI_BID[0:0],S0_AXI_BVALID,S0_AXI_BREADY,S0_AXI_ARID[0:0],S0_AXI_ARADDR[31:0],S0_AXI_ARLEN[7:0],S0_AXI_ARSIZE[2:0],S0_AXI_ARBURST[1:0],S0_AXI_ARLOCK,S0_AXI_ARCACHE[3:0],S0_AXI_ARPROT[2:0],S0_AXI_ARQOS[3:0],S0_AXI_ARVALID,S0_AXI_ARREADY,S0_AXI_ARUSER[0:0],S0_AXI_RID[0:0],S0_AXI_RDATA[31:0],S0_AXI_RRESP[1:0],S0_AXI_RLAST,S0_AXI_RVALID,S0_AXI_RREADY,M0_AXI_AWID[0:0],M0_AXI_AWADDR[31:0],M0_AXI_AWLEN[7:0],M0_AXI_AWSIZE[2:0],M0_AXI_AWBURST[1:0],M0_AXI_AWLOCK,M0_AXI_AWCACHE[3:0],M0_AXI_AWPROT[2:0],M0_AXI_AWQOS[3:0],M0_AXI_AWVALID,M0_AXI_AWREADY,M0_AXI_WDATA[31:0],M0_AXI_WSTRB[3:0],M0_AXI_WLAST,M0_AXI_WVALID,M0_AXI_WREADY,M0_AXI_BRESP[1:0],M0_AXI_BID[0:0],M0_AXI_BVALID,M0_AXI_BREADY,M0_AXI_ARID[0:0],M0_AXI_ARADDR[31:0],M0_AXI_ARLEN[7:0],M0_AXI_ARSIZE[2:0],M0_AXI_ARBURST[1:0],M0_AXI_ARLOCK,M0_AXI_ARCACHE[3:0],M0_AXI_ARPROT[2:0],M0_AXI_ARQOS[3:0],M0_AXI_ARVALID,M0_AXI_ARREADY,M0_AXI_RID[0:0],M0_AXI_RDATA[31:0],M0_AXI_RRESP[1:0],M0_AXI_RLAST,M0_AXI_RVALID,M0_AXI_RREADY" */
/* synthesis syn_force_seq_prim="ACLK" */;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK.ACLK CLK" *) (* x_interface_mode = "slave CLK.ACLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK.ACLK, ASSOCIATED_BUSIF S0_AXI:S0_ACE:S1_AXI:S1_ACE:S2_AXI:S2_ACE:S3_AXI:S3_ACE:S4_AXI:S4_ACE:S5_AXI:S5_ACE:S6_AXI:S6_ACE:S7_AXI:S7_ACE:S8_AXI:S8_ACE:S9_AXI:S9_ACE:S10_AXI:S10_ACE:S11_AXI:S11_ACE:S12_AXI:S12_ACE:S13_AXI:S13_ACE:S14_AXI:S14_ACE:S15_AXI:S15_ACE:S0_AXI_GEN:S1_AXI_GEN:S2_AXI_GEN:S3_AXI_GEN:S4_AXI_GEN:S5_AXI_GEN:S6_AXI_GEN:S7_AXI_GEN:S8_AXI_GEN:S9_AXI_GEN:S10_AXI_GEN:S11_AXI_GEN:S12_AXI_GEN:S13_AXI_GEN:S14_AXI_GEN:S15_AXI_GEN:S_AXI_CTRL:M0_AXI:M1_AXI:M2_AXI:M3_AXI:M0_ACE:CQ_AXIS:CC_AXIS:RQ_AXIS:RC_AXIS:CXS0_TX:CXS0_RX:M0_CHI, ASSOCIATED_RESET ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN System_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input ACLK /* synthesis syn_isclock = 1 */;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST.ARESETN RST" *) (* x_interface_mode = "slave RST.ARESETN" *) (* x_interface_parameter = "XIL_INTERFACENAME RST.ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ARESETN;
  output Initializing;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWID" *) (* x_interface_mode = "slave S0_AXI" *) (* x_interface_parameter = "XIL_INTERFACENAME S0_AXI, ADDR_WIDTH 32, ID_WIDTH 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN System_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]S0_AXI_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWADDR" *) input [31:0]S0_AXI_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWLEN" *) input [7:0]S0_AXI_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWSIZE" *) input [2:0]S0_AXI_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWBURST" *) input [1:0]S0_AXI_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWLOCK" *) input S0_AXI_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWCACHE" *) input [3:0]S0_AXI_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWPROT" *) input [2:0]S0_AXI_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWQOS" *) input [3:0]S0_AXI_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWVALID" *) input S0_AXI_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWREADY" *) output S0_AXI_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI AWUSER" *) input [0:0]S0_AXI_AWUSER;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI WDATA" *) input [31:0]S0_AXI_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI WSTRB" *) input [3:0]S0_AXI_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI WLAST" *) input S0_AXI_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI WVALID" *) input S0_AXI_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI WREADY" *) output S0_AXI_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI BRESP" *) output [1:0]S0_AXI_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI BID" *) output [0:0]S0_AXI_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI BVALID" *) output S0_AXI_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI BREADY" *) input S0_AXI_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARID" *) input [0:0]S0_AXI_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARADDR" *) input [31:0]S0_AXI_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARLEN" *) input [7:0]S0_AXI_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARSIZE" *) input [2:0]S0_AXI_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARBURST" *) input [1:0]S0_AXI_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARLOCK" *) input S0_AXI_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARCACHE" *) input [3:0]S0_AXI_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARPROT" *) input [2:0]S0_AXI_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARQOS" *) input [3:0]S0_AXI_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARVALID" *) input S0_AXI_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARREADY" *) output S0_AXI_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI ARUSER" *) input [0:0]S0_AXI_ARUSER;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI RID" *) output [0:0]S0_AXI_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI RDATA" *) output [31:0]S0_AXI_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI RRESP" *) output [1:0]S0_AXI_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI RLAST" *) output S0_AXI_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI RVALID" *) output S0_AXI_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S0_AXI RREADY" *) input S0_AXI_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWID" *) (* x_interface_mode = "master M0_AXI" *) (* x_interface_parameter = "XIL_INTERFACENAME M0_AXI, ADDR_WIDTH 32, ID_WIDTH 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, MAX_BURST_LENGTH 16, HAS_BURST 1, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, PHASE 0.0, CLK_DOMAIN System_clk_wiz_0_0_clk_out1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [0:0]M0_AXI_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWADDR" *) output [31:0]M0_AXI_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWLEN" *) output [7:0]M0_AXI_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWSIZE" *) output [2:0]M0_AXI_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWBURST" *) output [1:0]M0_AXI_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWLOCK" *) output M0_AXI_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWCACHE" *) output [3:0]M0_AXI_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWPROT" *) output [2:0]M0_AXI_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWQOS" *) output [3:0]M0_AXI_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWVALID" *) output M0_AXI_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI AWREADY" *) input M0_AXI_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI WDATA" *) output [31:0]M0_AXI_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI WSTRB" *) output [3:0]M0_AXI_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI WLAST" *) output M0_AXI_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI WVALID" *) output M0_AXI_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI WREADY" *) input M0_AXI_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI BRESP" *) input [1:0]M0_AXI_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI BID" *) input [0:0]M0_AXI_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI BVALID" *) input M0_AXI_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI BREADY" *) output M0_AXI_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARID" *) output [0:0]M0_AXI_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARADDR" *) output [31:0]M0_AXI_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARLEN" *) output [7:0]M0_AXI_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARSIZE" *) output [2:0]M0_AXI_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARBURST" *) output [1:0]M0_AXI_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARLOCK" *) output M0_AXI_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARCACHE" *) output [3:0]M0_AXI_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARPROT" *) output [2:0]M0_AXI_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARQOS" *) output [3:0]M0_AXI_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARVALID" *) output M0_AXI_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI ARREADY" *) input M0_AXI_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI RID" *) input [0:0]M0_AXI_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI RDATA" *) input [31:0]M0_AXI_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI RRESP" *) input [1:0]M0_AXI_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI RLAST" *) input M0_AXI_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI RVALID" *) input M0_AXI_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M0_AXI RREADY" *) output M0_AXI_RREADY;
endmodule
