                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Thu Nov 21 17:16:28 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './src/BoothEndecode.v'
Parsing design file './src/CLA32.v'
Parsing design file './src/Multiplier_top.v'
Parsing design file './src/Multiplier_top_dft.v'
Parsing design file './src/PP_top.v'
Parsing design file './src/PPUnit.v'
Parsing design file './src/WallaceTree_top.v'
Parsing design file './sim/tb_Multiplier.sv'

Warning-[RVOSFD] Return value discarded
./sim/tb_Multiplier.sv, 73
  System function '$fscanf' is invoked as task, its return value is discarded.
  "./sim/tb_Multiplier.sv", 73
  Source info:             $fscanf(infile_inputs, "%h %h\n", a, b);


Warning-[RVOSFD] Return value discarded
./sim/tb_Multiplier.sv, 78
  System function '$fscanf' is invoked as task, its return value is discarded.
  "./sim/tb_Multiplier.sv", 78
  Source info:             $fscanf(infile_outputs, "%h\n", golden_output);


Warning-[RVOSFD] Return value discarded
./sim/tb_Multiplier.sv, 82
  System function '$fscanf' is invoked as task, its return value is discarded.
  "./sim/tb_Multiplier.sv", 82
  Source info:                 $fscanf(infile_output_pp, "%h", golden_pp[i]);

Top Level Modules:
       Multiplier_top
       tb_Multiplier
TimeScale is 1 ns / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
11 modules and 0 UDP read.
recompiling module tb_Multiplier
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/ICer/ic_prjs/multiplier/csrc'
make[1]: Leaving directory '/home/ICer/ic_prjs/multiplier/csrc'
make[1]: Entering directory '/home/ICer/ic_prjs/multiplier/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib -L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib     _108705_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ICer/ic_prjs/multiplier/csrc'
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Nov 21 17:16 2024
Testbench started
Files opened successfully. Starting test...
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb_Multiplier_dft.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Mismatch in Product: Expected bfff8000, Got c0008000
A 7fff,B 8000
Mismatch in TreeResult: Expected bfff8000, Got c0008000
Mismatch in Product: Expected c0008000, Got bfff8000
A 8000,B 7fff
Mismatch in TreeResult: Expected c0008000, Got bfff8000
Mismatch in Product: Expected 00008000, Got ffff8000
A 8000,B ffff
Mismatch in TreeResult: Expected 00008000, Got ffff8000
Mismatch in Product: Expected 00008000, Got ffff8000
A 8000,B ffff
Mismatch in TreeResult: Expected 00008000, Got ffff8000
Mismatch in Product: Expected f6e60000, Got f4d60000
A 8000,B 1234
Mismatch in TreeResult: Expected f6e60000, Got f4d60000
Mismatch in Product: Expected 2a198000, Got d5d58000
A 8000,B abcd
Mismatch in TreeResult: Expected 2a198000, Got d5d58000
Mismatch in Product: Expected ffff8000, Got 00008000
A ffff,B 8000
Mismatch in TreeResult: Expected ffff8000, Got 00008000
Mismatch in Product: Expected ffff8000, Got 00008000
A ffff,B 8000
Mismatch in TreeResult: Expected ffff8000, Got 00008000
Mismatch in Product: Expected f4d60000, Got f6e60000
A 1234,B 8000
Mismatch in TreeResult: Expected f4d60000, Got f6e60000
Mismatch in Product: Expected d5d58000, Got 2a198000
A abcd,B 8000
Mismatch in TreeResult: Expected d5d58000, Got 2a198000
Failed
Test completed.
$finish called from file "./sim/tb_Multiplier.sv", line 127.
$finish at simulation time  10640.0ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10640000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.1Mb
Thu Nov 21 17:16:29 2024
CPU time: .193 seconds to compile + .177 seconds to elab + .148 seconds to link + .247 seconds in simulation
