Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Nov 27 07:53:23 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cksum_timing_summary_routed.rpt -pb cksum_timing_summary_routed.pb -rpx cksum_timing_summary_routed.rpx -warn_on_violation
| Design            : cksum
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   16          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (137)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (137)
--------------------------------
 There are 137 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.824      -33.251                     51                  418        0.050        0.000                      0                  418        0.553        0.000                       0                   305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SysClk_in           {0.000 5.000}        10.000          100.000         
  clk_450_clk_gen   {0.000 1.111}        2.222           450.000         
  clkfbout_clk_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk_in                                                                                                                                                             2.000        0.000                       0                     1  
  clk_450_clk_gen        -1.824      -33.251                     51                  418        0.050        0.000                      0                  418        0.553        0.000                       0                   301  
  clkfbout_clk_gen                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_450_clk_gen                   
(none)                            clk_450_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk_in
  To Clock:  SysClk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_450_clk_gen
  To Clock:  clk_450_clk_gen

Setup :           51  Failing Endpoints,  Worst Slack       -1.824ns,  Total Violation      -33.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.817ns (46.187%)  route 2.117ns (53.813%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 1.477 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.597ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.921 r  L3ChksumFinal_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.948    L3ChksumFinal_reg[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.044 r  L3ChksumFinal_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.286     3.330    L3ChksumFinal_reg[15]_i_3_n_7
    SLICE_X57Y115        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     3.445 r  L3ChksumFinal[9]_i_1/O
                         net (fo=1, routed)           0.023     3.468    L3ChksumFinal[9]_i_1_n_0
    SLICE_X57Y115        FDRE                                         r  L3ChksumFinal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.865     1.477    SysClk
    SLICE_X57Y115        FDRE                                         r  L3ChksumFinal_reg[9]/C
                         clock pessimism              0.163     1.640    
                         clock uncertainty           -0.056     1.584    
    SLICE_X57Y115        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     1.643    L3ChksumFinal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.643    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.842ns (47.098%)  route 2.069ns (52.902%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 1.475 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.597ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     3.038 f  L3ChksumFinal_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.265     3.303    L3ChksumFinal_reg[15]_i_2_n_9
    SLICE_X57Y112        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.422 r  L3ChksumFinal[14]_i_1/O
                         net (fo=1, routed)           0.023     3.445    L3ChksumFinal[14]_i_1_n_0
    SLICE_X57Y112        FDRE                                         r  L3ChksumFinal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.863     1.475    SysClk
    SLICE_X57Y112        FDRE                                         r  L3ChksumFinal_reg[14]/C
                         clock pessimism              0.163     1.638    
                         clock uncertainty           -0.056     1.582    
    SLICE_X57Y112        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     1.641    L3ChksumFinal_reg[14]
  -------------------------------------------------------------------
                         required time                          1.641    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.743ns (45.004%)  route 2.130ns (54.996%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 1.472 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.597ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.921 r  L3ChksumFinal_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.948    L3ChksumFinal_reg[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.044 r  L3ChksumFinal_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.300     3.344    L3ChksumFinal_reg[15]_i_3_n_7
    SLICE_X54Y115        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041     3.385 r  L3ChksumFinal[3]_i_1/O
                         net (fo=1, routed)           0.022     3.407    L3ChksumFinal[3]_i_1_n_0
    SLICE_X54Y115        FDRE                                         r  L3ChksumFinal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.860     1.472    SysClk
    SLICE_X54Y115        FDRE                                         r  L3ChksumFinal_reg[3]/C
                         clock pessimism              0.163     1.635    
                         clock uncertainty           -0.056     1.580    
    SLICE_X54Y115        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.639    L3ChksumFinal_reg[3]
  -------------------------------------------------------------------
                         required time                          1.639    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.847ns (46.914%)  route 2.090ns (53.086%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 1.491 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.597ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.345     2.547    In2[1]
    SLICE_X57Y113        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074     2.621 r  L3ChksumFinal[7]_i_9/O
                         net (fo=1, routed)           0.000     2.621    L3ChksumFinal[7]_i_9_n_0
    SLICE_X57Y113        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     2.964 r  L3ChksumFinal_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.027     2.991    L3ChksumFinal_reg[7]_i_3_n_0
    SLICE_X57Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     3.177 f  L3ChksumFinal_reg[15]_i_4/O[7]
                         net (fo=1, routed)           0.197     3.374    L3ChksumFinal_reg[15]_i_4_n_8
    SLICE_X56Y114        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     3.445 r  L3ChksumFinal[15]_i_1/O
                         net (fo=1, routed)           0.026     3.471    L3ChksumFinal[15]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.879     1.491    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[15]/C
                         clock pessimism              0.226     1.717    
                         clock uncertainty           -0.056     1.661    
    SLICE_X56Y114        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.719    L3ChksumFinal_reg[15]
  -------------------------------------------------------------------
                         required time                          1.719    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.729ns (44.062%)  route 2.195ns (55.938%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 1.490 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.345     2.547    In2[1]
    SLICE_X57Y113        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074     2.621 r  L3ChksumFinal[7]_i_9/O
                         net (fo=1, routed)           0.000     2.621    L3ChksumFinal[7]_i_9_n_0
    SLICE_X57Y113        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     2.964 r  L3ChksumFinal_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.027     2.991    L3ChksumFinal_reg[7]_i_3_n_0
    SLICE_X57Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     3.090 f  L3ChksumFinal_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.305     3.395    L3ChksumFinal_reg[15]_i_4_n_15
    SLICE_X55Y114        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     3.435 r  L3ChksumFinal[8]_i_1/O
                         net (fo=1, routed)           0.023     3.458    L3ChksumFinal[8]_i_1_n_0
    SLICE_X55Y114        FDRE                                         r  L3ChksumFinal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.878     1.490    SysClk
    SLICE_X55Y114        FDRE                                         r  L3ChksumFinal_reg[8]/C
                         clock pessimism              0.226     1.716    
                         clock uncertainty           -0.056     1.660    
    SLICE_X55Y114        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     1.719    L3ChksumFinal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.719    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.857ns (47.409%)  route 2.060ns (52.591%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 1.491 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.597ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.040 f  L3ChksumFinal_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.252     3.292    L3ChksumFinal_reg[15]_i_2_n_12
    SLICE_X56Y114        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.424 r  L3ChksumFinal[11]_i_1/O
                         net (fo=1, routed)           0.027     3.451    L3ChksumFinal[11]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.879     1.491    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[11]/C
                         clock pessimism              0.226     1.717    
                         clock uncertainty           -0.056     1.661    
    SLICE_X56Y114        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     1.720    L3ChksumFinal_reg[11]
  -------------------------------------------------------------------
                         required time                          1.720    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.805ns (46.401%)  route 2.085ns (53.599%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 1.489 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.597ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.345     2.547    In2[1]
    SLICE_X57Y113        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074     2.621 r  L3ChksumFinal[7]_i_9/O
                         net (fo=1, routed)           0.000     2.621    L3ChksumFinal[7]_i_9_n_0
    SLICE_X57Y113        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     2.964 r  L3ChksumFinal_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.027     2.991    L3ChksumFinal_reg[7]_i_3_n_0
    SLICE_X57Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     3.165 f  L3ChksumFinal_reg[15]_i_4/O[5]
                         net (fo=1, routed)           0.196     3.361    L3ChksumFinal_reg[15]_i_4_n_10
    SLICE_X56Y114        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     3.402 r  L3ChksumFinal[13]_i_1/O
                         net (fo=1, routed)           0.022     3.424    L3ChksumFinal[13]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.877     1.489    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[13]/C
                         clock pessimism              0.226     1.715    
                         clock uncertainty           -0.056     1.659    
    SLICE_X56Y114        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.718    L3ChksumFinal_reg[13]
  -------------------------------------------------------------------
                         required time                          1.718    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.768ns (45.473%)  route 2.120ns (54.527%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.733ns = ( 1.489 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.597ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.043 f  L3ChksumFinal_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.316     3.359    L3ChksumFinal_reg[15]_i_2_n_11
    SLICE_X56Y114        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     3.399 r  L3ChksumFinal[12]_i_1/O
                         net (fo=1, routed)           0.023     3.422    L3ChksumFinal[12]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.877     1.489    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[12]/C
                         clock pessimism              0.226     1.715    
                         clock uncertainty           -0.056     1.659    
    SLICE_X56Y114        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.719    L3ChksumFinal_reg[12]
  -------------------------------------------------------------------
                         required time                          1.719    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.696ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.742ns (45.674%)  route 2.072ns (54.326%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 1.484 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.597ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.921 r  L3ChksumFinal_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.948    L3ChksumFinal_reg[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.044 r  L3ChksumFinal_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.241     3.285    L3ChksumFinal_reg[15]_i_3_n_7
    SLICE_X54Y114        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     3.325 r  L3ChksumFinal[4]_i_1/O
                         net (fo=1, routed)           0.023     3.348    L3ChksumFinal[4]_i_1_n_0
    SLICE_X54Y114        FDRE                                         r  L3ChksumFinal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.872     1.484    SysClk
    SLICE_X54Y114        FDRE                                         r  L3ChksumFinal_reg[4]/C
                         clock pessimism              0.163     1.647    
                         clock uncertainty           -0.056     1.591    
    SLICE_X54Y114        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.651    L3ChksumFinal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.651    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                 -1.696    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.817ns (46.854%)  route 2.061ns (53.146%))
  Logic Levels:           12  (CARRY8=7 LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 1.491 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.597ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.092    -0.466    SysClk
    SLICE_X55Y111        FDRE                                         r  L3Chksum1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.349 r  L3Chksum1_reg[0]/Q
                         net (fo=7, routed)           0.246    -0.103    L3Chksum1[0]
    SLICE_X55Y112        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040    -0.063 r  L3ChksumFinal[15]_i_82/O
                         net (fo=1, routed)           0.343     0.280    L3ChksumFinal[15]_i_82_n_0
    SLICE_X55Y110        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.621 r  L3ChksumFinal_reg[15]_i_31/CO[7]
                         net (fo=1, routed)           0.027     0.648    L3ChksumFinal_reg[15]_i_31_n_0
    SLICE_X55Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.089     0.737 r  L3ChksumFinal_reg[15]_i_23/O[2]
                         net (fo=3, routed)           0.351     1.088    L3ChksumFinal_reg[15]_i_23_n_13
    SLICE_X55Y106        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     1.128 r  L3ChksumFinal[15]_i_28/O
                         net (fo=3, routed)           0.240     1.368    L3ChksumFinal[15]_i_28_n_0
    SLICE_X56Y105        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     1.439 r  L3ChksumFinal[15]_i_10/O
                         net (fo=1, routed)           0.261     1.700    L3ChksumFinal[15]_i_10_n_0
    SLICE_X56Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     2.042 r  L3ChksumFinal_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027     2.069    L3ChksumFinal_reg[15]_i_5_n_0
    SLICE_X56Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.202 r  L3ChksumFinal_reg[7]_i_26/O[1]
                         net (fo=2, routed)           0.259     2.461    In2[1]
    SLICE_X56Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     2.532 r  L3ChksumFinal[7]_i_6/O
                         net (fo=1, routed)           0.000     2.532    L3ChksumFinal[7]_i_6_n_0
    SLICE_X56Y112        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     2.875 r  L3ChksumFinal_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.902    L3ChksumFinal_reg[7]_i_2_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.921 r  L3ChksumFinal_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.948    L3ChksumFinal_reg[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.044 r  L3ChksumFinal_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.230     3.274    L3ChksumFinal_reg[15]_i_3_n_7
    SLICE_X56Y115        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     3.389 r  L3ChksumFinal[10]_i_1/O
                         net (fo=1, routed)           0.023     3.412    L3ChksumFinal[10]_i_1_n_0
    SLICE_X56Y115        FDRE                                         r  L3ChksumFinal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.879     1.491    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumFinal_reg[10]/C
                         clock pessimism              0.226     1.717    
                         clock uncertainty           -0.056     1.661    
    SLICE_X56Y115        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.720    L3ChksumFinal_reg[10]
  -------------------------------------------------------------------
                         required time                          1.720    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                 -1.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.892ns (routing 0.278ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.309ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.892    -0.386    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.338 r  L3LaneEn_reg_reg[7]/Q
                         net (fo=2, routed)           0.150    -0.188    L3LaneEn_reg[7]
    SLICE_X52Y119        FDRE                                         r  L3LaneEn_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.015    -0.557    SysClk
    SLICE_X52Y119        FDRE                                         r  L3LaneEn_reg1_reg[7]/C
                         clock pessimism              0.263    -0.294    
    SLICE_X52Y119        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.238    L3LaneEn_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.048ns (22.749%)  route 0.163ns (77.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.309ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.879    -0.399    SysClk
    SLICE_X50Y123        FDRE                                         r  L3LaneEn_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.351 r  L3LaneEn_reg_reg[4]/Q
                         net (fo=2, routed)           0.163    -0.188    L3LaneEn_reg[4]
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.057    -0.515    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg1_reg[4]/C
                         clock pessimism              0.206    -0.309    
    SLICE_X52Y121        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.253    L3LaneEn_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.892ns (routing 0.278ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.892    -0.386    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.338 r  L3LaneEn_reg_reg[6]/Q
                         net (fo=2, routed)           0.171    -0.167    L3LaneEn_reg[6]
    SLICE_X53Y119        FDRE                                         r  L3LaneEn_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y119        FDRE                                         r  L3LaneEn_reg1_reg[6]/C
                         clock pessimism              0.263    -0.289    
    SLICE_X53Y119        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.233    L3LaneEn_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.049ns (20.675%)  route 0.188ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.309ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.879    -0.399    SysClk
    SLICE_X50Y123        FDRE                                         r  L3LaneEn_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.350 r  L3LaneEn_reg_reg[1]/Q
                         net (fo=2, routed)           0.188    -0.162    L3LaneEn_reg[1]
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.057    -0.515    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg1_reg[1]/C
                         clock pessimism              0.206    -0.309    
    SLICE_X52Y121        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.254    L3LaneEn_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.048ns (19.200%)  route 0.202ns (80.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.309ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.879    -0.399    SysClk
    SLICE_X50Y123        FDRE                                         r  L3LaneEn_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.351 r  L3LaneEn_reg_reg[5]/Q
                         net (fo=2, routed)           0.202    -0.149    L3LaneEn_reg[5]
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.057    -0.515    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg1_reg[5]/C
                         clock pessimism              0.206    -0.309    
    SLICE_X52Y121        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.254    L3LaneEn_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            cksum_valid_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.080ns (29.630%)  route 0.190ns (70.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.892ns (routing 0.278ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.309ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.892    -0.386    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.338 r  L3LaneEn_reg_reg[0]/Q
                         net (fo=2, routed)           0.038    -0.300    L3LaneEn_reg[0]
    SLICE_X52Y121        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032    -0.268 r  cksum_valid_1_reg_srl2_i_1/O
                         net (fo=1, routed)           0.152    -0.116    cksum_valid_1_reg_srl2_i_1_n_0
    SLICE_X52Y121        SRL16E                                       r  cksum_valid_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.063    -0.509    SysClk
    SLICE_X52Y121        SRL16E                                       r  cksum_valid_1_reg_srl2/CLK
                         clock pessimism              0.164    -0.345    
    SLICE_X52Y121        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120    -0.225    cksum_valid_1_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sop_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            sop_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.860ns (routing 0.278ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.309ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.860    -0.418    SysClk
    SLICE_X52Y105        FDRE                                         r  sop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.369 r  sop_reg_reg/Q
                         net (fo=9, routed)           0.206    -0.163    sop_reg
    SLICE_X53Y109        FDRE                                         r  sop_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.034    -0.538    SysClk
    SLICE_X53Y109        FDRE                                         r  sop_reg2_reg/C
                         clock pessimism              0.208    -0.330    
    SLICE_X53Y109        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.274    sop_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sop_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            sop_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      0.860ns (routing 0.278ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.860    -0.418    SysClk
    SLICE_X52Y105        FDRE                                         r  sop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.369 r  sop_reg_reg/Q
                         net (fo=9, routed)           0.168    -0.201    sop_reg
    SLICE_X52Y107        FDRE                                         r  sop_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X52Y107        FDRE                                         r  sop_reg1_reg/C
                         clock pessimism              0.178    -0.374    
    SLICE_X52Y107        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.319    sop_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sop_reg7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.866ns (routing 0.278ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.309ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.866    -0.412    SysClk
    SLICE_X53Y112        FDRE                                         r  sop_reg7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.364 r  sop_reg7_reg/Q
                         net (fo=16, routed)          0.149    -0.215    sop_reg7
    SLICE_X52Y112        FDRE                                         r  L3Chksum7_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.024    -0.548    SysClk
    SLICE_X52Y112        FDRE                                         r  L3Chksum7_reg[10]/C
                         clock pessimism              0.208    -0.340    
    SLICE_X52Y112        FDRE (Hold_DFF_SLICEM_C_R)
                                                      0.005    -0.335    L3Chksum7_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sop_reg7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.866ns (routing 0.278ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.309ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.866    -0.412    SysClk
    SLICE_X53Y112        FDRE                                         r  sop_reg7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.364 r  sop_reg7_reg/Q
                         net (fo=16, routed)          0.149    -0.215    sop_reg7
    SLICE_X52Y112        FDRE                                         r  L3Chksum7_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.024    -0.548    SysClk
    SLICE_X52Y112        FDRE                                         r  L3Chksum7_reg[12]/C
                         clock pessimism              0.208    -0.340    
    SLICE_X52Y112        FDRE (Hold_CFF_SLICEM_C_R)
                                                      0.005    -0.335    L3Chksum7_reg[12]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450_clk_gen
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         2.222       0.843      BUFGCE_X1Y0      clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         2.222       1.106      SLICE_X52Y121    cksum_valid_1_reg_srl2/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         2.222       1.151      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X56Y112    L3Chksum0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X53Y113    L3Chksum0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X53Y113    L3Chksum0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X53Y112    L3Chksum0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X54Y111    L3Chksum0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X54Y111    L3Chksum0_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X55Y116    L3Chksum0_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X52Y121    cksum_valid_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X52Y121    cksum_valid_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y112    L3Chksum0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y112    L3Chksum0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y112    L3Chksum0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y112    L3Chksum0_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X52Y121    cksum_valid_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X52Y121    cksum_valid_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y112    L3Chksum0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y112    L3Chksum0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y113    L3Chksum0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y112    L3Chksum0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y112    L3Chksum0_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_450_clk_gen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3ChksumFinal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.517ns  (logic 1.291ns (28.585%)  route 3.226ns (71.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.130ns (routing 0.649ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.130    -0.428    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.315 r  L3ChksumFinal_reg[15]/Q
                         net (fo=1, routed)           3.226     2.911    L3ChksumFinal_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     4.089 r  L3ChksumFinal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.089    L3ChksumFinal[15]
    AD8                                                               r  L3ChksumFinal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.484ns  (logic 1.357ns (30.267%)  route 3.127ns (69.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.098ns (routing 0.649ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.098    -0.460    SysClk
    SLICE_X57Y115        FDRE                                         r  L3ChksumFinal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.345 r  L3ChksumFinal_reg[9]/Q
                         net (fo=1, routed)           3.127     2.782    L3ChksumFinal_OBUF[9]
    AP9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.242     4.024 r  L3ChksumFinal_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.024    L3ChksumFinal[9]
    AP9                                                               r  L3ChksumFinal[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.350ns (30.755%)  route 3.040ns (69.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.132ns (routing 0.649ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.132    -0.426    SysClk
    SLICE_X55Y114        FDRE                                         r  L3ChksumFinal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.312 r  L3ChksumFinal_reg[1]/Q
                         net (fo=1, routed)           3.040     2.728    L3ChksumFinal_OBUF[1]
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.236     3.964 r  L3ChksumFinal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.964    L3ChksumFinal[1]
    AL8                                                               r  L3ChksumFinal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.390ns  (logic 1.341ns (30.555%)  route 3.049ns (69.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.130ns (routing 0.649ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.130    -0.428    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumFinal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.314 r  L3ChksumFinal_reg[2]/Q
                         net (fo=1, routed)           3.049     2.735    L3ChksumFinal_OBUF[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.962 r  L3ChksumFinal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.962    L3ChksumFinal[2]
    AJ9                                                               r  L3ChksumFinal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.382ns  (logic 1.340ns (30.577%)  route 3.042ns (69.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.130ns (routing 0.649ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.130    -0.428    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.314 r  L3ChksumFinal_reg[11]/Q
                         net (fo=1, routed)           3.042     2.728    L3ChksumFinal_OBUF[11]
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     3.954 r  L3ChksumFinal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.954    L3ChksumFinal[11]
    AM10                                                              r  L3ChksumFinal[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.349ns  (logic 1.341ns (30.830%)  route 3.008ns (69.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.130ns (routing 0.649ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.130    -0.428    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumFinal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.314 r  L3ChksumFinal_reg[6]/Q
                         net (fo=1, routed)           3.008     2.694    L3ChksumFinal_OBUF[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.920 r  L3ChksumFinal_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.920    L3ChksumFinal[6]
    AK10                                                              r  L3ChksumFinal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.175ns  (logic 1.292ns (30.952%)  route 2.883ns (69.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.094ns (routing 0.649ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.094    -0.464    SysClk
    SLICE_X57Y112        FDRE                                         r  L3ChksumFinal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114    -0.350 r  L3ChksumFinal_reg[14]/Q
                         net (fo=1, routed)           2.883     2.533    L3ChksumFinal_OBUF[14]
    AD9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     3.711 r  L3ChksumFinal_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.711    L3ChksumFinal[14]
    AD9                                                               r  L3ChksumFinal[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.657ns  (logic 1.359ns (37.169%)  route 2.298ns (62.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.132ns (routing 0.649ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.132    -0.426    SysClk
    SLICE_X55Y114        FDRE                                         r  L3ChksumFinal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.311 r  L3ChksumFinal_reg[8]/Q
                         net (fo=1, routed)           2.298     1.987    L3ChksumFinal_OBUF[8]
    AN9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.244     3.231 r  L3ChksumFinal_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.231    L3ChksumFinal[8]
    AN9                                                               r  L3ChksumFinal[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 1.341ns (36.767%)  route 2.306ns (63.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.130ns (routing 0.649ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.130    -0.428    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.314 r  L3ChksumFinal_reg[7]/Q
                         net (fo=1, routed)           2.306     1.992    L3ChksumFinal_OBUF[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.219 r  L3ChksumFinal_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.219    L3ChksumFinal[7]
    AL9                                                               r  L3ChksumFinal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 1.312ns (36.100%)  route 2.322ns (63.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.125ns (routing 0.649ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         2.125    -0.433    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.319 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           2.322     2.003    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.198     3.200 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.200    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3ChksumFinal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.578ns  (logic 0.626ns (39.667%)  route 0.952ns (60.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.865    -0.413    SysClk
    SLICE_X54Y115        FDRE                                         r  L3ChksumFinal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  L3ChksumFinal_reg[3]/Q
                         net (fo=1, routed)           0.952     0.588    L3ChksumFinal_OBUF[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.577     1.165 r  L3ChksumFinal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.165    L3ChksumFinal[3]
    AJ8                                                               r  L3ChksumFinal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.568ns  (logic 0.624ns (39.789%)  route 0.944ns (60.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.880ns (routing 0.278ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.880    -0.398    SysClk
    SLICE_X55Y114        FDRE                                         r  L3ChksumFinal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.350 r  L3ChksumFinal_reg[0]/Q
                         net (fo=1, routed)           0.944     0.594    L3ChksumFinal_OBUF[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     1.170 r  L3ChksumFinal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.170    L3ChksumFinal[0]
    AK8                                                               r  L3ChksumFinal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 0.640ns (39.941%)  route 0.962ns (60.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.873ns (routing 0.278ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.873    -0.405    SysClk
    SLICE_X54Y114        FDRE                                         r  L3ChksumFinal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.356 r  L3ChksumFinal_reg[4]/Q
                         net (fo=1, routed)           0.962     0.606    L3ChksumFinal_OBUF[4]
    AN8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.591     1.196 r  L3ChksumFinal_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.196    L3ChksumFinal[4]
    AN8                                                               r  L3ChksumFinal[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 0.650ns (40.675%)  route 0.948ns (59.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.877ns (routing 0.278ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.877    -0.401    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.353 r  L3ChksumFinal_reg[5]/Q
                         net (fo=1, routed)           0.948     0.595    L3ChksumFinal_OBUF[5]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.197 r  L3ChksumFinal_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.197    L3ChksumFinal[5]
    AP8                                                               r  L3ChksumFinal[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cksum_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            cksum_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 0.576ns (35.963%)  route 1.026ns (64.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.893ns (routing 0.278ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.893    -0.385    SysClk
    SLICE_X52Y121        FDRE                                         r  cksum_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.336 r  cksum_valid_reg/Q
                         net (fo=1, routed)           1.026     0.690    cksum_valid_OBUF
    AD10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.527     1.217 r  cksum_valid_OBUF_inst/O
                         net (fo=0)                   0.000     1.217    cksum_valid
    AD10                                                              r  cksum_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 0.603ns (37.145%)  route 1.021ns (62.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.877ns (routing 0.278ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.877    -0.401    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.352 r  L3ChksumFinal_reg[13]/Q
                         net (fo=1, routed)           1.021     0.669    L3ChksumFinal_OBUF[13]
    AH8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.554     1.223 r  L3ChksumFinal_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.223    L3ChksumFinal[13]
    AH8                                                               r  L3ChksumFinal[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 0.624ns (38.199%)  route 1.009ns (61.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.879    -0.399    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumFinal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.350 r  L3ChksumFinal_reg[10]/Q
                         net (fo=1, routed)           1.009     0.659    L3ChksumFinal_OBUF[10]
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.233 r  L3ChksumFinal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.233    L3ChksumFinal[10]
    AL10                                                              r  L3ChksumFinal[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 0.595ns (36.185%)  route 1.050ns (63.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.877ns (routing 0.278ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.877    -0.401    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.352 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           1.050     0.698    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.546     1.244 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.244    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 0.623ns (37.580%)  route 1.035ns (62.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.879    -0.399    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumFinal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.351 r  L3ChksumFinal_reg[7]/Q
                         net (fo=1, routed)           1.035     0.684    L3ChksumFinal_OBUF[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.259 r  L3ChksumFinal_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.259    L3ChksumFinal[7]
    AL9                                                               r  L3ChksumFinal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 0.642ns (37.838%)  route 1.054ns (62.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.880ns (routing 0.278ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         0.880    -0.398    SysClk
    SLICE_X55Y114        FDRE                                         r  L3ChksumFinal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.349 r  L3ChksumFinal_reg[8]/Q
                         net (fo=1, routed)           1.054     0.705    L3ChksumFinal_OBUF[8]
    AN9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.593     1.297 r  L3ChksumFinal_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.297    L3ChksumFinal[8]
    AN9                                                               r  L3ChksumFinal[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_450_clk_gen

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData1[6]
                            (input port)
  Destination:            L3PktData1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.510ns  (logic 0.800ns (22.796%)  route 2.710ns (77.204%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM12                                              0.000     0.000 r  L3PktData1[6] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[6]_inst/I
    AM12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  L3PktData1_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.849    L3PktData1_IBUF[6]_inst/OUT
    AM12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.892 r  L3PktData1_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.618     3.510    L3PktData1_IBUF[6]
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.855    -0.755    SysClk
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[6]/C

Slack:                    inf
  Source:                 L3PktData1[13]
                            (input port)
  Destination:            L3PktData1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 0.804ns (23.023%)  route 2.688ns (76.977%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.834ns (routing 0.597ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP10                                              0.000     0.000 r  L3PktData1[13] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[13]_inst/I
    AP10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.761     0.761 r  L3PktData1_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.853    L3PktData1_IBUF[13]_inst/OUT
    AP10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.896 r  L3PktData1_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.596     3.492    L3PktData1_IBUF[13]
    SLICE_X49Y99         FDRE                                         r  L3PktData1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.834    -0.776    SysClk
    SLICE_X49Y99         FDRE                                         r  L3PktData1_reg_reg[13]/C

Slack:                    inf
  Source:                 L3PktData1[7]
                            (input port)
  Destination:            L3PktData1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 0.802ns (23.069%)  route 2.676ns (76.931%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.854ns (routing 0.597ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  L3PktData1[7] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[7]_inst/I
    AN12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.759     0.759 r  L3PktData1_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.851    L3PktData1_IBUF[7]_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.894 r  L3PktData1_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.584     3.478    L3PktData1_IBUF[7]
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.854    -0.756    SysClk
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[7]/C

Slack:                    inf
  Source:                 L3PktData1[1]
                            (input port)
  Destination:            L3PktData1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 0.761ns (21.977%)  route 2.701ns (78.023%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  L3PktData1[1] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[1]_inst/I
    AF13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.718     0.718 r  L3PktData1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.810    L3PktData1_IBUF[1]_inst/OUT
    AF13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.853 r  L3PktData1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.609     3.462    L3PktData1_IBUF[1]
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.855    -0.755    SysClk
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[1]/C

Slack:                    inf
  Source:                 L3PktData1[2]
                            (input port)
  Destination:            L3PktData1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.456ns  (logic 0.786ns (22.751%)  route 2.670ns (77.249%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK13                                              0.000     0.000 r  L3PktData1[2] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[2]_inst/I
    AK13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.743     0.743 r  L3PktData1_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.835    L3PktData1_IBUF[2]_inst/OUT
    AK13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.878 r  L3PktData1_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.578     3.456    L3PktData1_IBUF[2]
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.855    -0.755    SysClk
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[2]/C

Slack:                    inf
  Source:                 L3PktData0[14]
                            (input port)
  Destination:            L3PktData0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 0.774ns (22.711%)  route 2.634ns (77.289%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.840ns (routing 0.597ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  L3PktData0[14] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData0_IBUF[14]_inst/I
    AH13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.731     0.731 r  L3PktData0_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.823    L3PktData0_IBUF[14]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.866 r  L3PktData0_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.542     3.408    L3PktData0_IBUF[14]
    SLICE_X49Y109        FDRE                                         r  L3PktData0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.840    -0.770    SysClk
    SLICE_X49Y109        FDRE                                         r  L3PktData0_reg_reg[14]/C

Slack:                    inf
  Source:                 L3PktData1[11]
                            (input port)
  Destination:            L3PktData1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 0.804ns (23.760%)  route 2.581ns (76.240%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.834ns (routing 0.597ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP13                                              0.000     0.000 r  L3PktData1[11] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[11]_inst/I
    AP13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.761     0.761 r  L3PktData1_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.853    L3PktData1_IBUF[11]_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.896 r  L3PktData1_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.489     3.385    L3PktData1_IBUF[11]
    SLICE_X49Y99         FDRE                                         r  L3PktData1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.834    -0.776    SysClk
    SLICE_X49Y99         FDRE                                         r  L3PktData1_reg_reg[11]/C

Slack:                    inf
  Source:                 L3LaneEn[7]
                            (input port)
  Destination:            L3LaneEn_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 0.539ns (16.008%)  route 2.830ns (83.992%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.891ns (routing 0.597ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F24                                               0.000     0.000 r  L3LaneEn[7] (IN)
                         net (fo=0)                   0.000     0.000    L3LaneEn_IBUF[7]_inst/I
    F24                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.539     0.539 r  L3LaneEn_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.628    L3LaneEn_IBUF[7]_inst/OUT
    F24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  L3LaneEn_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.741     3.369    L3LaneEn_IBUF[7]
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.891    -0.719    SysClk
    SLICE_X52Y121        FDRE                                         r  L3LaneEn_reg_reg[7]/C

Slack:                    inf
  Source:                 L3PktData1[3]
                            (input port)
  Destination:            L3PktData1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 0.788ns (23.494%)  route 2.566ns (76.506%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.854ns (routing 0.597ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL13                                              0.000     0.000 r  L3PktData1[3] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[3]_inst/I
    AL13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.745     0.745 r  L3PktData1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.837    L3PktData1_IBUF[3]_inst/OUT
    AL13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.880 r  L3PktData1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.474     3.354    L3PktData1_IBUF[3]
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.854    -0.756    SysClk
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[3]/C

Slack:                    inf
  Source:                 L3PktData1[4]
                            (input port)
  Destination:            L3PktData1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 0.776ns (23.171%)  route 2.574ns (76.829%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK12                                              0.000     0.000 r  L3PktData1[4] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[4]_inst/I
    AK12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.733     0.733 r  L3PktData1_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.825    L3PktData1_IBUF[4]_inst/OUT
    AK12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.868 r  L3PktData1_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.482     3.350    L3PktData1_IBUF[4]
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.855    -0.755    SysClk
    SLICE_X53Y102        FDRE                                         r  L3PktData1_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData7[15]
                            (input port)
  Destination:            L3PktData7_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.223ns (27.286%)  route 0.594ns (72.714%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  L3PktData7[15] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[15]_inst/I
    E8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[15]_inst/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.567     0.817    L3PktData7_IBUF[15]
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[15]/C

Slack:                    inf
  Source:                 L3PktData7[2]
                            (input port)
  Destination:            L3PktData7_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.189ns (22.042%)  route 0.668ns (77.958%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  L3PktData7[2] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[2]_inst/I
    L8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  L3PktData7_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    L3PktData7_IBUF[2]_inst/OUT
    L8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  L3PktData7_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.641     0.857    L3PktData7_IBUF[2]
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[2]/C

Slack:                    inf
  Source:                 L3PktData7[14]
                            (input port)
  Destination:            L3PktData7_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.223ns (25.704%)  route 0.644ns (74.296%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  L3PktData7[14] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[14]_inst/I
    F8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[14]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.617     0.867    L3PktData7_IBUF[14]
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[14]/C

Slack:                    inf
  Source:                 L3PktData7[3]
                            (input port)
  Destination:            L3PktData7_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.187ns (21.474%)  route 0.684ns (78.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.309ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  L3PktData7[3] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[3]_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.187     0.187 r  L3PktData7_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.214    L3PktData7_IBUF[3]_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  L3PktData7_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.657     0.871    L3PktData7_IBUF[3]
    SLICE_X49Y111        FDRE                                         r  L3PktData7_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.017    -0.555    SysClk
    SLICE_X49Y111        FDRE                                         r  L3PktData7_reg_reg[3]/C

Slack:                    inf
  Source:                 L3PktData7[6]
                            (input port)
  Destination:            L3PktData7_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.223ns (25.405%)  route 0.654ns (74.595%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.014ns (routing 0.309ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  L3PktData7[6] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[6]_inst/I
    D9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[6]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.627     0.877    L3PktData7_IBUF[6]
    SLICE_X49Y111        FDRE                                         r  L3PktData7_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.014    -0.558    SysClk
    SLICE_X49Y111        FDRE                                         r  L3PktData7_reg_reg[6]/C

Slack:                    inf
  Source:                 L3PktData7[0]
                            (input port)
  Destination:            L3PktData7_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.185ns (21.034%)  route 0.694ns (78.966%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J9                                                0.000     0.000 r  L3PktData7[0] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[0]_inst/I
    J9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.185     0.185 r  L3PktData7_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.212    L3PktData7_IBUF[0]_inst/OUT
    J9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.212 r  L3PktData7_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.667     0.879    L3PktData7_IBUF[0]
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[0]/C

Slack:                    inf
  Source:                 L3PktData7[7]
                            (input port)
  Destination:            L3PktData7_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.223ns (25.215%)  route 0.660ns (74.785%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  L3PktData7[7] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[7]_inst/I
    C9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[7]_inst/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.633     0.883    L3PktData7_IBUF[7]
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[7]/C

Slack:                    inf
  Source:                 L3PktData2[9]
                            (input port)
  Destination:            L3PktData2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.406ns (45.747%)  route 0.481ns (54.253%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.005ns (routing 0.309ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  L3PktData2[9] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData2_IBUF[9]_inst/I
    P21                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.391     0.391 r  L3PktData2_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.416    L3PktData2_IBUF[9]_inst/OUT
    P21                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.431 r  L3PktData2_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.456     0.887    L3PktData2_IBUF[9]
    SLICE_X49Y108        FDRE                                         r  L3PktData2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.005    -0.567    SysClk
    SLICE_X49Y108        FDRE                                         r  L3PktData2_reg_reg[9]/C

Slack:                    inf
  Source:                 L3PktData7[1]
                            (input port)
  Destination:            L3PktData7_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.186ns (21.004%)  route 0.701ns (78.996%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.309ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  L3PktData7[1] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[1]_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.186     0.186 r  L3PktData7_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.213    L3PktData7_IBUF[1]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.213 r  L3PktData7_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     0.887    L3PktData7_IBUF[1]
    SLICE_X49Y111        FDRE                                         r  L3PktData7_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.017    -0.555    SysClk
    SLICE_X49Y111        FDRE                                         r  L3PktData7_reg_reg[1]/C

Slack:                    inf
  Source:                 L3PktData7[10]
                            (input port)
  Destination:            L3PktData7_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.224ns (24.714%)  route 0.683ns (75.286%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  L3PktData7[10] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[10]_inst/I
    D8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.224     0.224 r  L3PktData7_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.251    L3PktData7_IBUF[10]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.251 r  L3PktData7_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.656     0.907    L3PktData7_IBUF[10]
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=299, routed)         1.020    -0.552    SysClk
    SLICE_X53Y117        FDRE                                         r  L3PktData7_reg_reg[10]/C





