#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jan 16 17:11:48 2019
# Process ID: 8400
# Current directory: C:/Users/adam/Desktop/ubuntu/project_tt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11544 C:\Users\adam\Desktop\ubuntu\project_tt\project_tt.xpr
# Log file: C:/Users/adam/Desktop/ubuntu/project_tt/vivado.log
# Journal file: C:/Users/adam/Desktop/ubuntu/project_tt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Desktop/ubuntu/project_tt/project_tt.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_project
open_project C:/Users/adam/Desktop/FOG/project_tt.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_1 -dir c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {14} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {3} CONFIG.OutputWidthHigh {16}] [get_ips mult_1]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1/mult_1.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1/mult_1.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1/mult_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1/mult_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1/mult_1.xci] -directory C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1/mult_1.xci
file delete -force C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ip/mult_1 C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/sim_scripts/mult_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_1 -dir c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.MultType {Parallel_Multiplier} CONFIG.PortAWidth {14} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {3} CONFIG.OutputWidthHigh {16}] [get_ips mult_1]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_1/mult_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_1/mult_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_1/mult_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_1/mult_1.xci]
launch_runs -jobs 2 mult_1_synth_1
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_1/mult_1.xci] -directory C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset mult_1 c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_1/mult_1.xci
file delete -force C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ip/mult_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.PRIMARY_PORT {clk_100} CONFIG.CLK_OUT1_PORT {clk_out10} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.SECONDARY_IN_FREQ {97.561} CONFIG.CLKIN2_JITTER_PS {102.49000000000001} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_CLKIN2_PERIOD {10.249} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} CONFIG.CLKOUT1_JITTER {446.763} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/clk_wiz_0
file delete -force C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ip/clk_wiz_0 C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/sim_scripts/clk_wiz_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_1 -dir c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {14} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {3} CONFIG.OutputWidthHigh {16}] [get_ips mult_1]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_2/mult_1.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_2/mult_1.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_2/mult_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_2/mult_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FOG/project_tt.srcs/sources_1/ip/mult_1_2/mult_1.xci] -directory C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
