#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 28 19:24:48 2025
# Process ID: 21256
# Current directory: C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.runs/synth_1
# Command line: vivado.exe -log Real_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Real_Top.tcl
# Log file: C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.runs/synth_1/Real_Top.vds
# Journal file: C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Real_Top.tcl -notrace
Command: synth_design -top Real_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20076
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module register_file [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:696]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module data_save [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:796]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.449 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Real_Top' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Top_module' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_tx' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:41]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:696]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:696]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:148]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (2#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:105]
INFO: [Synth 8-6155] done synthesizing module 'fifo_tx' (3#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:41]
INFO: [Synth 8-6157] synthesizing module 'fifo_rx' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rx' (4#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_fsm' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:50]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:93]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:50]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:155]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (6#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:155]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:254]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:254]
INFO: [Synth 8-6155] done synthesizing module 'uart_fsm' (8#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:5]
INFO: [Synth 8-6157] synthesizing module 'data_save' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:796]
INFO: [Synth 8-6155] done synthesizing module 'data_save' (9#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:796]
INFO: [Synth 8-6155] done synthesizing module 'Top_module' (10#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'univ_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/univ_CU.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/univ_CU.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/univ_CU.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/univ_CU.v:80]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (11#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/univ_CU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'univ_cu' (12#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/univ_CU.v:4]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v:46]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (13#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:58]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (14#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:3]
WARNING: [Synth 8-7071] port 'com_run' of module 'stopwatch_cu' is unconnected for instance 'U_Stopwatch' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:68]
WARNING: [Synth 8-7071] port 'com_clear' of module 'stopwatch_cu' is unconnected for instance 'U_Stopwatch' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:68]
WARNING: [Synth 8-7023] instance 'U_Stopwatch' of module 'stopwatch_cu' has 8 connections declared, but only 6 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:68]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (15#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (15#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:32]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:41]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (15#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:50]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:112]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (16#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:112]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (17#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'sec' does not match port width (6) of module 'stopwatch_dp' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:82]
WARNING: [Synth 8-689] width (7) of port connection 'min' does not match port width (6) of module 'stopwatch_dp' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:83]
WARNING: [Synth 8-689] width (7) of port connection 'hour' does not match port width (5) of module 'stopwatch_dp' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:84]
INFO: [Synth 8-6157] synthesizing module 'clock_dp' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_msec_counter' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_msec_counter' (18#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_sec_counter' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:117]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_sec_counter' (19#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:117]
WARNING: [Synth 8-7071] port 'com_sec' of module 'time_sec_counter' is unconnected for instance 'U_Time_Sec' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:31]
WARNING: [Synth 8-7023] instance 'U_Time_Sec' of module 'time_sec_counter' has 7 connections declared, but only 6 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:31]
INFO: [Synth 8-6157] synthesizing module 'time_min_counter' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:168]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_min_counter' (20#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:168]
WARNING: [Synth 8-7071] port 'com_min' of module 'time_min_counter' is unconnected for instance 'U_Time_Min' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:40]
WARNING: [Synth 8-7023] instance 'U_Time_Min' of module 'time_min_counter' has 7 connections declared, but only 6 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:40]
INFO: [Synth 8-6157] synthesizing module 'time_hour_counter' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:219]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_hour_counter' (21#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:219]
WARNING: [Synth 8-7071] port 'com_hour' of module 'time_hour_counter' is unconnected for instance 'U_Time_Hour' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:49]
WARNING: [Synth 8-7023] instance 'U_Time_Hour' of module 'time_hour_counter' has 7 connections declared, but only 6 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:49]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100_watch' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:269]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100_watch' (22#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:269]
INFO: [Synth 8-6157] synthesizing module 'clock_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:311]
	Parameter STOP bound to: 1'b0 
	Parameter RUN bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:331]
INFO: [Synth 8-6155] done synthesizing module 'clock_cu' (23#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:311]
WARNING: [Synth 8-7071] port 'com_start' of module 'clock_cu' is unconnected for instance 'U_Clock_Cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:64]
WARNING: [Synth 8-7023] instance 'U_Clock_Cu' of module 'clock_cu' has 5 connections declared, but only 4 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:64]
INFO: [Synth 8-6155] done synthesizing module 'clock_dp' (24#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/new/clock_dp.v:3]
WARNING: [Synth 8-7071] port 'mode_sel' of module 'clock_dp' is unconnected for instance 'U_clock_dp' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:86]
WARNING: [Synth 8-7023] instance 'U_clock_dp' of module 'clock_dp' has 11 connections declared, but only 10 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:86]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (25#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'DHT11_module' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'DHT11_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:49]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter WAIT bound to: 4'b0010 
	Parameter WAIT2 bound to: 4'b0011 
	Parameter WAIT3 bound to: 4'b0100 
	Parameter SYNC bound to: 4'b0101 
	Parameter DATA bound to: 4'b0110 
	Parameter PAR bound to: 4'b0111 
	Parameter WAIT4 bound to: 4'b1110 
	Parameter DATA2 bound to: 4'b1111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:125]
INFO: [Synth 8-6155] done synthesizing module 'DHT11_cu' (27#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:49]
WARNING: [Synth 8-689] width (1) of port connection 'data_count' does not match port width (6) of module 'DHT11_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:32]
WARNING: [Synth 8-7071] port 'start_tick' of module 'DHT11_cu' is unconnected for instance 'u_sen' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:22]
WARNING: [Synth 8-7071] port 'led' of module 'DHT11_cu' is unconnected for instance 'u_sen' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:22]
WARNING: [Synth 8-7071] port 'o_state' of module 'DHT11_cu' is unconnected for instance 'u_sen' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:22]
WARNING: [Synth 8-7023] instance 'u_sen' of module 'DHT11_cu' has 13 connections declared, but only 10 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:237]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (28#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:237]
INFO: [Synth 8-6157] synthesizing module 'tick_10sec' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:277]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 1000000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_10sec' (29#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:277]
INFO: [Synth 8-6155] done synthesizing module 'DHT11_module' (30#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/DHT11_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'gen_1s' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:206]
	Parameter FCOUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_1s' (31#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:206]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_module' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:4]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:37]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter MAX_DISTANCE bound to: 250 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:84]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_cu' (32#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:37]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_1us' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:133]
	Parameter BAUD_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_1us' (33#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:133]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_module' (34#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sensor/HC_SR04_module.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_3mode' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:162]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:182]
INFO: [Synth 8-6155] done synthesizing module 'mux_3mode' (35#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:162]
WARNING: [Synth 8-689] width (8) of port connection 'c1' does not match port width (7) of module 'mux_3mode' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:123]
WARNING: [Synth 8-689] width (8) of port connection 'c2' does not match port width (7) of module 'mux_3mode' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:124]
WARNING: [Synth 8-689] width (32) of port connection 'c3' does not match port width (7) of module 'mux_3mode' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:125]
WARNING: [Synth 8-689] width (32) of port connection 'c4' does not match port width (7) of module 'mux_3mode' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:126]
INFO: [Synth 8-6157] synthesizing module 'uart_clock' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo2' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:656]
INFO: [Synth 8-6157] synthesizing module 'fifo_cu' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:718]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:755]
INFO: [Synth 8-6155] done synthesizing module 'fifo_cu' (36#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:718]
INFO: [Synth 8-6155] done synthesizing module 'fifo2' (37#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:656]
INFO: [Synth 8-6157] synthesizing module 'tick_9600hz2' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:614]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_9600hz2' (38#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:614]
INFO: [Synth 8-6157] synthesizing module 'uart_tx2' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:824]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:867]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx2' (39#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:824]
INFO: [Synth 8-6157] synthesizing module 'clock_tx_control' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:133]
	Parameter IDLE bound to: 7'b0000000 
	Parameter DATA bound to: 7'b0000001 
	Parameter DATA2 bound to: 7'b0000010 
	Parameter DATA3 bound to: 7'b0000011 
	Parameter DATA4 bound to: 7'b0000100 
	Parameter DATA5 bound to: 7'b0000101 
	Parameter DATA6 bound to: 7'b0000110 
	Parameter DATA7 bound to: 7'b0000111 
	Parameter DATA8 bound to: 7'b0001000 
	Parameter DATA9 bound to: 7'b0001001 
	Parameter DATA10 bound to: 7'b0001010 
	Parameter DATA11 bound to: 7'b0001011 
	Parameter DATA12 bound to: 7'b0001100 
	Parameter DATA13 bound to: 7'b0001101 
	Parameter DATA14 bound to: 7'b0001110 
	Parameter DATA15 bound to: 7'b0001111 
	Parameter DATA16 bound to: 7'b0010000 
	Parameter DATA17 bound to: 7'b0010001 
	Parameter DATA18 bound to: 7'b0010010 
	Parameter DATA19 bound to: 7'b0010011 
	Parameter DATA20 bound to: 7'b0010100 
	Parameter DATA21 bound to: 7'b0010101 
	Parameter DATA22 bound to: 7'b0010110 
	Parameter DATA23 bound to: 7'b0010111 
	Parameter DATA24 bound to: 7'b0011000 
	Parameter DATA25 bound to: 7'b0011001 
	Parameter DATA26 bound to: 7'b0011010 
	Parameter DATA27 bound to: 7'b0011011 
	Parameter DATA28 bound to: 7'b0011100 
	Parameter DATA29 bound to: 7'b0011101 
	Parameter DATA30 bound to: 7'b0011110 
	Parameter DATA31 bound to: 7'b0011111 
	Parameter DATA32 bound to: 7'b0100000 
	Parameter DATA33 bound to: 7'b0100001 
	Parameter DATA34 bound to: 7'b0100010 
	Parameter DATA35 bound to: 7'b0100011 
	Parameter SPACE0 bound to: 7'b0100100 
	Parameter WAIT bound to: 7'b0100101 
	Parameter SPACE1 bound to: 7'b0100110 
	Parameter ENTER bound to: 7'b0100111 
	Parameter FULL bound to: 7'b0101000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:241]
INFO: [Synth 8-6155] done synthesizing module 'clock_tx_control' (40#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:133]
INFO: [Synth 8-6157] synthesizing module 'bit_asci' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:501]
INFO: [Synth 8-6155] done synthesizing module 'bit_asci' (41#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:501]
INFO: [Synth 8-6157] synthesizing module 'bit_asci_dis' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:431]
INFO: [Synth 8-6155] done synthesizing module 'bit_asci_dis' (42#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:431]
INFO: [Synth 8-6157] synthesizing module 'bit_asci_clock' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:572]
INFO: [Synth 8-6155] done synthesizing module 'bit_asci_clock' (43#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:572]
INFO: [Synth 8-6155] done synthesizing module 'uart_clock' (44#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/uart_data_tx.v:6]
WARNING: [Synth 8-7071] port 'finish_tick' of module 'uart_clock' is unconnected for instance 'u_uart_clock' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:134]
WARNING: [Synth 8-7071] port 'start_trigger' of module 'uart_clock' is unconnected for instance 'u_uart_clock' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:134]
WARNING: [Synth 8-7071] port 'rx' of module 'uart_clock' is unconnected for instance 'u_uart_clock' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:134]
WARNING: [Synth 8-7023] instance 'u_uart_clock' of module 'uart_clock' has 12 connections declared, but only 9 given [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:134]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:107]
	Parameter FCOUNT bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (45#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:107]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:138]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (46#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:138]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:157]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:164]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (47#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:157]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:179]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (48#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:179]
INFO: [Synth 8-6157] synthesizing module 'MUX_8X1' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:189]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:203]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8X1' (49#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:189]
INFO: [Synth 8-6157] synthesizing module 'comparartor_msec' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:261]
INFO: [Synth 8-6155] done synthesizing module 'comparartor_msec' (50#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:261]
INFO: [Synth 8-6157] synthesizing module 'MUX_2X1' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:217]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:224]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2X1' (51#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:217]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:232]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:239]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (52#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:232]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (53#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Real_Top' (54#1) [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.449 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.449 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1107.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/constrs_1/imports/test/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/constrs_1/imports/test/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/constrs_1/imports/test/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Real_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Real_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1201.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.465 ; gain = 94.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.465 ; gain = 94.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.465 ; gain = 94.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DHT11_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HC_SR04_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    SEND |                              001 |                             0001
                   START |                              010 |                             0010
                    DATA |                              011 |                             0011
                    STOP |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'rx_data_next_reg' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/imports/new/uart_fsm.v:221]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                     RUN |                               01 |                               01
                   CLEAR |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stopwatch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                   START |                             0001 |                             0001
                    WAIT |                             0010 |                             0010
                   WAIT2 |                             0011 |                             0011
                   WAIT3 |                             0100 |                             0100
                    SYNC |                             0101 |                             0101
                     PAR |                             0110 |                             0111
                    DATA |                             0111 |                             0110
                   DATA2 |                             1000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DHT11_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   START |                              001 |                             0001
                    WAIT |                              010 |                             0010
                    DATA |                              011 |                             0011
                  iSTATE |                              100 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HC_SR04_cu'
WARNING: [Synth 8-327] inferring latch for variable 'o1_reg' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'o2_reg' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'o3_reg' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'o4_reg' [C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.srcs/sources_1/new/Real_Top.v:187]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                             0000
                   START |                               01 |                             0001
              DATA_STATE |                               10 |                             0010
                    STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1201.465 ; gain = 94.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   9 Input   40 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 5     
	   9 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	  37 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 7     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 9     
	  37 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1201.465 ; gain = 94.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+-------------------+-----------+----------------------+-------------+
|Module Name       | RTL Object        | Inference | Size (Depth x Width) | Primitives  | 
+------------------+-------------------+-----------+----------------------+-------------+
|u_uart_clock/utx2 | uregister/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------------+-------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1201.465 ; gain = 94.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1217.438 ; gain = 109.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------+-------------------+-----------+----------------------+-------------+
|Module Name       | RTL Object        | Inference | Size (Depth x Width) | Primitives  | 
+------------------+-------------------+-----------+----------------------+-------------+
|u_uart_clock/utx2 | uregister/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------------+-------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.402 ; gain = 117.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   139|
|3     |LUT1   |    37|
|4     |LUT2   |   322|
|5     |LUT3   |   174|
|6     |LUT4   |   216|
|7     |LUT5   |   232|
|8     |LUT6   |   500|
|9     |MUXF7  |    18|
|10    |MUXF8  |     2|
|11    |RAM32M |     2|
|12    |FDCE   |   494|
|13    |FDPE   |     4|
|14    |FDRE   |    11|
|15    |LD     |    36|
|16    |IBUF   |     9|
|17    |IOBUF  |     1|
|18    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1240.230 ; gain = 38.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1240.230 ; gain = 132.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1248.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1251.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 36 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 38 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1251.313 ; gain = 143.863
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Harman2/parkdohyeon0428 test main final_project/final_project.runs/synth_1/Real_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Real_Top_utilization_synth.rpt -pb Real_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 19:25:41 2025...
