

================================================================
== Vitis HLS Report for 'Read_Loop_proc_Pipeline_Read_Loop'
================================================================
* Date:           Fri Nov 28 18:38:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln41_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41_i"   --->   Operation 9 'read' 'add_ln41_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln41_1_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41_1_i"   --->   Operation 10 'read' 'add_ln41_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond1.i.i.i.i.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_2 = load i9 %j" [image_diff_posterize.c:50]   --->   Operation 13 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln41_1_i_read" [image_diff_posterize.c:47]   --->   Operation 14 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %add_ln41_i_read" [image_diff_posterize.c:47]   --->   Operation 15 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_eq  i9 %j_2, i9 256" [image_diff_posterize.c:47]   --->   Operation 16 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln47 = add i9 %j_2, i9 1" [image_diff_posterize.c:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.i.i.i.i.i, void %Read_Loop_proc.exit.exitStub" [image_diff_posterize.c:47]   --->   Operation 18 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln_i = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_2, i32 3, i32 7" [image_diff_posterize.c:50]   --->   Operation 19 'partselect' 'lshr_ln_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i9 %j_2" [image_diff_posterize.c:50]   --->   Operation 20 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%switch_ln50 = switch i3 %trunc_ln50, void %arrayidx13.case.7.i.i.i.i.i, i3 0, void %arrayidx13.case.0.i.i.i.i.i, i3 1, void %arrayidx13.case.1.i.i.i.i.i, i3 2, void %arrayidx13.case.2.i.i.i.i.i, i3 3, void %arrayidx13.case.3.i.i.i.i.i, i3 4, void %arrayidx13.case.4.i.i.i.i.i, i3 5, void %arrayidx13.case.5.i.i.i.i.i, i3 6, void %arrayidx13.case.6.i.i.i.i.i" [image_diff_posterize.c:50]   --->   Operation 21 'switch' 'switch_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.34>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln47 = store i9 %add_ln47, i9 %j" [image_diff_posterize.c:47]   --->   Operation 22 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond1.i.i.i.i.i" [image_diff_posterize.c:47]   --->   Operation 23 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [image_diff_posterize.c:50]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem1_addr" [image_diff_posterize.c:51]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_diff_posterize.c:48]   --->   Operation 26 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [image_diff_posterize.c:49]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [image_diff_posterize.c:50]   --->   Operation 28 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %lshr_ln_i" [image_diff_posterize.c:50]   --->   Operation 29 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_0_addr = getelementptr i8 %image_diff_posterize_rowA_0, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 30 'getelementptr' 'image_diff_posterize_rowA_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_1_addr = getelementptr i8 %image_diff_posterize_rowA_1, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 31 'getelementptr' 'image_diff_posterize_rowA_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_2_addr = getelementptr i8 %image_diff_posterize_rowA_2, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 32 'getelementptr' 'image_diff_posterize_rowA_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_3_addr = getelementptr i8 %image_diff_posterize_rowA_3, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 33 'getelementptr' 'image_diff_posterize_rowA_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_4_addr = getelementptr i8 %image_diff_posterize_rowA_4, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 34 'getelementptr' 'image_diff_posterize_rowA_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_5_addr = getelementptr i8 %image_diff_posterize_rowA_5, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 35 'getelementptr' 'image_diff_posterize_rowA_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_6_addr = getelementptr i8 %image_diff_posterize_rowA_6, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 36 'getelementptr' 'image_diff_posterize_rowA_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_7_addr = getelementptr i8 %image_diff_posterize_rowA_7, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 37 'getelementptr' 'image_diff_posterize_rowA_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_6_addr" [image_diff_posterize.c:50]   --->   Operation 38 'store' 'store_ln50' <Predicate = (trunc_ln50 == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_6_addr = getelementptr i8 %image_diff_posterize_rowB_6, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 39 'getelementptr' 'image_diff_posterize_rowB_6_addr' <Predicate = (trunc_ln50 == 6)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_6_addr" [image_diff_posterize.c:51]   --->   Operation 40 'store' 'store_ln51' <Predicate = (trunc_ln50 == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 41 'br' 'br_ln51' <Predicate = (trunc_ln50 == 6)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_5_addr" [image_diff_posterize.c:50]   --->   Operation 42 'store' 'store_ln50' <Predicate = (trunc_ln50 == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_5_addr = getelementptr i8 %image_diff_posterize_rowB_5, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 43 'getelementptr' 'image_diff_posterize_rowB_5_addr' <Predicate = (trunc_ln50 == 5)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_5_addr" [image_diff_posterize.c:51]   --->   Operation 44 'store' 'store_ln51' <Predicate = (trunc_ln50 == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (trunc_ln50 == 5)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_4_addr" [image_diff_posterize.c:50]   --->   Operation 46 'store' 'store_ln50' <Predicate = (trunc_ln50 == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_4_addr = getelementptr i8 %image_diff_posterize_rowB_4, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 47 'getelementptr' 'image_diff_posterize_rowB_4_addr' <Predicate = (trunc_ln50 == 4)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_4_addr" [image_diff_posterize.c:51]   --->   Operation 48 'store' 'store_ln51' <Predicate = (trunc_ln50 == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (trunc_ln50 == 4)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_3_addr" [image_diff_posterize.c:50]   --->   Operation 50 'store' 'store_ln50' <Predicate = (trunc_ln50 == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_3_addr = getelementptr i8 %image_diff_posterize_rowB_3, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 51 'getelementptr' 'image_diff_posterize_rowB_3_addr' <Predicate = (trunc_ln50 == 3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_3_addr" [image_diff_posterize.c:51]   --->   Operation 52 'store' 'store_ln51' <Predicate = (trunc_ln50 == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (trunc_ln50 == 3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_2_addr" [image_diff_posterize.c:50]   --->   Operation 54 'store' 'store_ln50' <Predicate = (trunc_ln50 == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_2_addr = getelementptr i8 %image_diff_posterize_rowB_2, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 55 'getelementptr' 'image_diff_posterize_rowB_2_addr' <Predicate = (trunc_ln50 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_2_addr" [image_diff_posterize.c:51]   --->   Operation 56 'store' 'store_ln51' <Predicate = (trunc_ln50 == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 57 'br' 'br_ln51' <Predicate = (trunc_ln50 == 2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_1_addr" [image_diff_posterize.c:50]   --->   Operation 58 'store' 'store_ln50' <Predicate = (trunc_ln50 == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_1_addr = getelementptr i8 %image_diff_posterize_rowB_1, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 59 'getelementptr' 'image_diff_posterize_rowB_1_addr' <Predicate = (trunc_ln50 == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_1_addr" [image_diff_posterize.c:51]   --->   Operation 60 'store' 'store_ln51' <Predicate = (trunc_ln50 == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 61 'br' 'br_ln51' <Predicate = (trunc_ln50 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_0_addr" [image_diff_posterize.c:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (trunc_ln50 == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_0_addr = getelementptr i8 %image_diff_posterize_rowB_0, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 63 'getelementptr' 'image_diff_posterize_rowB_0_addr' <Predicate = (trunc_ln50 == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_0_addr" [image_diff_posterize.c:51]   --->   Operation 64 'store' 'store_ln51' <Predicate = (trunc_ln50 == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 65 'br' 'br_ln51' <Predicate = (trunc_ln50 == 0)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_7_addr" [image_diff_posterize.c:50]   --->   Operation 66 'store' 'store_ln50' <Predicate = (trunc_ln50 == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_7_addr = getelementptr i8 %image_diff_posterize_rowB_7, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 67 'getelementptr' 'image_diff_posterize_rowB_7_addr' <Predicate = (trunc_ln50 == 7)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_7_addr" [image_diff_posterize.c:51]   --->   Operation 68 'store' 'store_ln51' <Predicate = (trunc_ln50 == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 69 'br' 'br_ln51' <Predicate = (trunc_ln50 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('j') [21]  (0 ns)
	'load' operation ('j', image_diff_posterize.c:50) on local variable 'j' [29]  (0 ns)
	'add' operation ('add_ln47', image_diff_posterize.c:47) [33]  (0.715 ns)
	'store' operation ('store_ln47', image_diff_posterize.c:47) of variable 'add_ln47', image_diff_posterize.c:47 on local variable 'j' [94]  (0.387 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', image_diff_posterize.c:50) on port 'gmem0' (image_diff_posterize.c:50) [39]  (7.3 ns)

 <State 3>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('image_diff_posterize_rowA_5_addr', image_diff_posterize.c:50) [47]  (0 ns)
	'store' operation ('store_ln50', image_diff_posterize.c:50) of variable 'gmem0_addr_read', image_diff_posterize.c:50 on array 'image_diff_posterize_rowA_5' [59]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
