#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Apr 29 14:16:42 2018
# Process ID: 22416
# Current directory: C:/devspace/school/Micronaut/jw_display_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23656 C:\devspace\school\Micronaut\jw_display_code\zedboard.xpr
# Log file: C:/devspace/school/Micronaut/jw_display_code/vivado.log
# Journal file: C:/devspace/school/Micronaut/jw_display_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/devspace/school/Micronaut/jw_display_code/zedboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 888.309 ; gain = 157.648
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 902.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_test_behav -key {Behavioral:sim_1:Functional:display_test} -tclbatch {display_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source display_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 914.832 ; gain = 12.688
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 948.051 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 948.051 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 948.895 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 948.895 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 948.895 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 948.895 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 948.895 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 948.895 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 951.441 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 951.441 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 952.184 ; gain = 0.066
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 952.496 ; gain = 0.379
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 954.188 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 954.559 ; gain = 0.371
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 957.645 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj display_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_char
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sim_1/new/display_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/devspace/school/Micronaut/jw_display_code/zedboard.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
WARNING: File char.list referenced on C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/disp_char.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 957.645 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 15:39:54 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 15:39:54 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 968.801 ; gain = 11.137
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 15:40:47 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 15:40:47 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 968.801 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.574 ; gain = 639.773
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248470544
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 15:57:43 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248470544
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248470544
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248470544
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 16:22:43 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 16:22:43 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470544
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 16:30:01 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/redcrossing.coe' provided. It will be converted relative to IP Instance files '../../../../zedboard.srcs/sources_1/new/redcrossing.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/redcrossing.coe' provided. It will be converted relative to IP Instance files '../../../../zedboard.srcs/sources_1/new/redcrossing.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/redcrossing.coe' provided. It will be converted relative to IP Instance files '../../../../zedboard.srcs/sources_1/new/redcrossing.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {4800} CONFIG.Read_Width_A {128} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/redcrossing.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/redcrossing.coe' provided. It will be converted relative to IP Instance files '../../new/redcrossing.coe'
generate_target {instantiation_template} [get_files c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sun Apr 29 16:46:06 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/devspace/school/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/devspace/school/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/devspace/school/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 16:59:50 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 16:59:50 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/bluenocrossing.coe' provided. It will be converted relative to IP Instance files '../../../../zedboard.srcs/sources_1/new/bluenocrossing.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/bluenocrossing.coe' provided. It will be converted relative to IP Instance files '../../../../zedboard.srcs/sources_1/new/bluenocrossing.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {4800} CONFIG.Read_Width_A {128} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/bluenocrossing.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/bluenocrossing.coe' provided. It will be converted relative to IP Instance files '../../new/bluenocrossing.coe'
generate_target {instantiation_template} [get_files c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
generate_target all [get_files  c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
[Sun Apr 29 17:10:08 2018] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/devspace/school/Micronaut/jw_display_code/zedboard.ip_user_files/sim_scripts -ip_user_files_dir C:/devspace/school/Micronaut/jw_display_code/zedboard.ip_user_files -ipstatic_source_dir C:/devspace/school/Micronaut/jw_display_code/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/modelsim} {questa=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/questa} {riviera=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/riviera} {activehdl=C:/devspace/school/Micronaut/jw_display_code/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 17:15:37 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 17:15:37 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2163.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 17:37:22 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 17:37:22 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 18:52:05 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 18:52:05 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.738 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 18:54:04 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 18:54:04 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.738 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 29 18:58:34 2018] Launched synth_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1/runme.log
[Sun Apr 29 18:58:34 2018] Launched impl_1...
Run output will be captured here: C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.738 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/impl_1/main.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
add_files -norecurse C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/VGAcontrol.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/devspace/school/Micronaut/jw_display_code/zedboard.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
