{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.37117",
   "Default View_TopLeft":"-516,4",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port FPGA_GPIO_IN -pg 1 -lvl 4 -x 900 -y 570 -defaultsOSRD
preplace port FPGA_GPIO_OUT -pg 1 -lvl 4 -x 900 -y 550 -defaultsOSRD
preplace port disp_spi -pg 1 -lvl 4 -x 900 -y 270 -defaultsOSRD
preplace port badc_spi -pg 1 -lvl 4 -x 900 -y 80 -defaultsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port pmc_uart -pg 1 -lvl 4 -x 900 -y 700 -defaultsOSRD
preplace port esp_uart -pg 1 -lvl 4 -x 900 -y 420 -defaultsOSRD
preplace port port-id_ACLK_0 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_ARESETN_0 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_pmc_uart_intr -pg 1 -lvl 4 -x 900 -y 720 -defaultsOSRD
preplace port port-id_esp_uart_intr -pg 1 -lvl 4 -x 900 -y 440 -defaultsOSRD
preplace port port-id_gpio_intr -pg 1 -lvl 4 -x 900 -y 590 -defaultsOSRD
preplace port port-id_disp_spi_intr -pg 1 -lvl 4 -x 900 -y 290 -defaultsOSRD
preplace port port-id_badc_spi_intr -pg 1 -lvl 4 -x 900 -y 100 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 430 -y 90 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 430 -y 370 -defaultsOSRD
preplace inst axi_register_slice_0 -pg 1 -lvl 1 -x 150 -y 230 -defaultsOSRD
preplace inst axi_quad_spi_badc -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace inst axi_quad_spi_disp -pg 1 -lvl 3 -x 750 -y 280 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 750 -y 570 -defaultsOSRD
preplace inst axi_uartlite_pmc -pg 1 -lvl 3 -x 750 -y 710 -defaultsOSRD
preplace inst axi_uartlite_esp -pg 1 -lvl 3 -x 750 -y 430 -defaultsOSRD
preplace netloc ACLK_0_1 1 0 3 30 310 270 160 600
preplace netloc ARESETN_0_1 1 0 3 20 320 280 170 610
preplace netloc clk_wiz_0_badc_spi_clk 1 2 1 N 80
preplace netloc clk_wiz_0_disp_spi_clk 1 2 1 580 100n
preplace netloc axi_uartlite_pmc_interrupt 1 3 1 NJ 720
preplace netloc axi_uartlite_esp_interrupt 1 3 1 NJ 440
preplace netloc axi_gpio_0_ip2intc_irpt 1 3 1 NJ 590
preplace netloc axi_quad_spi_disp_ip2intc_irpt 1 3 1 NJ 290
preplace netloc axi_quad_spi_badc_ip2intc_irpt 1 3 1 NJ 100
preplace netloc S00_AXI_0_1 1 0 1 NJ 210
preplace netloc axi_gpio_0_GPIO 1 3 1 NJ 550
preplace netloc axi_gpio_0_GPIO2 1 3 1 NJ 570
preplace netloc axi_quad_spi_0_SPI_0 1 3 1 NJ 80
preplace netloc axi_quad_spi_1_SPI_0 1 3 1 NJ 270
preplace netloc axi_register_slice_0_M_AXI 1 1 1 N 230
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 590 60n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 620 250n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 590 370n
preplace netloc axi_uartlite_0_UART 1 3 1 NJ 700
preplace netloc axi_uartlite_esp_UART 1 3 1 NJ 420
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 580 390n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 N 410
levelinfo -pg 1 0 150 430 750 900
pagesize -pg 1 -db -bbox -sgen -140 0 1070 790
"
}
{
   "da_clkrst_cnt":"15"
}
