[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2013-08-12 16:04:19","objective":"*Memories\n    -Sequential Machines\n    -Memory devices: Latch &amp; FF\n    -RAM &amp; ROM\n    -DFT, MEM BIST\n    -State assignment\n*Packaging\n*ALU design\n    -Adders\n    -Multiplier\n*Backend Design\n    -APR\n    -Speical Net\n    -Misc.\n*Architecture\n*Examples","schedule":"01. 09/12/13 Chapter 5  (Sequential Machines) \n02. 09/19/13 中秋節\n03. 09/26/13 Chapter 5 (Memory devices: Latch &amp; FF)\n04. 10/03/13 Chapter 5 (Memories: RAM &amp; ROM) \n05. 10/10/13 雙十國慶日\n06. 10/17/13 Chapter 5 (DFT, MEM BIST)\n07. 10/24/13 (QZ1) Chapter 5 (State assignment)\n08. 10/31/13 Packaging \n09. 11/07/13 Midterm Examination \n10. 11/14/13 Exam review, Chapter 6 (ALU, adder)\n11. 11/21/13 Chapter 6 (Multiplier)\n12. 11/28/13 Chapter 7 (Block placement, routing)\n13. 12/05/13 Chapter 7 (Special nets)\n14. 12/12/13 Chapter 7 (Misc before TO) \n15. 12/19/13 (QZ2) Chapter 8 (Architecture)\n16. 12/26/13 Chapter 8 and 9 (ASIC Examples)\n17. 01/02/14 Final Examination\n18. 01/09/14 Exam review, What’s Next?","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nThird edition, Prentice Hall, \nby: Wayne Wolf\n\nReferences:\nEmbedded Systems Design: A Unified Hardware / Software Introduction, \n Vahid / Givargis \n\nRabaey’s Digital Integrated Circuits, (c) 2002, J. Rabaey et al.]\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":false}]
