
Lab0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022d0  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800248c  0800248c  0001248c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024cc  080024cc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080024cc  080024cc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080024cc  080024cc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024cc  080024cc  000124cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080024d0  080024d0  000124d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080024d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  080024e0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080024e0  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad90  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000174e  00000000  00000000  0002adcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0002c520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a80  00000000  00000000  0002d058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000293a7  00000000  00000000  0002dad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b6d7  00000000  00000000  00056e7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010123f  00000000  00000000  00062556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00163795  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e6c  00000000  00000000  001637e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08002474 	.word	0x08002474

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08002474 	.word	0x08002474

080001fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000202:	2300      	movs	r3, #0
 8000204:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000206:	2003      	movs	r0, #3
 8000208:	f000 f93c 	bl	8000484 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800020c:	2000      	movs	r0, #0
 800020e:	f000 f80d 	bl	800022c <HAL_InitTick>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d002      	beq.n	800021e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000218:	2301      	movs	r3, #1
 800021a:	71fb      	strb	r3, [r7, #7]
 800021c:	e001      	b.n	8000222 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800021e:	f002 f845 	bl	80022ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000222:	79fb      	ldrb	r3, [r7, #7]
}
 8000224:	4618      	mov	r0, r3
 8000226:	3708      	adds	r7, #8
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}

0800022c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000234:	2300      	movs	r3, #0
 8000236:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000238:	4b17      	ldr	r3, [pc, #92]	; (8000298 <HAL_InitTick+0x6c>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d023      	beq.n	8000288 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000240:	4b16      	ldr	r3, [pc, #88]	; (800029c <HAL_InitTick+0x70>)
 8000242:	681a      	ldr	r2, [r3, #0]
 8000244:	4b14      	ldr	r3, [pc, #80]	; (8000298 <HAL_InitTick+0x6c>)
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	4619      	mov	r1, r3
 800024a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800024e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000252:	fbb2 f3f3 	udiv	r3, r2, r3
 8000256:	4618      	mov	r0, r3
 8000258:	f000 f949 	bl	80004ee <HAL_SYSTICK_Config>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d10f      	bne.n	8000282 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2b0f      	cmp	r3, #15
 8000266:	d809      	bhi.n	800027c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000268:	2200      	movs	r2, #0
 800026a:	6879      	ldr	r1, [r7, #4]
 800026c:	f04f 30ff 	mov.w	r0, #4294967295
 8000270:	f000 f913 	bl	800049a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000274:	4a0a      	ldr	r2, [pc, #40]	; (80002a0 <HAL_InitTick+0x74>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	6013      	str	r3, [r2, #0]
 800027a:	e007      	b.n	800028c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800027c:	2301      	movs	r3, #1
 800027e:	73fb      	strb	r3, [r7, #15]
 8000280:	e004      	b.n	800028c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000282:	2301      	movs	r3, #1
 8000284:	73fb      	strb	r3, [r7, #15]
 8000286:	e001      	b.n	800028c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000288:	2301      	movs	r3, #1
 800028a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800028c:	7bfb      	ldrb	r3, [r7, #15]
}
 800028e:	4618      	mov	r0, r3
 8000290:	3710      	adds	r7, #16
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	20000004 	.word	0x20000004
 800029c:	20000008 	.word	0x20000008
 80002a0:	20000000 	.word	0x20000000

080002a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80002a8:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <HAL_IncTick+0x20>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	461a      	mov	r2, r3
 80002ae:	4b06      	ldr	r3, [pc, #24]	; (80002c8 <HAL_IncTick+0x24>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	4413      	add	r3, r2
 80002b4:	4a04      	ldr	r2, [pc, #16]	; (80002c8 <HAL_IncTick+0x24>)
 80002b6:	6013      	str	r3, [r2, #0]
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	20000004 	.word	0x20000004
 80002c8:	20000028 	.word	0x20000028

080002cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
  return uwTick;
 80002d0:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <HAL_GetTick+0x14>)
 80002d2:	681b      	ldr	r3, [r3, #0]
}
 80002d4:	4618      	mov	r0, r3
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	20000028 	.word	0x20000028

080002e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	f003 0307 	and.w	r3, r3, #7
 80002f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002f4:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <__NVIC_SetPriorityGrouping+0x44>)
 80002f6:	68db      	ldr	r3, [r3, #12]
 80002f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002fa:	68ba      	ldr	r2, [r7, #8]
 80002fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000300:	4013      	ands	r3, r2
 8000302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800030c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000316:	4a04      	ldr	r2, [pc, #16]	; (8000328 <__NVIC_SetPriorityGrouping+0x44>)
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	60d3      	str	r3, [r2, #12]
}
 800031c:	bf00      	nop
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000330:	4b04      	ldr	r3, [pc, #16]	; (8000344 <__NVIC_GetPriorityGrouping+0x18>)
 8000332:	68db      	ldr	r3, [r3, #12]
 8000334:	0a1b      	lsrs	r3, r3, #8
 8000336:	f003 0307 	and.w	r3, r3, #7
}
 800033a:	4618      	mov	r0, r3
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000356:	2b00      	cmp	r3, #0
 8000358:	db0b      	blt.n	8000372 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800035a:	79fb      	ldrb	r3, [r7, #7]
 800035c:	f003 021f 	and.w	r2, r3, #31
 8000360:	4907      	ldr	r1, [pc, #28]	; (8000380 <__NVIC_EnableIRQ+0x38>)
 8000362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000366:	095b      	lsrs	r3, r3, #5
 8000368:	2001      	movs	r0, #1
 800036a:	fa00 f202 	lsl.w	r2, r0, r2
 800036e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000372:	bf00      	nop
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	e000e100 	.word	0xe000e100

08000384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	6039      	str	r1, [r7, #0]
 800038e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000394:	2b00      	cmp	r3, #0
 8000396:	db0a      	blt.n	80003ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000398:	683b      	ldr	r3, [r7, #0]
 800039a:	b2da      	uxtb	r2, r3
 800039c:	490c      	ldr	r1, [pc, #48]	; (80003d0 <__NVIC_SetPriority+0x4c>)
 800039e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a2:	0112      	lsls	r2, r2, #4
 80003a4:	b2d2      	uxtb	r2, r2
 80003a6:	440b      	add	r3, r1
 80003a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003ac:	e00a      	b.n	80003c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	b2da      	uxtb	r2, r3
 80003b2:	4908      	ldr	r1, [pc, #32]	; (80003d4 <__NVIC_SetPriority+0x50>)
 80003b4:	79fb      	ldrb	r3, [r7, #7]
 80003b6:	f003 030f 	and.w	r3, r3, #15
 80003ba:	3b04      	subs	r3, #4
 80003bc:	0112      	lsls	r2, r2, #4
 80003be:	b2d2      	uxtb	r2, r2
 80003c0:	440b      	add	r3, r1
 80003c2:	761a      	strb	r2, [r3, #24]
}
 80003c4:	bf00      	nop
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr
 80003d0:	e000e100 	.word	0xe000e100
 80003d4:	e000ed00 	.word	0xe000ed00

080003d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003d8:	b480      	push	{r7}
 80003da:	b089      	sub	sp, #36	; 0x24
 80003dc:	af00      	add	r7, sp, #0
 80003de:	60f8      	str	r0, [r7, #12]
 80003e0:	60b9      	str	r1, [r7, #8]
 80003e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	f003 0307 	and.w	r3, r3, #7
 80003ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003ec:	69fb      	ldr	r3, [r7, #28]
 80003ee:	f1c3 0307 	rsb	r3, r3, #7
 80003f2:	2b04      	cmp	r3, #4
 80003f4:	bf28      	it	cs
 80003f6:	2304      	movcs	r3, #4
 80003f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003fa:	69fb      	ldr	r3, [r7, #28]
 80003fc:	3304      	adds	r3, #4
 80003fe:	2b06      	cmp	r3, #6
 8000400:	d902      	bls.n	8000408 <NVIC_EncodePriority+0x30>
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	3b03      	subs	r3, #3
 8000406:	e000      	b.n	800040a <NVIC_EncodePriority+0x32>
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800040c:	f04f 32ff 	mov.w	r2, #4294967295
 8000410:	69bb      	ldr	r3, [r7, #24]
 8000412:	fa02 f303 	lsl.w	r3, r2, r3
 8000416:	43da      	mvns	r2, r3
 8000418:	68bb      	ldr	r3, [r7, #8]
 800041a:	401a      	ands	r2, r3
 800041c:	697b      	ldr	r3, [r7, #20]
 800041e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000420:	f04f 31ff 	mov.w	r1, #4294967295
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	fa01 f303 	lsl.w	r3, r1, r3
 800042a:	43d9      	mvns	r1, r3
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000430:	4313      	orrs	r3, r2
         );
}
 8000432:	4618      	mov	r0, r3
 8000434:	3724      	adds	r7, #36	; 0x24
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
	...

08000440 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	3b01      	subs	r3, #1
 800044c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000450:	d301      	bcc.n	8000456 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000452:	2301      	movs	r3, #1
 8000454:	e00f      	b.n	8000476 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000456:	4a0a      	ldr	r2, [pc, #40]	; (8000480 <SysTick_Config+0x40>)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	3b01      	subs	r3, #1
 800045c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800045e:	210f      	movs	r1, #15
 8000460:	f04f 30ff 	mov.w	r0, #4294967295
 8000464:	f7ff ff8e 	bl	8000384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000468:	4b05      	ldr	r3, [pc, #20]	; (8000480 <SysTick_Config+0x40>)
 800046a:	2200      	movs	r2, #0
 800046c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800046e:	4b04      	ldr	r3, [pc, #16]	; (8000480 <SysTick_Config+0x40>)
 8000470:	2207      	movs	r2, #7
 8000472:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000474:	2300      	movs	r3, #0
}
 8000476:	4618      	mov	r0, r3
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	e000e010 	.word	0xe000e010

08000484 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800048c:	6878      	ldr	r0, [r7, #4]
 800048e:	f7ff ff29 	bl	80002e4 <__NVIC_SetPriorityGrouping>
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	b086      	sub	sp, #24
 800049e:	af00      	add	r7, sp, #0
 80004a0:	4603      	mov	r3, r0
 80004a2:	60b9      	str	r1, [r7, #8]
 80004a4:	607a      	str	r2, [r7, #4]
 80004a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80004a8:	2300      	movs	r3, #0
 80004aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80004ac:	f7ff ff3e 	bl	800032c <__NVIC_GetPriorityGrouping>
 80004b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004b2:	687a      	ldr	r2, [r7, #4]
 80004b4:	68b9      	ldr	r1, [r7, #8]
 80004b6:	6978      	ldr	r0, [r7, #20]
 80004b8:	f7ff ff8e 	bl	80003d8 <NVIC_EncodePriority>
 80004bc:	4602      	mov	r2, r0
 80004be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004c2:	4611      	mov	r1, r2
 80004c4:	4618      	mov	r0, r3
 80004c6:	f7ff ff5d 	bl	8000384 <__NVIC_SetPriority>
}
 80004ca:	bf00      	nop
 80004cc:	3718      	adds	r7, #24
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}

080004d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004d2:	b580      	push	{r7, lr}
 80004d4:	b082      	sub	sp, #8
 80004d6:	af00      	add	r7, sp, #0
 80004d8:	4603      	mov	r3, r0
 80004da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e0:	4618      	mov	r0, r3
 80004e2:	f7ff ff31 	bl	8000348 <__NVIC_EnableIRQ>
}
 80004e6:	bf00      	nop
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}

080004ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004ee:	b580      	push	{r7, lr}
 80004f0:	b082      	sub	sp, #8
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004f6:	6878      	ldr	r0, [r7, #4]
 80004f8:	f7ff ffa2 	bl	8000440 <SysTick_Config>
 80004fc:	4603      	mov	r3, r0
}
 80004fe:	4618      	mov	r0, r3
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000508:	b480      	push	{r7}
 800050a:	b087      	sub	sp, #28
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000512:	2300      	movs	r3, #0
 8000514:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000516:	e166      	b.n	80007e6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	2101      	movs	r1, #1
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	fa01 f303 	lsl.w	r3, r1, r3
 8000524:	4013      	ands	r3, r2
 8000526:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	2b00      	cmp	r3, #0
 800052c:	f000 8158 	beq.w	80007e0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	f003 0303 	and.w	r3, r3, #3
 8000538:	2b01      	cmp	r3, #1
 800053a:	d005      	beq.n	8000548 <HAL_GPIO_Init+0x40>
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	f003 0303 	and.w	r3, r3, #3
 8000544:	2b02      	cmp	r3, #2
 8000546:	d130      	bne.n	80005aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	689b      	ldr	r3, [r3, #8]
 800054c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800054e:	697b      	ldr	r3, [r7, #20]
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	2203      	movs	r2, #3
 8000554:	fa02 f303 	lsl.w	r3, r2, r3
 8000558:	43db      	mvns	r3, r3
 800055a:	693a      	ldr	r2, [r7, #16]
 800055c:	4013      	ands	r3, r2
 800055e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	68da      	ldr	r2, [r3, #12]
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	fa02 f303 	lsl.w	r3, r2, r3
 800056c:	693a      	ldr	r2, [r7, #16]
 800056e:	4313      	orrs	r3, r2
 8000570:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800057e:	2201      	movs	r2, #1
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	fa02 f303 	lsl.w	r3, r2, r3
 8000586:	43db      	mvns	r3, r3
 8000588:	693a      	ldr	r2, [r7, #16]
 800058a:	4013      	ands	r3, r2
 800058c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	685b      	ldr	r3, [r3, #4]
 8000592:	091b      	lsrs	r3, r3, #4
 8000594:	f003 0201 	and.w	r2, r3, #1
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	fa02 f303 	lsl.w	r3, r2, r3
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	f003 0303 	and.w	r3, r3, #3
 80005b2:	2b03      	cmp	r3, #3
 80005b4:	d017      	beq.n	80005e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	68db      	ldr	r3, [r3, #12]
 80005ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	2203      	movs	r2, #3
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	43db      	mvns	r3, r3
 80005c8:	693a      	ldr	r2, [r7, #16]
 80005ca:	4013      	ands	r3, r2
 80005cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	689a      	ldr	r2, [r3, #8]
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	fa02 f303 	lsl.w	r3, r2, r3
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	4313      	orrs	r3, r2
 80005de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	f003 0303 	and.w	r3, r3, #3
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d123      	bne.n	800063a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	08da      	lsrs	r2, r3, #3
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	3208      	adds	r2, #8
 80005fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	220f      	movs	r2, #15
 800060a:	fa02 f303 	lsl.w	r3, r2, r3
 800060e:	43db      	mvns	r3, r3
 8000610:	693a      	ldr	r2, [r7, #16]
 8000612:	4013      	ands	r3, r2
 8000614:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	691a      	ldr	r2, [r3, #16]
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	f003 0307 	and.w	r3, r3, #7
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	fa02 f303 	lsl.w	r3, r2, r3
 8000626:	693a      	ldr	r2, [r7, #16]
 8000628:	4313      	orrs	r3, r2
 800062a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	08da      	lsrs	r2, r3, #3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	3208      	adds	r2, #8
 8000634:	6939      	ldr	r1, [r7, #16]
 8000636:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000640:	697b      	ldr	r3, [r7, #20]
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	2203      	movs	r2, #3
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	43db      	mvns	r3, r3
 800064c:	693a      	ldr	r2, [r7, #16]
 800064e:	4013      	ands	r3, r2
 8000650:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f003 0203 	and.w	r2, r3, #3
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	fa02 f303 	lsl.w	r3, r2, r3
 8000662:	693a      	ldr	r2, [r7, #16]
 8000664:	4313      	orrs	r3, r2
 8000666:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	693a      	ldr	r2, [r7, #16]
 800066c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000676:	2b00      	cmp	r3, #0
 8000678:	f000 80b2 	beq.w	80007e0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800067c:	4b61      	ldr	r3, [pc, #388]	; (8000804 <HAL_GPIO_Init+0x2fc>)
 800067e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000680:	4a60      	ldr	r2, [pc, #384]	; (8000804 <HAL_GPIO_Init+0x2fc>)
 8000682:	f043 0301 	orr.w	r3, r3, #1
 8000686:	6613      	str	r3, [r2, #96]	; 0x60
 8000688:	4b5e      	ldr	r3, [pc, #376]	; (8000804 <HAL_GPIO_Init+0x2fc>)
 800068a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800068c:	f003 0301 	and.w	r3, r3, #1
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000694:	4a5c      	ldr	r2, [pc, #368]	; (8000808 <HAL_GPIO_Init+0x300>)
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	089b      	lsrs	r3, r3, #2
 800069a:	3302      	adds	r3, #2
 800069c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80006a2:	697b      	ldr	r3, [r7, #20]
 80006a4:	f003 0303 	and.w	r3, r3, #3
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	220f      	movs	r2, #15
 80006ac:	fa02 f303 	lsl.w	r3, r2, r3
 80006b0:	43db      	mvns	r3, r3
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	4013      	ands	r3, r2
 80006b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80006be:	d02b      	beq.n	8000718 <HAL_GPIO_Init+0x210>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4a52      	ldr	r2, [pc, #328]	; (800080c <HAL_GPIO_Init+0x304>)
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d025      	beq.n	8000714 <HAL_GPIO_Init+0x20c>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4a51      	ldr	r2, [pc, #324]	; (8000810 <HAL_GPIO_Init+0x308>)
 80006cc:	4293      	cmp	r3, r2
 80006ce:	d01f      	beq.n	8000710 <HAL_GPIO_Init+0x208>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a50      	ldr	r2, [pc, #320]	; (8000814 <HAL_GPIO_Init+0x30c>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d019      	beq.n	800070c <HAL_GPIO_Init+0x204>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	4a4f      	ldr	r2, [pc, #316]	; (8000818 <HAL_GPIO_Init+0x310>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d013      	beq.n	8000708 <HAL_GPIO_Init+0x200>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a4e      	ldr	r2, [pc, #312]	; (800081c <HAL_GPIO_Init+0x314>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d00d      	beq.n	8000704 <HAL_GPIO_Init+0x1fc>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	4a4d      	ldr	r2, [pc, #308]	; (8000820 <HAL_GPIO_Init+0x318>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d007      	beq.n	8000700 <HAL_GPIO_Init+0x1f8>
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4a4c      	ldr	r2, [pc, #304]	; (8000824 <HAL_GPIO_Init+0x31c>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d101      	bne.n	80006fc <HAL_GPIO_Init+0x1f4>
 80006f8:	2307      	movs	r3, #7
 80006fa:	e00e      	b.n	800071a <HAL_GPIO_Init+0x212>
 80006fc:	2308      	movs	r3, #8
 80006fe:	e00c      	b.n	800071a <HAL_GPIO_Init+0x212>
 8000700:	2306      	movs	r3, #6
 8000702:	e00a      	b.n	800071a <HAL_GPIO_Init+0x212>
 8000704:	2305      	movs	r3, #5
 8000706:	e008      	b.n	800071a <HAL_GPIO_Init+0x212>
 8000708:	2304      	movs	r3, #4
 800070a:	e006      	b.n	800071a <HAL_GPIO_Init+0x212>
 800070c:	2303      	movs	r3, #3
 800070e:	e004      	b.n	800071a <HAL_GPIO_Init+0x212>
 8000710:	2302      	movs	r3, #2
 8000712:	e002      	b.n	800071a <HAL_GPIO_Init+0x212>
 8000714:	2301      	movs	r3, #1
 8000716:	e000      	b.n	800071a <HAL_GPIO_Init+0x212>
 8000718:	2300      	movs	r3, #0
 800071a:	697a      	ldr	r2, [r7, #20]
 800071c:	f002 0203 	and.w	r2, r2, #3
 8000720:	0092      	lsls	r2, r2, #2
 8000722:	4093      	lsls	r3, r2
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4313      	orrs	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800072a:	4937      	ldr	r1, [pc, #220]	; (8000808 <HAL_GPIO_Init+0x300>)
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	089b      	lsrs	r3, r3, #2
 8000730:	3302      	adds	r3, #2
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000738:	4b3b      	ldr	r3, [pc, #236]	; (8000828 <HAL_GPIO_Init+0x320>)
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	43db      	mvns	r3, r3
 8000742:	693a      	ldr	r2, [r7, #16]
 8000744:	4013      	ands	r3, r2
 8000746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000750:	2b00      	cmp	r3, #0
 8000752:	d003      	beq.n	800075c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000754:	693a      	ldr	r2, [r7, #16]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4313      	orrs	r3, r2
 800075a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800075c:	4a32      	ldr	r2, [pc, #200]	; (8000828 <HAL_GPIO_Init+0x320>)
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000762:	4b31      	ldr	r3, [pc, #196]	; (8000828 <HAL_GPIO_Init+0x320>)
 8000764:	68db      	ldr	r3, [r3, #12]
 8000766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	43db      	mvns	r3, r3
 800076c:	693a      	ldr	r2, [r7, #16]
 800076e:	4013      	ands	r3, r2
 8000770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d003      	beq.n	8000786 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800077e:	693a      	ldr	r2, [r7, #16]
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	4313      	orrs	r3, r2
 8000784:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000786:	4a28      	ldr	r2, [pc, #160]	; (8000828 <HAL_GPIO_Init+0x320>)
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800078c:	4b26      	ldr	r3, [pc, #152]	; (8000828 <HAL_GPIO_Init+0x320>)
 800078e:	685b      	ldr	r3, [r3, #4]
 8000790:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	43db      	mvns	r3, r3
 8000796:	693a      	ldr	r2, [r7, #16]
 8000798:	4013      	ands	r3, r2
 800079a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d003      	beq.n	80007b0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80007a8:	693a      	ldr	r2, [r7, #16]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	4313      	orrs	r3, r2
 80007ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80007b0:	4a1d      	ldr	r2, [pc, #116]	; (8000828 <HAL_GPIO_Init+0x320>)
 80007b2:	693b      	ldr	r3, [r7, #16]
 80007b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80007b6:	4b1c      	ldr	r3, [pc, #112]	; (8000828 <HAL_GPIO_Init+0x320>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	43db      	mvns	r3, r3
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	4013      	ands	r3, r2
 80007c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d003      	beq.n	80007da <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80007da:	4a13      	ldr	r2, [pc, #76]	; (8000828 <HAL_GPIO_Init+0x320>)
 80007dc:	693b      	ldr	r3, [r7, #16]
 80007de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	3301      	adds	r3, #1
 80007e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	fa22 f303 	lsr.w	r3, r2, r3
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	f47f ae91 	bne.w	8000518 <HAL_GPIO_Init+0x10>
  }
}
 80007f6:	bf00      	nop
 80007f8:	bf00      	nop
 80007fa:	371c      	adds	r7, #28
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr
 8000804:	40021000 	.word	0x40021000
 8000808:	40010000 	.word	0x40010000
 800080c:	48000400 	.word	0x48000400
 8000810:	48000800 	.word	0x48000800
 8000814:	48000c00 	.word	0x48000c00
 8000818:	48001000 	.word	0x48001000
 800081c:	48001400 	.word	0x48001400
 8000820:	48001800 	.word	0x48001800
 8000824:	48001c00 	.word	0x48001c00
 8000828:	40010400 	.word	0x40010400

0800082c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	807b      	strh	r3, [r7, #2]
 8000838:	4613      	mov	r3, r2
 800083a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800083c:	787b      	ldrb	r3, [r7, #1]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d003      	beq.n	800084a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000842:	887a      	ldrh	r2, [r7, #2]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000848:	e002      	b.n	8000850 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800084a:	887a      	ldrh	r2, [r7, #2]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr

0800085c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	460b      	mov	r3, r1
 8000866:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	695b      	ldr	r3, [r3, #20]
 800086c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800086e:	887a      	ldrh	r2, [r7, #2]
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	4013      	ands	r3, r2
 8000874:	041a      	lsls	r2, r3, #16
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	43d9      	mvns	r1, r3
 800087a:	887b      	ldrh	r3, [r7, #2]
 800087c:	400b      	ands	r3, r1
 800087e:	431a      	orrs	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	619a      	str	r2, [r3, #24]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000894:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <HAL_PWREx_GetVoltageRange+0x3c>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800089c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008a0:	d102      	bne.n	80008a8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80008a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a6:	e00b      	b.n	80008c0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <HAL_PWREx_GetVoltageRange+0x3c>)
 80008aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008b6:	d102      	bne.n	80008be <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80008b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008bc:	e000      	b.n	80008c0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80008be:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40007000 	.word	0x40007000

080008d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d141      	bne.n	8000962 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80008de:	4b4b      	ldr	r3, [pc, #300]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80008e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008ea:	d131      	bne.n	8000950 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80008ec:	4b47      	ldr	r3, [pc, #284]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008f2:	4a46      	ldr	r2, [pc, #280]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80008fc:	4b43      	ldr	r3, [pc, #268]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000904:	4a41      	ldr	r2, [pc, #260]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000906:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800090a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800090c:	4b40      	ldr	r3, [pc, #256]	; (8000a10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2232      	movs	r2, #50	; 0x32
 8000912:	fb02 f303 	mul.w	r3, r2, r3
 8000916:	4a3f      	ldr	r2, [pc, #252]	; (8000a14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000918:	fba2 2303 	umull	r2, r3, r2, r3
 800091c:	0c9b      	lsrs	r3, r3, #18
 800091e:	3301      	adds	r3, #1
 8000920:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000922:	e002      	b.n	800092a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	3b01      	subs	r3, #1
 8000928:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800092a:	4b38      	ldr	r3, [pc, #224]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800092c:	695b      	ldr	r3, [r3, #20]
 800092e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000932:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000936:	d102      	bne.n	800093e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d1f2      	bne.n	8000924 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800093e:	4b33      	ldr	r3, [pc, #204]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000940:	695b      	ldr	r3, [r3, #20]
 8000942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000946:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800094a:	d158      	bne.n	80009fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800094c:	2303      	movs	r3, #3
 800094e:	e057      	b.n	8000a00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000950:	4b2e      	ldr	r3, [pc, #184]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000952:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000956:	4a2d      	ldr	r2, [pc, #180]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800095c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000960:	e04d      	b.n	80009fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000968:	d141      	bne.n	80009ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800096a:	4b28      	ldr	r3, [pc, #160]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000972:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000976:	d131      	bne.n	80009dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000978:	4b24      	ldr	r3, [pc, #144]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800097a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800097e:	4a23      	ldr	r2, [pc, #140]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000984:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000988:	4b20      	ldr	r3, [pc, #128]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000990:	4a1e      	ldr	r2, [pc, #120]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000992:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000996:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000998:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2232      	movs	r2, #50	; 0x32
 800099e:	fb02 f303 	mul.w	r3, r2, r3
 80009a2:	4a1c      	ldr	r2, [pc, #112]	; (8000a14 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80009a4:	fba2 2303 	umull	r2, r3, r2, r3
 80009a8:	0c9b      	lsrs	r3, r3, #18
 80009aa:	3301      	adds	r3, #1
 80009ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009ae:	e002      	b.n	80009b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	3b01      	subs	r3, #1
 80009b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009b8:	695b      	ldr	r3, [r3, #20]
 80009ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009c2:	d102      	bne.n	80009ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1f2      	bne.n	80009b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009d6:	d112      	bne.n	80009fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80009d8:	2303      	movs	r3, #3
 80009da:	e011      	b.n	8000a00 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80009dc:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009e2:	4a0a      	ldr	r2, [pc, #40]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80009ec:	e007      	b.n	80009fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80009ee:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80009f6:	4a05      	ldr	r2, [pc, #20]	; (8000a0c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009fc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80009fe:	2300      	movs	r3, #0
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	40007000 	.word	0x40007000
 8000a10:	20000008 	.word	0x20000008
 8000a14:	431bde83 	.word	0x431bde83

08000a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d102      	bne.n	8000a2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	f000 bc08 	b.w	800123c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a2c:	4b96      	ldr	r3, [pc, #600]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	f003 030c 	and.w	r3, r3, #12
 8000a34:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a36:	4b94      	ldr	r3, [pc, #592]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	f003 0303 	and.w	r3, r3, #3
 8000a3e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f003 0310 	and.w	r3, r3, #16
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	f000 80e4 	beq.w	8000c16 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a4e:	69bb      	ldr	r3, [r7, #24]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d007      	beq.n	8000a64 <HAL_RCC_OscConfig+0x4c>
 8000a54:	69bb      	ldr	r3, [r7, #24]
 8000a56:	2b0c      	cmp	r3, #12
 8000a58:	f040 808b 	bne.w	8000b72 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	f040 8087 	bne.w	8000b72 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a64:	4b88      	ldr	r3, [pc, #544]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d005      	beq.n	8000a7c <HAL_RCC_OscConfig+0x64>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d101      	bne.n	8000a7c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e3df      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6a1a      	ldr	r2, [r3, #32]
 8000a80:	4b81      	ldr	r3, [pc, #516]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f003 0308 	and.w	r3, r3, #8
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d004      	beq.n	8000a96 <HAL_RCC_OscConfig+0x7e>
 8000a8c:	4b7e      	ldr	r3, [pc, #504]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a94:	e005      	b.n	8000aa2 <HAL_RCC_OscConfig+0x8a>
 8000a96:	4b7c      	ldr	r3, [pc, #496]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a9c:	091b      	lsrs	r3, r3, #4
 8000a9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d223      	bcs.n	8000aee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	6a1b      	ldr	r3, [r3, #32]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fd94 	bl	80015d8 <RCC_SetFlashLatencyFromMSIRange>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e3c0      	b.n	800123c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000aba:	4b73      	ldr	r3, [pc, #460]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a72      	ldr	r2, [pc, #456]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000ac0:	f043 0308 	orr.w	r3, r3, #8
 8000ac4:	6013      	str	r3, [r2, #0]
 8000ac6:	4b70      	ldr	r3, [pc, #448]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6a1b      	ldr	r3, [r3, #32]
 8000ad2:	496d      	ldr	r1, [pc, #436]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ad8:	4b6b      	ldr	r3, [pc, #428]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	69db      	ldr	r3, [r3, #28]
 8000ae4:	021b      	lsls	r3, r3, #8
 8000ae6:	4968      	ldr	r1, [pc, #416]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	604b      	str	r3, [r1, #4]
 8000aec:	e025      	b.n	8000b3a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000aee:	4b66      	ldr	r3, [pc, #408]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a65      	ldr	r2, [pc, #404]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000af4:	f043 0308 	orr.w	r3, r3, #8
 8000af8:	6013      	str	r3, [r2, #0]
 8000afa:	4b63      	ldr	r3, [pc, #396]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6a1b      	ldr	r3, [r3, #32]
 8000b06:	4960      	ldr	r1, [pc, #384]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b0c:	4b5e      	ldr	r3, [pc, #376]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	69db      	ldr	r3, [r3, #28]
 8000b18:	021b      	lsls	r3, r3, #8
 8000b1a:	495b      	ldr	r1, [pc, #364]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d109      	bne.n	8000b3a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6a1b      	ldr	r3, [r3, #32]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 fd54 	bl	80015d8 <RCC_SetFlashLatencyFromMSIRange>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e380      	b.n	800123c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000b3a:	f000 fcc1 	bl	80014c0 <HAL_RCC_GetSysClockFreq>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	4b51      	ldr	r3, [pc, #324]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	091b      	lsrs	r3, r3, #4
 8000b46:	f003 030f 	and.w	r3, r3, #15
 8000b4a:	4950      	ldr	r1, [pc, #320]	; (8000c8c <HAL_RCC_OscConfig+0x274>)
 8000b4c:	5ccb      	ldrb	r3, [r1, r3]
 8000b4e:	f003 031f 	and.w	r3, r3, #31
 8000b52:	fa22 f303 	lsr.w	r3, r2, r3
 8000b56:	4a4e      	ldr	r2, [pc, #312]	; (8000c90 <HAL_RCC_OscConfig+0x278>)
 8000b58:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000b5a:	4b4e      	ldr	r3, [pc, #312]	; (8000c94 <HAL_RCC_OscConfig+0x27c>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fb64 	bl	800022c <HAL_InitTick>
 8000b64:	4603      	mov	r3, r0
 8000b66:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000b68:	7bfb      	ldrb	r3, [r7, #15]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d052      	beq.n	8000c14 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	e364      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d032      	beq.n	8000be0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000b7a:	4b43      	ldr	r3, [pc, #268]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a42      	ldr	r2, [pc, #264]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000b80:	f043 0301 	orr.w	r3, r3, #1
 8000b84:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000b86:	f7ff fba1 	bl	80002cc <HAL_GetTick>
 8000b8a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000b8c:	e008      	b.n	8000ba0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b8e:	f7ff fb9d 	bl	80002cc <HAL_GetTick>
 8000b92:	4602      	mov	r2, r0
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d901      	bls.n	8000ba0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	e34d      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ba0:	4b39      	ldr	r3, [pc, #228]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f003 0302 	and.w	r3, r3, #2
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d0f0      	beq.n	8000b8e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bac:	4b36      	ldr	r3, [pc, #216]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a35      	ldr	r2, [pc, #212]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bb2:	f043 0308 	orr.w	r3, r3, #8
 8000bb6:	6013      	str	r3, [r2, #0]
 8000bb8:	4b33      	ldr	r3, [pc, #204]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6a1b      	ldr	r3, [r3, #32]
 8000bc4:	4930      	ldr	r1, [pc, #192]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000bca:	4b2f      	ldr	r3, [pc, #188]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	69db      	ldr	r3, [r3, #28]
 8000bd6:	021b      	lsls	r3, r3, #8
 8000bd8:	492b      	ldr	r1, [pc, #172]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	604b      	str	r3, [r1, #4]
 8000bde:	e01a      	b.n	8000c16 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000be0:	4b29      	ldr	r3, [pc, #164]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a28      	ldr	r2, [pc, #160]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000be6:	f023 0301 	bic.w	r3, r3, #1
 8000bea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000bec:	f7ff fb6e 	bl	80002cc <HAL_GetTick>
 8000bf0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000bf2:	e008      	b.n	8000c06 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bf4:	f7ff fb6a 	bl	80002cc <HAL_GetTick>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	2b02      	cmp	r3, #2
 8000c00:	d901      	bls.n	8000c06 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000c02:	2303      	movs	r3, #3
 8000c04:	e31a      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c06:	4b20      	ldr	r3, [pc, #128]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d1f0      	bne.n	8000bf4 <HAL_RCC_OscConfig+0x1dc>
 8000c12:	e000      	b.n	8000c16 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c14:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d073      	beq.n	8000d0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	2b08      	cmp	r3, #8
 8000c26:	d005      	beq.n	8000c34 <HAL_RCC_OscConfig+0x21c>
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	2b0c      	cmp	r3, #12
 8000c2c:	d10e      	bne.n	8000c4c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d10b      	bne.n	8000c4c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d063      	beq.n	8000d08 <HAL_RCC_OscConfig+0x2f0>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d15f      	bne.n	8000d08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e2f7      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c54:	d106      	bne.n	8000c64 <HAL_RCC_OscConfig+0x24c>
 8000c56:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a0b      	ldr	r2, [pc, #44]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	e025      	b.n	8000cb0 <HAL_RCC_OscConfig+0x298>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c6c:	d114      	bne.n	8000c98 <HAL_RCC_OscConfig+0x280>
 8000c6e:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	4b03      	ldr	r3, [pc, #12]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a02      	ldr	r2, [pc, #8]	; (8000c88 <HAL_RCC_OscConfig+0x270>)
 8000c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e013      	b.n	8000cb0 <HAL_RCC_OscConfig+0x298>
 8000c88:	40021000 	.word	0x40021000
 8000c8c:	0800248c 	.word	0x0800248c
 8000c90:	20000008 	.word	0x20000008
 8000c94:	20000000 	.word	0x20000000
 8000c98:	4ba0      	ldr	r3, [pc, #640]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a9f      	ldr	r2, [pc, #636]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	4b9d      	ldr	r3, [pc, #628]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a9c      	ldr	r2, [pc, #624]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d013      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fb08 	bl	80002cc <HAL_GetTick>
 8000cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc0:	f7ff fb04 	bl	80002cc <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b64      	cmp	r3, #100	; 0x64
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e2b4      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cd2:	4b92      	ldr	r3, [pc, #584]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0f0      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x2a8>
 8000cde:	e014      	b.n	8000d0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ce0:	f7ff faf4 	bl	80002cc <HAL_GetTick>
 8000ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce8:	f7ff faf0 	bl	80002cc <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b64      	cmp	r3, #100	; 0x64
 8000cf4:	d901      	bls.n	8000cfa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e2a0      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cfa:	4b88      	ldr	r3, [pc, #544]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d1f0      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x2d0>
 8000d06:	e000      	b.n	8000d0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d060      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	2b04      	cmp	r3, #4
 8000d1a:	d005      	beq.n	8000d28 <HAL_RCC_OscConfig+0x310>
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	2b0c      	cmp	r3, #12
 8000d20:	d119      	bne.n	8000d56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d116      	bne.n	8000d56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d28:	4b7c      	ldr	r3, [pc, #496]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d005      	beq.n	8000d40 <HAL_RCC_OscConfig+0x328>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d101      	bne.n	8000d40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	e27d      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d40:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	691b      	ldr	r3, [r3, #16]
 8000d4c:	061b      	lsls	r3, r3, #24
 8000d4e:	4973      	ldr	r1, [pc, #460]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d54:	e040      	b.n	8000dd8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d023      	beq.n	8000da6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d5e:	4b6f      	ldr	r3, [pc, #444]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a6e      	ldr	r2, [pc, #440]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d6a:	f7ff faaf 	bl	80002cc <HAL_GetTick>
 8000d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d70:	e008      	b.n	8000d84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d72:	f7ff faab 	bl	80002cc <HAL_GetTick>
 8000d76:	4602      	mov	r2, r0
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	1ad3      	subs	r3, r2, r3
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d901      	bls.n	8000d84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000d80:	2303      	movs	r3, #3
 8000d82:	e25b      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d84:	4b65      	ldr	r3, [pc, #404]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d0f0      	beq.n	8000d72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d90:	4b62      	ldr	r3, [pc, #392]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	691b      	ldr	r3, [r3, #16]
 8000d9c:	061b      	lsls	r3, r3, #24
 8000d9e:	495f      	ldr	r1, [pc, #380]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000da0:	4313      	orrs	r3, r2
 8000da2:	604b      	str	r3, [r1, #4]
 8000da4:	e018      	b.n	8000dd8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000da6:	4b5d      	ldr	r3, [pc, #372]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a5c      	ldr	r2, [pc, #368]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000dac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000db2:	f7ff fa8b 	bl	80002cc <HAL_GetTick>
 8000db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000db8:	e008      	b.n	8000dcc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dba:	f7ff fa87 	bl	80002cc <HAL_GetTick>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d901      	bls.n	8000dcc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e237      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dcc:	4b53      	ldr	r3, [pc, #332]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d1f0      	bne.n	8000dba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f003 0308 	and.w	r3, r3, #8
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d03c      	beq.n	8000e5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	695b      	ldr	r3, [r3, #20]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d01c      	beq.n	8000e26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dec:	4b4b      	ldr	r3, [pc, #300]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000df2:	4a4a      	ldr	r2, [pc, #296]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dfc:	f7ff fa66 	bl	80002cc <HAL_GetTick>
 8000e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e02:	e008      	b.n	8000e16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e04:	f7ff fa62 	bl	80002cc <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e212      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e16:	4b41      	ldr	r3, [pc, #260]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e1c:	f003 0302 	and.w	r3, r3, #2
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d0ef      	beq.n	8000e04 <HAL_RCC_OscConfig+0x3ec>
 8000e24:	e01b      	b.n	8000e5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e26:	4b3d      	ldr	r3, [pc, #244]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e2c:	4a3b      	ldr	r2, [pc, #236]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e2e:	f023 0301 	bic.w	r3, r3, #1
 8000e32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e36:	f7ff fa49 	bl	80002cc <HAL_GetTick>
 8000e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e3c:	e008      	b.n	8000e50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e3e:	f7ff fa45 	bl	80002cc <HAL_GetTick>
 8000e42:	4602      	mov	r2, r0
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d901      	bls.n	8000e50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	e1f5      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e50:	4b32      	ldr	r3, [pc, #200]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e56:	f003 0302 	and.w	r3, r3, #2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1ef      	bne.n	8000e3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0304 	and.w	r3, r3, #4
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	f000 80a6 	beq.w	8000fb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000e70:	4b2a      	ldr	r3, [pc, #168]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d10d      	bne.n	8000e98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e7c:	4b27      	ldr	r3, [pc, #156]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e80:	4a26      	ldr	r2, [pc, #152]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e86:	6593      	str	r3, [r2, #88]	; 0x58
 8000e88:	4b24      	ldr	r3, [pc, #144]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e90:	60bb      	str	r3, [r7, #8]
 8000e92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e94:	2301      	movs	r3, #1
 8000e96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e98:	4b21      	ldr	r3, [pc, #132]	; (8000f20 <HAL_RCC_OscConfig+0x508>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d118      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ea4:	4b1e      	ldr	r3, [pc, #120]	; (8000f20 <HAL_RCC_OscConfig+0x508>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a1d      	ldr	r2, [pc, #116]	; (8000f20 <HAL_RCC_OscConfig+0x508>)
 8000eaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eb0:	f7ff fa0c 	bl	80002cc <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eb8:	f7ff fa08 	bl	80002cc <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e1b8      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <HAL_RCC_OscConfig+0x508>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d0f0      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d108      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x4d8>
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ee4:	4a0d      	ldr	r2, [pc, #52]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000eee:	e029      	b.n	8000f44 <HAL_RCC_OscConfig+0x52c>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	2b05      	cmp	r3, #5
 8000ef6:	d115      	bne.n	8000f24 <HAL_RCC_OscConfig+0x50c>
 8000ef8:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000efe:	4a07      	ldr	r2, [pc, #28]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f08:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f0e:	4a03      	ldr	r2, [pc, #12]	; (8000f1c <HAL_RCC_OscConfig+0x504>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f18:	e014      	b.n	8000f44 <HAL_RCC_OscConfig+0x52c>
 8000f1a:	bf00      	nop
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40007000 	.word	0x40007000
 8000f24:	4b9d      	ldr	r3, [pc, #628]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f2a:	4a9c      	ldr	r2, [pc, #624]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000f2c:	f023 0301 	bic.w	r3, r3, #1
 8000f30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f34:	4b99      	ldr	r3, [pc, #612]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f3a:	4a98      	ldr	r2, [pc, #608]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000f3c:	f023 0304 	bic.w	r3, r3, #4
 8000f40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d016      	beq.n	8000f7a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4c:	f7ff f9be 	bl	80002cc <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f52:	e00a      	b.n	8000f6a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f54:	f7ff f9ba 	bl	80002cc <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d901      	bls.n	8000f6a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000f66:	2303      	movs	r3, #3
 8000f68:	e168      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f6a:	4b8c      	ldr	r3, [pc, #560]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d0ed      	beq.n	8000f54 <HAL_RCC_OscConfig+0x53c>
 8000f78:	e015      	b.n	8000fa6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f7a:	f7ff f9a7 	bl	80002cc <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f80:	e00a      	b.n	8000f98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f82:	f7ff f9a3 	bl	80002cc <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d901      	bls.n	8000f98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	e151      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f98:	4b80      	ldr	r3, [pc, #512]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f9e:	f003 0302 	and.w	r3, r3, #2
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1ed      	bne.n	8000f82 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000fa6:	7ffb      	ldrb	r3, [r7, #31]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d105      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fac:	4b7b      	ldr	r3, [pc, #492]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fb0:	4a7a      	ldr	r2, [pc, #488]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000fb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0320 	and.w	r3, r3, #32
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d03c      	beq.n	800103e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d01c      	beq.n	8001006 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000fcc:	4b73      	ldr	r3, [pc, #460]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000fce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000fd2:	4a72      	ldr	r2, [pc, #456]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fdc:	f7ff f976 	bl	80002cc <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000fe4:	f7ff f972 	bl	80002cc <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e122      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000ff6:	4b69      	ldr	r3, [pc, #420]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8000ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000ffc:	f003 0302 	and.w	r3, r3, #2
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0ef      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x5cc>
 8001004:	e01b      	b.n	800103e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001006:	4b65      	ldr	r3, [pc, #404]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8001008:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800100c:	4a63      	ldr	r2, [pc, #396]	; (800119c <HAL_RCC_OscConfig+0x784>)
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001016:	f7ff f959 	bl	80002cc <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800101e:	f7ff f955 	bl	80002cc <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e105      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001030:	4b5a      	ldr	r3, [pc, #360]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8001032:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1ef      	bne.n	800101e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001042:	2b00      	cmp	r3, #0
 8001044:	f000 80f9 	beq.w	800123a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800104c:	2b02      	cmp	r3, #2
 800104e:	f040 80cf 	bne.w	80011f0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001052:	4b52      	ldr	r3, [pc, #328]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	f003 0203 	and.w	r2, r3, #3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001062:	429a      	cmp	r2, r3
 8001064:	d12c      	bne.n	80010c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001070:	3b01      	subs	r3, #1
 8001072:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001074:	429a      	cmp	r2, r3
 8001076:	d123      	bne.n	80010c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001082:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001084:	429a      	cmp	r2, r3
 8001086:	d11b      	bne.n	80010c0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001092:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001094:	429a      	cmp	r2, r3
 8001096:	d113      	bne.n	80010c0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010a2:	085b      	lsrs	r3, r3, #1
 80010a4:	3b01      	subs	r3, #1
 80010a6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d109      	bne.n	80010c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	085b      	lsrs	r3, r3, #1
 80010b8:	3b01      	subs	r3, #1
 80010ba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010bc:	429a      	cmp	r2, r3
 80010be:	d071      	beq.n	80011a4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	2b0c      	cmp	r3, #12
 80010c4:	d068      	beq.n	8001198 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80010c6:	4b35      	ldr	r3, [pc, #212]	; (800119c <HAL_RCC_OscConfig+0x784>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d105      	bne.n	80010de <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80010d2:	4b32      	ldr	r3, [pc, #200]	; (800119c <HAL_RCC_OscConfig+0x784>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e0ac      	b.n	800123c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80010e2:	4b2e      	ldr	r3, [pc, #184]	; (800119c <HAL_RCC_OscConfig+0x784>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a2d      	ldr	r2, [pc, #180]	; (800119c <HAL_RCC_OscConfig+0x784>)
 80010e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80010ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80010ee:	f7ff f8ed 	bl	80002cc <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010f6:	f7ff f8e9 	bl	80002cc <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e099      	b.n	800123c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001108:	4b24      	ldr	r3, [pc, #144]	; (800119c <HAL_RCC_OscConfig+0x784>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1f0      	bne.n	80010f6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001114:	4b21      	ldr	r3, [pc, #132]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <HAL_RCC_OscConfig+0x788>)
 800111a:	4013      	ands	r3, r2
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001124:	3a01      	subs	r2, #1
 8001126:	0112      	lsls	r2, r2, #4
 8001128:	4311      	orrs	r1, r2
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800112e:	0212      	lsls	r2, r2, #8
 8001130:	4311      	orrs	r1, r2
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001136:	0852      	lsrs	r2, r2, #1
 8001138:	3a01      	subs	r2, #1
 800113a:	0552      	lsls	r2, r2, #21
 800113c:	4311      	orrs	r1, r2
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001142:	0852      	lsrs	r2, r2, #1
 8001144:	3a01      	subs	r2, #1
 8001146:	0652      	lsls	r2, r2, #25
 8001148:	4311      	orrs	r1, r2
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800114e:	06d2      	lsls	r2, r2, #27
 8001150:	430a      	orrs	r2, r1
 8001152:	4912      	ldr	r1, [pc, #72]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8001154:	4313      	orrs	r3, r2
 8001156:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001158:	4b10      	ldr	r3, [pc, #64]	; (800119c <HAL_RCC_OscConfig+0x784>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0f      	ldr	r2, [pc, #60]	; (800119c <HAL_RCC_OscConfig+0x784>)
 800115e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001162:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001164:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_RCC_OscConfig+0x784>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	4a0c      	ldr	r2, [pc, #48]	; (800119c <HAL_RCC_OscConfig+0x784>)
 800116a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800116e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001170:	f7ff f8ac 	bl	80002cc <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001178:	f7ff f8a8 	bl	80002cc <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e058      	b.n	800123c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800118a:	4b04      	ldr	r3, [pc, #16]	; (800119c <HAL_RCC_OscConfig+0x784>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d0f0      	beq.n	8001178 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001196:	e050      	b.n	800123a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	e04f      	b.n	800123c <HAL_RCC_OscConfig+0x824>
 800119c:	40021000 	.word	0x40021000
 80011a0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011a4:	4b27      	ldr	r3, [pc, #156]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d144      	bne.n	800123a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80011b0:	4b24      	ldr	r3, [pc, #144]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a23      	ldr	r2, [pc, #140]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80011bc:	4b21      	ldr	r3, [pc, #132]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	4a20      	ldr	r2, [pc, #128]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80011c8:	f7ff f880 	bl	80002cc <HAL_GetTick>
 80011cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d0:	f7ff f87c 	bl	80002cc <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e02c      	b.n	800123c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011e2:	4b18      	ldr	r3, [pc, #96]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d0f0      	beq.n	80011d0 <HAL_RCC_OscConfig+0x7b8>
 80011ee:	e024      	b.n	800123a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	2b0c      	cmp	r3, #12
 80011f4:	d01f      	beq.n	8001236 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011f6:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a12      	ldr	r2, [pc, #72]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 80011fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001202:	f7ff f863 	bl	80002cc <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120a:	f7ff f85f 	bl	80002cc <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e00f      	b.n	800123c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1f0      	bne.n	800120a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 800122a:	68da      	ldr	r2, [r3, #12]
 800122c:	4905      	ldr	r1, [pc, #20]	; (8001244 <HAL_RCC_OscConfig+0x82c>)
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <HAL_RCC_OscConfig+0x830>)
 8001230:	4013      	ands	r3, r2
 8001232:	60cb      	str	r3, [r1, #12]
 8001234:	e001      	b.n	800123a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e000      	b.n	800123c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	3720      	adds	r7, #32
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40021000 	.word	0x40021000
 8001248:	feeefffc 	.word	0xfeeefffc

0800124c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d101      	bne.n	8001264 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e11d      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001264:	4b90      	ldr	r3, [pc, #576]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 030f 	and.w	r3, r3, #15
 800126c:	683a      	ldr	r2, [r7, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d910      	bls.n	8001294 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001272:	4b8d      	ldr	r3, [pc, #564]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f023 020f 	bic.w	r2, r3, #15
 800127a:	498b      	ldr	r1, [pc, #556]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	4313      	orrs	r3, r2
 8001280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001282:	4b89      	ldr	r3, [pc, #548]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d001      	beq.n	8001294 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e105      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d010      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	4b81      	ldr	r3, [pc, #516]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d908      	bls.n	80012c2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012b0:	4b7e      	ldr	r3, [pc, #504]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	497b      	ldr	r1, [pc, #492]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d079      	beq.n	80013c2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d11e      	bne.n	8001314 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012d6:	4b75      	ldr	r3, [pc, #468]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e0dc      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80012e6:	f000 f9d1 	bl	800168c <RCC_GetSysClockFreqFromPLLSource>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4a70      	ldr	r2, [pc, #448]	; (80014b0 <HAL_RCC_ClockConfig+0x264>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d946      	bls.n	8001380 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80012f2:	4b6e      	ldr	r3, [pc, #440]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d140      	bne.n	8001380 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80012fe:	4b6b      	ldr	r3, [pc, #428]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001306:	4a69      	ldr	r2, [pc, #420]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800130c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	e035      	b.n	8001380 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2b02      	cmp	r3, #2
 800131a:	d107      	bne.n	800132c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800131c:	4b63      	ldr	r3, [pc, #396]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d115      	bne.n	8001354 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e0b9      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d107      	bne.n	8001344 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001334:	4b5d      	ldr	r3, [pc, #372]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0302 	and.w	r3, r3, #2
 800133c:	2b00      	cmp	r3, #0
 800133e:	d109      	bne.n	8001354 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e0ad      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001344:	4b59      	ldr	r3, [pc, #356]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800134c:	2b00      	cmp	r3, #0
 800134e:	d101      	bne.n	8001354 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	e0a5      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001354:	f000 f8b4 	bl	80014c0 <HAL_RCC_GetSysClockFreq>
 8001358:	4603      	mov	r3, r0
 800135a:	4a55      	ldr	r2, [pc, #340]	; (80014b0 <HAL_RCC_ClockConfig+0x264>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d90f      	bls.n	8001380 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001360:	4b52      	ldr	r3, [pc, #328]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d109      	bne.n	8001380 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800136c:	4b4f      	ldr	r3, [pc, #316]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001374:	4a4d      	ldr	r2, [pc, #308]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800137a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001380:	4b4a      	ldr	r3, [pc, #296]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f023 0203 	bic.w	r2, r3, #3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	4947      	ldr	r1, [pc, #284]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 800138e:	4313      	orrs	r3, r2
 8001390:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001392:	f7fe ff9b 	bl	80002cc <HAL_GetTick>
 8001396:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001398:	e00a      	b.n	80013b0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800139a:	f7fe ff97 	bl	80002cc <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e077      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b0:	4b3e      	ldr	r3, [pc, #248]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	f003 020c 	and.w	r2, r3, #12
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	429a      	cmp	r2, r3
 80013c0:	d1eb      	bne.n	800139a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	2b80      	cmp	r3, #128	; 0x80
 80013c6:	d105      	bne.n	80013d4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80013c8:	4b38      	ldr	r3, [pc, #224]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	4a37      	ldr	r2, [pc, #220]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80013ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013d2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d010      	beq.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689a      	ldr	r2, [r3, #8]
 80013e4:	4b31      	ldr	r3, [pc, #196]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d208      	bcs.n	8001402 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f0:	4b2e      	ldr	r3, [pc, #184]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	492b      	ldr	r1, [pc, #172]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001402:	4b29      	ldr	r3, [pc, #164]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	429a      	cmp	r2, r3
 800140e:	d210      	bcs.n	8001432 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001410:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f023 020f 	bic.w	r2, r3, #15
 8001418:	4923      	ldr	r1, [pc, #140]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	4313      	orrs	r3, r2
 800141e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001420:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <HAL_RCC_ClockConfig+0x25c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 030f 	and.w	r3, r3, #15
 8001428:	683a      	ldr	r2, [r7, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d001      	beq.n	8001432 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e036      	b.n	80014a0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	2b00      	cmp	r3, #0
 800143c:	d008      	beq.n	8001450 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800143e:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	4918      	ldr	r1, [pc, #96]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 800144c:	4313      	orrs	r3, r2
 800144e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0308 	and.w	r3, r3, #8
 8001458:	2b00      	cmp	r3, #0
 800145a:	d009      	beq.n	8001470 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691b      	ldr	r3, [r3, #16]
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	4910      	ldr	r1, [pc, #64]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 800146c:	4313      	orrs	r3, r2
 800146e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001470:	f000 f826 	bl	80014c0 <HAL_RCC_GetSysClockFreq>
 8001474:	4602      	mov	r2, r0
 8001476:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <HAL_RCC_ClockConfig+0x260>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	f003 030f 	and.w	r3, r3, #15
 8001480:	490c      	ldr	r1, [pc, #48]	; (80014b4 <HAL_RCC_ClockConfig+0x268>)
 8001482:	5ccb      	ldrb	r3, [r1, r3]
 8001484:	f003 031f 	and.w	r3, r3, #31
 8001488:	fa22 f303 	lsr.w	r3, r2, r3
 800148c:	4a0a      	ldr	r2, [pc, #40]	; (80014b8 <HAL_RCC_ClockConfig+0x26c>)
 800148e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001490:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <HAL_RCC_ClockConfig+0x270>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7fe fec9 	bl	800022c <HAL_InitTick>
 800149a:	4603      	mov	r3, r0
 800149c:	73fb      	strb	r3, [r7, #15]

  return status;
 800149e:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3718      	adds	r7, #24
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40022000 	.word	0x40022000
 80014ac:	40021000 	.word	0x40021000
 80014b0:	04c4b400 	.word	0x04c4b400
 80014b4:	0800248c 	.word	0x0800248c
 80014b8:	20000008 	.word	0x20000008
 80014bc:	20000000 	.word	0x20000000

080014c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	; 0x24
 80014c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014ce:	4b3e      	ldr	r3, [pc, #248]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 030c 	and.w	r3, r3, #12
 80014d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014d8:	4b3b      	ldr	r3, [pc, #236]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d005      	beq.n	80014f4 <HAL_RCC_GetSysClockFreq+0x34>
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	2b0c      	cmp	r3, #12
 80014ec:	d121      	bne.n	8001532 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d11e      	bne.n	8001532 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80014f4:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0308 	and.w	r3, r3, #8
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d107      	bne.n	8001510 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001500:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001502:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001506:	0a1b      	lsrs	r3, r3, #8
 8001508:	f003 030f 	and.w	r3, r3, #15
 800150c:	61fb      	str	r3, [r7, #28]
 800150e:	e005      	b.n	800151c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001510:	4b2d      	ldr	r3, [pc, #180]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	091b      	lsrs	r3, r3, #4
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800151c:	4a2b      	ldr	r2, [pc, #172]	; (80015cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001524:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d10d      	bne.n	8001548 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001530:	e00a      	b.n	8001548 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	2b04      	cmp	r3, #4
 8001536:	d102      	bne.n	800153e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001538:	4b25      	ldr	r3, [pc, #148]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800153a:	61bb      	str	r3, [r7, #24]
 800153c:	e004      	b.n	8001548 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	2b08      	cmp	r3, #8
 8001542:	d101      	bne.n	8001548 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001544:	4b23      	ldr	r3, [pc, #140]	; (80015d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001546:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	2b0c      	cmp	r3, #12
 800154c:	d134      	bne.n	80015b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800154e:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	2b02      	cmp	r3, #2
 800155c:	d003      	beq.n	8001566 <HAL_RCC_GetSysClockFreq+0xa6>
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	2b03      	cmp	r3, #3
 8001562:	d003      	beq.n	800156c <HAL_RCC_GetSysClockFreq+0xac>
 8001564:	e005      	b.n	8001572 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001568:	617b      	str	r3, [r7, #20]
      break;
 800156a:	e005      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800156c:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800156e:	617b      	str	r3, [r7, #20]
      break;
 8001570:	e002      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	617b      	str	r3, [r7, #20]
      break;
 8001576:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	091b      	lsrs	r3, r3, #4
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	3301      	adds	r3, #1
 8001584:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	0a1b      	lsrs	r3, r3, #8
 800158c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	fb03 f202 	mul.w	r2, r3, r2
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	fbb2 f3f3 	udiv	r3, r2, r3
 800159c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800159e:	4b0a      	ldr	r3, [pc, #40]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	0e5b      	lsrs	r3, r3, #25
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	3301      	adds	r3, #1
 80015aa:	005b      	lsls	r3, r3, #1
 80015ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80015b8:	69bb      	ldr	r3, [r7, #24]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3724      	adds	r7, #36	; 0x24
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	40021000 	.word	0x40021000
 80015cc:	0800249c 	.word	0x0800249c
 80015d0:	00f42400 	.word	0x00f42400
 80015d4:	007a1200 	.word	0x007a1200

080015d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80015e0:	2300      	movs	r3, #0
 80015e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80015e4:	4b27      	ldr	r3, [pc, #156]	; (8001684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d003      	beq.n	80015f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80015f0:	f7ff f94e 	bl	8000890 <HAL_PWREx_GetVoltageRange>
 80015f4:	6178      	str	r0, [r7, #20]
 80015f6:	e014      	b.n	8001622 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80015f8:	4b22      	ldr	r3, [pc, #136]	; (8001684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fc:	4a21      	ldr	r2, [pc, #132]	; (8001684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001602:	6593      	str	r3, [r2, #88]	; 0x58
 8001604:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001610:	f7ff f93e 	bl	8000890 <HAL_PWREx_GetVoltageRange>
 8001614:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001616:	4b1b      	ldr	r3, [pc, #108]	; (8001684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161a:	4a1a      	ldr	r2, [pc, #104]	; (8001684 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800161c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001620:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001628:	d10b      	bne.n	8001642 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b80      	cmp	r3, #128	; 0x80
 800162e:	d913      	bls.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2ba0      	cmp	r3, #160	; 0xa0
 8001634:	d902      	bls.n	800163c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001636:	2302      	movs	r3, #2
 8001638:	613b      	str	r3, [r7, #16]
 800163a:	e00d      	b.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800163c:	2301      	movs	r3, #1
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	e00a      	b.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b7f      	cmp	r3, #127	; 0x7f
 8001646:	d902      	bls.n	800164e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001648:	2302      	movs	r3, #2
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	e004      	b.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2b70      	cmp	r3, #112	; 0x70
 8001652:	d101      	bne.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001654:	2301      	movs	r3, #1
 8001656:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001658:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f023 020f 	bic.w	r2, r3, #15
 8001660:	4909      	ldr	r1, [pc, #36]	; (8001688 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	4313      	orrs	r3, r2
 8001666:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	429a      	cmp	r2, r3
 8001674:	d001      	beq.n	800167a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e000      	b.n	800167c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000
 8001688:	40022000 	.word	0x40022000

0800168c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b087      	sub	sp, #28
 8001690:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001692:	4b2d      	ldr	r3, [pc, #180]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2b03      	cmp	r3, #3
 80016a0:	d00b      	beq.n	80016ba <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b03      	cmp	r3, #3
 80016a6:	d825      	bhi.n	80016f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d008      	beq.n	80016c0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d11f      	bne.n	80016f4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80016b4:	4b25      	ldr	r3, [pc, #148]	; (800174c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80016b6:	613b      	str	r3, [r7, #16]
    break;
 80016b8:	e01f      	b.n	80016fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80016ba:	4b25      	ldr	r3, [pc, #148]	; (8001750 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80016bc:	613b      	str	r3, [r7, #16]
    break;
 80016be:	e01c      	b.n	80016fa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016c0:	4b21      	ldr	r3, [pc, #132]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0308 	and.w	r3, r3, #8
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d107      	bne.n	80016dc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016cc:	4b1e      	ldr	r3, [pc, #120]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016d2:	0a1b      	lsrs	r3, r3, #8
 80016d4:	f003 030f 	and.w	r3, r3, #15
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	e005      	b.n	80016e8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016dc:	4b1a      	ldr	r3, [pc, #104]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80016e8:	4a1a      	ldr	r2, [pc, #104]	; (8001754 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f0:	613b      	str	r3, [r7, #16]
    break;
 80016f2:	e002      	b.n	80016fa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80016f4:	2300      	movs	r3, #0
 80016f6:	613b      	str	r3, [r7, #16]
    break;
 80016f8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	091b      	lsrs	r3, r3, #4
 8001700:	f003 030f 	and.w	r3, r3, #15
 8001704:	3301      	adds	r3, #1
 8001706:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	fb03 f202 	mul.w	r2, r3, r2
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	fbb2 f3f3 	udiv	r3, r2, r3
 800171e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0e5b      	lsrs	r3, r3, #25
 8001726:	f003 0303 	and.w	r3, r3, #3
 800172a:	3301      	adds	r3, #1
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	fbb2 f3f3 	udiv	r3, r2, r3
 8001738:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800173a:	683b      	ldr	r3, [r7, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	371c      	adds	r7, #28
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	40021000 	.word	0x40021000
 800174c:	00f42400 	.word	0x00f42400
 8001750:	007a1200 	.word	0x007a1200
 8001754:	0800249c 	.word	0x0800249c

08001758 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e049      	b.n	80017fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b00      	cmp	r3, #0
 8001774:	d106      	bne.n	8001784 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f000 fdb8 	bl	80022f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2202      	movs	r2, #2
 8001788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3304      	adds	r3, #4
 8001794:	4619      	mov	r1, r3
 8001796:	4610      	mov	r0, r2
 8001798:	f000 fab6 	bl	8001d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2201      	movs	r2, #1
 80017a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2201      	movs	r2, #1
 80017a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2201      	movs	r2, #1
 80017b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2201      	movs	r2, #1
 80017f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b01      	cmp	r3, #1
 800181a:	d001      	beq.n	8001820 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e04f      	b.n	80018c0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2202      	movs	r2, #2
 8001824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	68da      	ldr	r2, [r3, #12]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f042 0201 	orr.w	r2, r2, #1
 8001836:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a23      	ldr	r2, [pc, #140]	; (80018cc <HAL_TIM_Base_Start_IT+0xc4>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d01d      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x76>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800184a:	d018      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x76>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a1f      	ldr	r2, [pc, #124]	; (80018d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d013      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x76>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a1e      	ldr	r2, [pc, #120]	; (80018d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d00e      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x76>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a1c      	ldr	r2, [pc, #112]	; (80018d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d009      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x76>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a1b      	ldr	r2, [pc, #108]	; (80018dc <HAL_TIM_Base_Start_IT+0xd4>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d004      	beq.n	800187e <HAL_TIM_Base_Start_IT+0x76>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a19      	ldr	r2, [pc, #100]	; (80018e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d115      	bne.n	80018aa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001886:	4013      	ands	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2b06      	cmp	r3, #6
 800188e:	d015      	beq.n	80018bc <HAL_TIM_Base_Start_IT+0xb4>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001896:	d011      	beq.n	80018bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f042 0201 	orr.w	r2, r2, #1
 80018a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018a8:	e008      	b.n	80018bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f042 0201 	orr.w	r2, r2, #1
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	e000      	b.n	80018be <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	40012c00 	.word	0x40012c00
 80018d0:	40000400 	.word	0x40000400
 80018d4:	40000800 	.word	0x40000800
 80018d8:	40000c00 	.word	0x40000c00
 80018dc:	40013400 	.word	0x40013400
 80018e0:	40014000 	.word	0x40014000
 80018e4:	00010007 	.word	0x00010007

080018e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d122      	bne.n	8001944 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b02      	cmp	r3, #2
 800190a:	d11b      	bne.n	8001944 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f06f 0202 	mvn.w	r2, #2
 8001914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	f003 0303 	and.w	r3, r3, #3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 f9ce 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8001930:	e005      	b.n	800193e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f9c0 	bl	8001cb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 f9d1 	bl	8001ce0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	f003 0304 	and.w	r3, r3, #4
 800194e:	2b04      	cmp	r3, #4
 8001950:	d122      	bne.n	8001998 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	f003 0304 	and.w	r3, r3, #4
 800195c:	2b04      	cmp	r3, #4
 800195e:	d11b      	bne.n	8001998 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f06f 0204 	mvn.w	r2, #4
 8001968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2202      	movs	r2, #2
 800196e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f9a4 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8001984:	e005      	b.n	8001992 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f996 	bl	8001cb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 f9a7 	bl	8001ce0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d122      	bne.n	80019ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	f003 0308 	and.w	r3, r3, #8
 80019b0:	2b08      	cmp	r3, #8
 80019b2:	d11b      	bne.n	80019ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f06f 0208 	mvn.w	r2, #8
 80019bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2204      	movs	r2, #4
 80019c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	f003 0303 	and.w	r3, r3, #3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f000 f97a 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 80019d8:	e005      	b.n	80019e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f000 f96c 	bl	8001cb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f000 f97d 	bl	8001ce0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	f003 0310 	and.w	r3, r3, #16
 80019f6:	2b10      	cmp	r3, #16
 80019f8:	d122      	bne.n	8001a40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	f003 0310 	and.w	r3, r3, #16
 8001a04:	2b10      	cmp	r3, #16
 8001a06:	d11b      	bne.n	8001a40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f06f 0210 	mvn.w	r2, #16
 8001a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2208      	movs	r2, #8
 8001a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f950 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8001a2c:	e005      	b.n	8001a3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 f942 	bl	8001cb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f000 f953 	bl	8001ce0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d10e      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d107      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f06f 0201 	mvn.w	r2, #1
 8001a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 fc0a 	bl	8002280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a76:	2b80      	cmp	r3, #128	; 0x80
 8001a78:	d10e      	bne.n	8001a98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a84:	2b80      	cmp	r3, #128	; 0x80
 8001a86:	d107      	bne.n	8001a98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 fafe 	bl	8002094 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001aa6:	d10e      	bne.n	8001ac6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab2:	2b80      	cmp	r3, #128	; 0x80
 8001ab4:	d107      	bne.n	8001ac6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 faf1 	bl	80020a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ad0:	2b40      	cmp	r3, #64	; 0x40
 8001ad2:	d10e      	bne.n	8001af2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ade:	2b40      	cmp	r3, #64	; 0x40
 8001ae0:	d107      	bne.n	8001af2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 f901 	bl	8001cf4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	f003 0320 	and.w	r3, r3, #32
 8001afc:	2b20      	cmp	r3, #32
 8001afe:	d10e      	bne.n	8001b1e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	f003 0320 	and.w	r3, r3, #32
 8001b0a:	2b20      	cmp	r3, #32
 8001b0c:	d107      	bne.n	8001b1e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f06f 0220 	mvn.w	r2, #32
 8001b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 fab1 	bl	8002080 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b084      	sub	sp, #16
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d101      	bne.n	8001b42 <HAL_TIM_ConfigClockSource+0x1c>
 8001b3e:	2302      	movs	r3, #2
 8001b40:	e0b6      	b.n	8001cb0 <HAL_TIM_ConfigClockSource+0x18a>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2201      	movs	r2, #1
 8001b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b60:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001b64:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b6c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b7e:	d03e      	beq.n	8001bfe <HAL_TIM_ConfigClockSource+0xd8>
 8001b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b84:	f200 8087 	bhi.w	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b8c:	f000 8086 	beq.w	8001c9c <HAL_TIM_ConfigClockSource+0x176>
 8001b90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b94:	d87f      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001b96:	2b70      	cmp	r3, #112	; 0x70
 8001b98:	d01a      	beq.n	8001bd0 <HAL_TIM_ConfigClockSource+0xaa>
 8001b9a:	2b70      	cmp	r3, #112	; 0x70
 8001b9c:	d87b      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001b9e:	2b60      	cmp	r3, #96	; 0x60
 8001ba0:	d050      	beq.n	8001c44 <HAL_TIM_ConfigClockSource+0x11e>
 8001ba2:	2b60      	cmp	r3, #96	; 0x60
 8001ba4:	d877      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001ba6:	2b50      	cmp	r3, #80	; 0x50
 8001ba8:	d03c      	beq.n	8001c24 <HAL_TIM_ConfigClockSource+0xfe>
 8001baa:	2b50      	cmp	r3, #80	; 0x50
 8001bac:	d873      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001bae:	2b40      	cmp	r3, #64	; 0x40
 8001bb0:	d058      	beq.n	8001c64 <HAL_TIM_ConfigClockSource+0x13e>
 8001bb2:	2b40      	cmp	r3, #64	; 0x40
 8001bb4:	d86f      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001bb6:	2b30      	cmp	r3, #48	; 0x30
 8001bb8:	d064      	beq.n	8001c84 <HAL_TIM_ConfigClockSource+0x15e>
 8001bba:	2b30      	cmp	r3, #48	; 0x30
 8001bbc:	d86b      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001bbe:	2b20      	cmp	r3, #32
 8001bc0:	d060      	beq.n	8001c84 <HAL_TIM_ConfigClockSource+0x15e>
 8001bc2:	2b20      	cmp	r3, #32
 8001bc4:	d867      	bhi.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d05c      	beq.n	8001c84 <HAL_TIM_ConfigClockSource+0x15e>
 8001bca:	2b10      	cmp	r3, #16
 8001bcc:	d05a      	beq.n	8001c84 <HAL_TIM_ConfigClockSource+0x15e>
 8001bce:	e062      	b.n	8001c96 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	6899      	ldr	r1, [r3, #8]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	f000 f9a6 	bl	8001f30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001bf2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68ba      	ldr	r2, [r7, #8]
 8001bfa:	609a      	str	r2, [r3, #8]
      break;
 8001bfc:	e04f      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6818      	ldr	r0, [r3, #0]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	6899      	ldr	r1, [r3, #8]
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	f000 f98f 	bl	8001f30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c20:	609a      	str	r2, [r3, #8]
      break;
 8001c22:	e03c      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6818      	ldr	r0, [r3, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	6859      	ldr	r1, [r3, #4]
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	461a      	mov	r2, r3
 8001c32:	f000 f903 	bl	8001e3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2150      	movs	r1, #80	; 0x50
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 f95c 	bl	8001efa <TIM_ITRx_SetConfig>
      break;
 8001c42:	e02c      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6818      	ldr	r0, [r3, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	6859      	ldr	r1, [r3, #4]
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	461a      	mov	r2, r3
 8001c52:	f000 f922 	bl	8001e9a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2160      	movs	r1, #96	; 0x60
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f000 f94c 	bl	8001efa <TIM_ITRx_SetConfig>
      break;
 8001c62:	e01c      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6818      	ldr	r0, [r3, #0]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	6859      	ldr	r1, [r3, #4]
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	461a      	mov	r2, r3
 8001c72:	f000 f8e3 	bl	8001e3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2140      	movs	r1, #64	; 0x40
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f000 f93c 	bl	8001efa <TIM_ITRx_SetConfig>
      break;
 8001c82:	e00c      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4610      	mov	r0, r2
 8001c90:	f000 f933 	bl	8001efa <TIM_ITRx_SetConfig>
      break;
 8001c94:	e003      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	73fb      	strb	r3, [r7, #15]
      break;
 8001c9a:	e000      	b.n	8001c9e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8001c9c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a40      	ldr	r2, [pc, #256]	; (8001e1c <TIM_Base_SetConfig+0x114>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d013      	beq.n	8001d48 <TIM_Base_SetConfig+0x40>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d26:	d00f      	beq.n	8001d48 <TIM_Base_SetConfig+0x40>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a3d      	ldr	r2, [pc, #244]	; (8001e20 <TIM_Base_SetConfig+0x118>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d00b      	beq.n	8001d48 <TIM_Base_SetConfig+0x40>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a3c      	ldr	r2, [pc, #240]	; (8001e24 <TIM_Base_SetConfig+0x11c>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d007      	beq.n	8001d48 <TIM_Base_SetConfig+0x40>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a3b      	ldr	r2, [pc, #236]	; (8001e28 <TIM_Base_SetConfig+0x120>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d003      	beq.n	8001d48 <TIM_Base_SetConfig+0x40>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a3a      	ldr	r2, [pc, #232]	; (8001e2c <TIM_Base_SetConfig+0x124>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d108      	bne.n	8001d5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a2f      	ldr	r2, [pc, #188]	; (8001e1c <TIM_Base_SetConfig+0x114>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d01f      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d68:	d01b      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a2c      	ldr	r2, [pc, #176]	; (8001e20 <TIM_Base_SetConfig+0x118>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d017      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a2b      	ldr	r2, [pc, #172]	; (8001e24 <TIM_Base_SetConfig+0x11c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a2a      	ldr	r2, [pc, #168]	; (8001e28 <TIM_Base_SetConfig+0x120>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00f      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a29      	ldr	r2, [pc, #164]	; (8001e2c <TIM_Base_SetConfig+0x124>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d00b      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a28      	ldr	r2, [pc, #160]	; (8001e30 <TIM_Base_SetConfig+0x128>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d007      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a27      	ldr	r2, [pc, #156]	; (8001e34 <TIM_Base_SetConfig+0x12c>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d003      	beq.n	8001da2 <TIM_Base_SetConfig+0x9a>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a26      	ldr	r2, [pc, #152]	; (8001e38 <TIM_Base_SetConfig+0x130>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d108      	bne.n	8001db4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a10      	ldr	r2, [pc, #64]	; (8001e1c <TIM_Base_SetConfig+0x114>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d00f      	beq.n	8001e00 <TIM_Base_SetConfig+0xf8>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a12      	ldr	r2, [pc, #72]	; (8001e2c <TIM_Base_SetConfig+0x124>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d00b      	beq.n	8001e00 <TIM_Base_SetConfig+0xf8>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a11      	ldr	r2, [pc, #68]	; (8001e30 <TIM_Base_SetConfig+0x128>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d007      	beq.n	8001e00 <TIM_Base_SetConfig+0xf8>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a10      	ldr	r2, [pc, #64]	; (8001e34 <TIM_Base_SetConfig+0x12c>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d003      	beq.n	8001e00 <TIM_Base_SetConfig+0xf8>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a0f      	ldr	r2, [pc, #60]	; (8001e38 <TIM_Base_SetConfig+0x130>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d103      	bne.n	8001e08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	615a      	str	r2, [r3, #20]
}
 8001e0e:	bf00      	nop
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40012c00 	.word	0x40012c00
 8001e20:	40000400 	.word	0x40000400
 8001e24:	40000800 	.word	0x40000800
 8001e28:	40000c00 	.word	0x40000c00
 8001e2c:	40013400 	.word	0x40013400
 8001e30:	40014000 	.word	0x40014000
 8001e34:	40014400 	.word	0x40014400
 8001e38:	40014800 	.word	0x40014800

08001e3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b087      	sub	sp, #28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	f023 0201 	bic.w	r2, r3, #1
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f023 030a 	bic.w	r3, r3, #10
 8001e78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	621a      	str	r2, [r3, #32]
}
 8001e8e:	bf00      	nop
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b087      	sub	sp, #28
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	f023 0210 	bic.w	r2, r3, #16
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001ec4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	031b      	lsls	r3, r3, #12
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ed6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	621a      	str	r2, [r3, #32]
}
 8001eee:	bf00      	nop
 8001ef0:	371c      	adds	r7, #28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b085      	sub	sp, #20
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	f043 0307 	orr.w	r3, r3, #7
 8001f1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	609a      	str	r2, [r3, #8]
}
 8001f24:	bf00      	nop
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b087      	sub	sp, #28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
 8001f3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	021a      	lsls	r2, r3, #8
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	431a      	orrs	r2, r3
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	609a      	str	r2, [r3, #8]
}
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d101      	bne.n	8001f88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f84:	2302      	movs	r3, #2
 8001f86:	e068      	b.n	800205a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a2e      	ldr	r2, [pc, #184]	; (8002068 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d004      	beq.n	8001fbc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a2d      	ldr	r2, [pc, #180]	; (800206c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d108      	bne.n	8001fce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001fc2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fd4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1e      	ldr	r2, [pc, #120]	; (8002068 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d01d      	beq.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ffa:	d018      	beq.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a1b      	ldr	r2, [pc, #108]	; (8002070 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a1a      	ldr	r2, [pc, #104]	; (8002074 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d00e      	beq.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a18      	ldr	r2, [pc, #96]	; (8002078 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d009      	beq.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a13      	ldr	r2, [pc, #76]	; (800206c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d004      	beq.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a14      	ldr	r2, [pc, #80]	; (800207c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10c      	bne.n	8002048 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002034:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	4313      	orrs	r3, r2
 800203e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40012c00 	.word	0x40012c00
 800206c:	40013400 	.word	0x40013400
 8002070:	40000400 	.word	0x40000400
 8002074:	40000800 	.word	0x40000800
 8002078:	40000c00 	.word	0x40000c00
 800207c:	40014000 	.word	0x40014000

08002080 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020c0:	f7fe f89c 	bl	80001fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020c4:	f000 f80a 	bl	80020dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020c8:	f000 f8a8 	bl	800221c <MX_GPIO_Init>
  MX_TIM2_Init();
 80020cc:	f000 f858 	bl	8002180 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // start timer and associate interrupt
  HAL_TIM_Base_Start_IT(&htim2);
 80020d0:	4801      	ldr	r0, [pc, #4]	; (80020d8 <main+0x1c>)
 80020d2:	f7ff fb99 	bl	8001808 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020d6:	e7fe      	b.n	80020d6 <main+0x1a>
 80020d8:	2000002c 	.word	0x2000002c

080020dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b096      	sub	sp, #88	; 0x58
 80020e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020e2:	f107 0314 	add.w	r3, r7, #20
 80020e6:	2244      	movs	r2, #68	; 0x44
 80020e8:	2100      	movs	r1, #0
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 f9ba 	bl	8002464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020f0:	463b      	mov	r3, r7
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80020fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002102:	f7fe fbe5 	bl	80008d0 <HAL_PWREx_ControlVoltageScaling>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800210c:	f000 f8c8 	bl	80022a0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002110:	2310      	movs	r3, #16
 8002112:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002114:	2301      	movs	r3, #1
 8002116:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800211c:	2360      	movs	r3, #96	; 0x60
 800211e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002120:	2302      	movs	r3, #2
 8002122:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002124:	2301      	movs	r3, #1
 8002126:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002128:	2301      	movs	r3, #1
 800212a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800212c:	2328      	movs	r3, #40	; 0x28
 800212e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002130:	2302      	movs	r3, #2
 8002132:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002134:	2302      	movs	r3, #2
 8002136:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002138:	2302      	movs	r3, #2
 800213a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800213c:	f107 0314 	add.w	r3, r7, #20
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe fc69 	bl	8000a18 <HAL_RCC_OscConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800214c:	f000 f8a8 	bl	80022a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002150:	230f      	movs	r3, #15
 8002152:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002154:	2303      	movs	r3, #3
 8002156:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002158:	2300      	movs	r3, #0
 800215a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800215c:	2300      	movs	r3, #0
 800215e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002160:	2300      	movs	r3, #0
 8002162:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002164:	463b      	mov	r3, r7
 8002166:	2103      	movs	r1, #3
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff f86f 	bl	800124c <HAL_RCC_ClockConfig>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002174:	f000 f894 	bl	80022a0 <Error_Handler>
  }
}
 8002178:	bf00      	nop
 800217a:	3758      	adds	r7, #88	; 0x58
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002186:	f107 0310 	add.w	r3, r7, #16
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
 800219c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800219e:	4b1e      	ldr	r3, [pc, #120]	; (8002218 <MX_TIM2_Init+0x98>)
 80021a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 40000;
 80021a6:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <MX_TIM2_Init+0x98>)
 80021a8:	f649 4240 	movw	r2, #40000	; 0x9c40
 80021ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ae:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <MX_TIM2_Init+0x98>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 80021b4:	4b18      	ldr	r3, [pc, #96]	; (8002218 <MX_TIM2_Init+0x98>)
 80021b6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80021ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021bc:	4b16      	ldr	r3, [pc, #88]	; (8002218 <MX_TIM2_Init+0x98>)
 80021be:	2200      	movs	r2, #0
 80021c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c2:	4b15      	ldr	r3, [pc, #84]	; (8002218 <MX_TIM2_Init+0x98>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021c8:	4813      	ldr	r0, [pc, #76]	; (8002218 <MX_TIM2_Init+0x98>)
 80021ca:	f7ff fac5 	bl	8001758 <HAL_TIM_Base_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80021d4:	f000 f864 	bl	80022a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021de:	f107 0310 	add.w	r3, r7, #16
 80021e2:	4619      	mov	r1, r3
 80021e4:	480c      	ldr	r0, [pc, #48]	; (8002218 <MX_TIM2_Init+0x98>)
 80021e6:	f7ff fc9e 	bl	8001b26 <HAL_TIM_ConfigClockSource>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80021f0:	f000 f856 	bl	80022a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f4:	2300      	movs	r3, #0
 80021f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	4619      	mov	r1, r3
 8002200:	4805      	ldr	r0, [pc, #20]	; (8002218 <MX_TIM2_Init+0x98>)
 8002202:	f7ff feb5 	bl	8001f70 <HAL_TIMEx_MasterConfigSynchronization>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800220c:	f000 f848 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002210:	bf00      	nop
 8002212:	3720      	adds	r7, #32
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000002c 	.word	0x2000002c

0800221c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002230:	4b11      	ldr	r3, [pc, #68]	; (8002278 <MX_GPIO_Init+0x5c>)
 8002232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002234:	4a10      	ldr	r2, [pc, #64]	; (8002278 <MX_GPIO_Init+0x5c>)
 8002236:	f043 0302 	orr.w	r3, r3, #2
 800223a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800223c:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <MX_GPIO_Init+0x5c>)
 800223e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	603b      	str	r3, [r7, #0]
 8002246:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002248:	2200      	movs	r2, #0
 800224a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800224e:	480b      	ldr	r0, [pc, #44]	; (800227c <MX_GPIO_Init+0x60>)
 8002250:	f7fe faec 	bl	800082c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002254:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002258:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225a:	2301      	movs	r3, #1
 800225c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	4619      	mov	r1, r3
 800226a:	4804      	ldr	r0, [pc, #16]	; (800227c <MX_GPIO_Init+0x60>)
 800226c:	f7fe f94c 	bl	8000508 <HAL_GPIO_Init>

}
 8002270:	bf00      	nop
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40021000 	.word	0x40021000
 800227c:	48000400 	.word	0x48000400

08002280 <HAL_TIM_PeriodElapsedCallback>:
/**
 * @brief Interrupt handler for TIM2l toggles LED.
 * @retval None
 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002288:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800228c:	4803      	ldr	r0, [pc, #12]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800228e:	f7fe fae5 	bl	800085c <HAL_GPIO_TogglePin>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	48000400 	.word	0x48000400

080022a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022a4:	b672      	cpsid	i
}
 80022a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022a8:	e7fe      	b.n	80022a8 <Error_Handler+0x8>
	...

080022ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b2:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <HAL_MspInit+0x44>)
 80022b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022b6:	4a0e      	ldr	r2, [pc, #56]	; (80022f0 <HAL_MspInit+0x44>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6613      	str	r3, [r2, #96]	; 0x60
 80022be:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <HAL_MspInit+0x44>)
 80022c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ca:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <HAL_MspInit+0x44>)
 80022cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ce:	4a08      	ldr	r2, [pc, #32]	; (80022f0 <HAL_MspInit+0x44>)
 80022d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d4:	6593      	str	r3, [r2, #88]	; 0x58
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <HAL_MspInit+0x44>)
 80022d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022de:	603b      	str	r3, [r7, #0]
 80022e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40021000 	.word	0x40021000

080022f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002304:	d113      	bne.n	800232e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002306:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <HAL_TIM_Base_MspInit+0x44>)
 8002308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230a:	4a0b      	ldr	r2, [pc, #44]	; (8002338 <HAL_TIM_Base_MspInit+0x44>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	6593      	str	r3, [r2, #88]	; 0x58
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <HAL_TIM_Base_MspInit+0x44>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800231e:	2200      	movs	r2, #0
 8002320:	2100      	movs	r1, #0
 8002322:	201c      	movs	r0, #28
 8002324:	f7fe f8b9 	bl	800049a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002328:	201c      	movs	r0, #28
 800232a:	f7fe f8d2 	bl	80004d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000

0800233c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002340:	e7fe      	b.n	8002340 <NMI_Handler+0x4>

08002342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002346:	e7fe      	b.n	8002346 <HardFault_Handler+0x4>

08002348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800234c:	e7fe      	b.n	800234c <MemManage_Handler+0x4>

0800234e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002352:	e7fe      	b.n	8002352 <BusFault_Handler+0x4>

08002354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002358:	e7fe      	b.n	8002358 <UsageFault_Handler+0x4>

0800235a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002388:	f7fd ff8c 	bl	80002a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}

08002390 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002394:	4802      	ldr	r0, [pc, #8]	; (80023a0 <TIM2_IRQHandler+0x10>)
 8002396:	f7ff faa7 	bl	80018e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	2000002c 	.word	0x2000002c

080023a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023a8:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <SystemInit+0x20>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ae:	4a05      	ldr	r2, [pc, #20]	; (80023c4 <SystemInit+0x20>)
 80023b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	e000ed00 	.word	0xe000ed00

080023c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002400 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023cc:	f7ff ffea 	bl	80023a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023d0:	480c      	ldr	r0, [pc, #48]	; (8002404 <LoopForever+0x6>)
  ldr r1, =_edata
 80023d2:	490d      	ldr	r1, [pc, #52]	; (8002408 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023d4:	4a0d      	ldr	r2, [pc, #52]	; (800240c <LoopForever+0xe>)
  movs r3, #0
 80023d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d8:	e002      	b.n	80023e0 <LoopCopyDataInit>

080023da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023de:	3304      	adds	r3, #4

080023e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023e4:	d3f9      	bcc.n	80023da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023e6:	4a0a      	ldr	r2, [pc, #40]	; (8002410 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023e8:	4c0a      	ldr	r4, [pc, #40]	; (8002414 <LoopForever+0x16>)
  movs r3, #0
 80023ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023ec:	e001      	b.n	80023f2 <LoopFillZerobss>

080023ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023f0:	3204      	adds	r2, #4

080023f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023f4:	d3fb      	bcc.n	80023ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023f6:	f000 f811 	bl	800241c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023fa:	f7ff fe5f 	bl	80020bc <main>

080023fe <LoopForever>:

LoopForever:
    b LoopForever
 80023fe:	e7fe      	b.n	80023fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002400:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002404:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002408:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800240c:	080024d4 	.word	0x080024d4
  ldr r2, =_sbss
 8002410:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002414:	20000078 	.word	0x20000078

08002418 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002418:	e7fe      	b.n	8002418 <ADC1_IRQHandler>
	...

0800241c <__libc_init_array>:
 800241c:	b570      	push	{r4, r5, r6, lr}
 800241e:	4d0d      	ldr	r5, [pc, #52]	; (8002454 <__libc_init_array+0x38>)
 8002420:	4c0d      	ldr	r4, [pc, #52]	; (8002458 <__libc_init_array+0x3c>)
 8002422:	1b64      	subs	r4, r4, r5
 8002424:	10a4      	asrs	r4, r4, #2
 8002426:	2600      	movs	r6, #0
 8002428:	42a6      	cmp	r6, r4
 800242a:	d109      	bne.n	8002440 <__libc_init_array+0x24>
 800242c:	4d0b      	ldr	r5, [pc, #44]	; (800245c <__libc_init_array+0x40>)
 800242e:	4c0c      	ldr	r4, [pc, #48]	; (8002460 <__libc_init_array+0x44>)
 8002430:	f000 f820 	bl	8002474 <_init>
 8002434:	1b64      	subs	r4, r4, r5
 8002436:	10a4      	asrs	r4, r4, #2
 8002438:	2600      	movs	r6, #0
 800243a:	42a6      	cmp	r6, r4
 800243c:	d105      	bne.n	800244a <__libc_init_array+0x2e>
 800243e:	bd70      	pop	{r4, r5, r6, pc}
 8002440:	f855 3b04 	ldr.w	r3, [r5], #4
 8002444:	4798      	blx	r3
 8002446:	3601      	adds	r6, #1
 8002448:	e7ee      	b.n	8002428 <__libc_init_array+0xc>
 800244a:	f855 3b04 	ldr.w	r3, [r5], #4
 800244e:	4798      	blx	r3
 8002450:	3601      	adds	r6, #1
 8002452:	e7f2      	b.n	800243a <__libc_init_array+0x1e>
 8002454:	080024cc 	.word	0x080024cc
 8002458:	080024cc 	.word	0x080024cc
 800245c:	080024cc 	.word	0x080024cc
 8002460:	080024d0 	.word	0x080024d0

08002464 <memset>:
 8002464:	4402      	add	r2, r0
 8002466:	4603      	mov	r3, r0
 8002468:	4293      	cmp	r3, r2
 800246a:	d100      	bne.n	800246e <memset+0xa>
 800246c:	4770      	bx	lr
 800246e:	f803 1b01 	strb.w	r1, [r3], #1
 8002472:	e7f9      	b.n	8002468 <memset+0x4>

08002474 <_init>:
 8002474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002476:	bf00      	nop
 8002478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800247a:	bc08      	pop	{r3}
 800247c:	469e      	mov	lr, r3
 800247e:	4770      	bx	lr

08002480 <_fini>:
 8002480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002482:	bf00      	nop
 8002484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002486:	bc08      	pop	{r3}
 8002488:	469e      	mov	lr, r3
 800248a:	4770      	bx	lr
