{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555369741498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555369741498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 20:08:55 2019 " "Processing started: Mon Apr 15 20:08:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555369741498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555369741498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2 -c mux2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux2 -c mux2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555369741498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555369744232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/mux2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/mux2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "Testbench/mux2_tb.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/Testbench/mux2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555369744482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555369744482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.sv 1 1 " "Found 1 design units, including 1 entities, in source file inversor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/inversor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555369744529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555369744529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate.sv(3) " "Verilog HDL warning at tristate.sv(3): extended using \"x\" or \"z\"" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 3 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1555369744544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555369744544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555369744544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555369744560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555369744560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2 " "Elaborating entity \"mux2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1555369744966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:t0\"" {  } { { "mux2.sv" "t0" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/mux2.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555369744966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor inversor:inv " "Elaborating entity \"inversor\" for hierarchy \"inversor:inv\"" {  } { { "mux2.sv" "inv" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/mux2.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555369745294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1555369753138 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[0\] y\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[0\]\" to the node \"y\[0\]\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1555369753185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[1\] y\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[1\]\" to the node \"y\[1\]\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1555369753185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[2\] y\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[2\]\" to the node \"y\[2\]\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1555369753185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[3\] y\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[3\]\" to the node \"y\[3\]\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1555369753185 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t1\|y\[4\] y\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t1\|y\[4\]\" to the node \"y\[4\]\" into a wire" {  } { { "tristate.sv" "" { Text "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/tristate.sv" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1555369753185 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1 1555369753185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1555369753685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/mux2.map.smsg " "Generated suppressed messages file C:/Users/thiag/OneDrive/햞ea de Trabalho/16 - Mux2 5 bit/mux2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1555369754513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1555369755685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1555369755685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1555369757185 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1555369757185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1555369757185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1555369757185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555369757450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 20:09:17 2019 " "Processing ended: Mon Apr 15 20:09:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555369757450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555369757450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555369757450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555369757450 ""}
