ARM GAS  /tmp/cc9rxFOr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_pwr.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWR_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_PWR_DeInit:
  27              	.LFB132:
  28              		.file 1 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c"
   1:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
   2:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   ******************************************************************************
   3:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @file    stm32f4xx_hal_pwr.c
   4:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @author  MCD Application Team
   5:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief   PWR HAL module driver.
   6:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          This file provides firmware functions to manage the following 
   7:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           + Initialization and de-initialization functions
   9:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           + Peripheral Control functions 
  10:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         
  11:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   ******************************************************************************
  12:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @attention
  13:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *
  14:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  15:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * All rights reserved.</center></h2>
  16:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *
  17:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * the "License"; You may not use this file except in compliance with the
  19:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * License. You may obtain a copy of the License at:
  20:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *
  22:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   ******************************************************************************
  23:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */ 
  24:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  25:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Includes ------------------------------------------------------------------*/
  26:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #include "stm32f4xx_hal.h"
  27:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  28:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @addtogroup STM32F4xx_HAL_Driver
  29:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
  30:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
ARM GAS  /tmp/cc9rxFOr.s 			page 2


  31:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  32:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @defgroup PWR PWR
  33:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief PWR HAL module driver
  34:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
  35:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
  36:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  37:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #ifdef HAL_PWR_MODULE_ENABLED
  38:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  39:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Private typedef -----------------------------------------------------------*/
  40:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Private define ------------------------------------------------------------*/
  41:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @addtogroup PWR_Private_Constants
  42:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
  43:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
  44:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
  45:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
  46:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
  47:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */     
  48:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #define PVD_MODE_IT               0x00010000U
  49:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #define PVD_MODE_EVT              0x00020000U
  50:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #define PVD_RISING_EDGE           0x00000001U
  51:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #define PVD_FALLING_EDGE          0x00000002U
  52:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
  53:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @}
  54:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
  55:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  56:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
  57:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @}
  58:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */    
  59:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Private macro -------------------------------------------------------------*/
  60:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Private variables ---------------------------------------------------------*/
  61:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Private function prototypes -----------------------------------------------*/
  62:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /* Private functions ---------------------------------------------------------*/
  63:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  64:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions PWR Exported Functions
  65:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
  66:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
  67:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  68:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions 
  69:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *  @brief    Initialization and de-initialization functions
  70:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *
  71:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** @verbatim
  72:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****  ===============================================================================
  73:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               ##### Initialization and de-initialization functions #####
  74:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****  ===============================================================================
  75:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
  76:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       After reset, the backup domain (RTC registers, RTC backup data 
  77:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       registers and backup SRAM) is protected against possible unwanted 
  78:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       write accesses. 
  79:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       To enable access to the RTC Domain and RTC registers, proceed as follows:
  80:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (+) Enable the Power Controller (PWR) APB1 interface clock using the
  81:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****             __HAL_RCC_PWR_CLK_ENABLE() macro.
  82:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (+) Enable access to RTC domain using the HAL_PWR_EnableBkUpAccess() function.
  83:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****  
  84:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** @endverbatim
  85:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
  86:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
  87:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
ARM GAS  /tmp/cc9rxFOr.s 			page 3


  88:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
  89:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Deinitializes the HAL PWR peripheral registers to their default reset values.
  90:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
  91:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
  92:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_DeInit(void)
  93:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
  29              		.loc 1 93 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  94:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __HAL_RCC_PWR_FORCE_RESET();
  34              		.loc 1 94 3 view .LVU1
  35 0000 044B     		ldr	r3, .L2
  36 0002 1A6A     		ldr	r2, [r3, #32]
  37 0004 42F08052 		orr	r2, r2, #268435456
  38 0008 1A62     		str	r2, [r3, #32]
  95:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __HAL_RCC_PWR_RELEASE_RESET();
  39              		.loc 1 95 3 view .LVU2
  40 000a 1A6A     		ldr	r2, [r3, #32]
  41 000c 22F08052 		bic	r2, r2, #268435456
  42 0010 1A62     		str	r2, [r3, #32]
  96:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
  43              		.loc 1 96 1 is_stmt 0 view .LVU3
  44 0012 7047     		bx	lr
  45              	.L3:
  46              		.align	2
  47              	.L2:
  48 0014 00380240 		.word	1073887232
  49              		.cfi_endproc
  50              	.LFE132:
  52              		.section	.text.HAL_PWR_EnableBkUpAccess,"ax",%progbits
  53              		.align	1
  54              		.global	HAL_PWR_EnableBkUpAccess
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  58              		.fpu fpv4-sp-d16
  60              	HAL_PWR_EnableBkUpAccess:
  61              	.LFB133:
  97:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
  98:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
  99:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enables access to the backup domain (RTC registers, RTC 
 100:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         backup data registers and backup SRAM).
 101:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
 102:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         Backup Domain Access should be kept enabled.
 103:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 104:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 105:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnableBkUpAccess(void)
 106:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
  62              		.loc 1 106 1 is_stmt 1 view -0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
 107:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
  67              		.loc 1 107 3 view .LVU5
ARM GAS  /tmp/cc9rxFOr.s 			page 4


  68              		.loc 1 107 32 is_stmt 0 view .LVU6
  69 0000 014B     		ldr	r3, .L5
  70 0002 0122     		movs	r2, #1
  71 0004 1A60     		str	r2, [r3]
 108:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
  72              		.loc 1 108 1 view .LVU7
  73 0006 7047     		bx	lr
  74              	.L6:
  75              		.align	2
  76              	.L5:
  77 0008 20000E42 		.word	1108213792
  78              		.cfi_endproc
  79              	.LFE133:
  81              		.section	.text.HAL_PWR_DisableBkUpAccess,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_PWR_DisableBkUpAccess
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_PWR_DisableBkUpAccess:
  90              	.LFB134:
 109:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 110:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 111:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Disables access to the backup domain (RTC registers, RTC 
 112:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         backup data registers and backup SRAM).
 113:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
 114:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         Backup Domain Access should be kept enabled.
 115:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 116:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 117:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_DisableBkUpAccess(void)
 118:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
  91              		.loc 1 118 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
 119:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
  96              		.loc 1 119 3 view .LVU9
  97              		.loc 1 119 32 is_stmt 0 view .LVU10
  98 0000 014B     		ldr	r3, .L8
  99 0002 0022     		movs	r2, #0
 100 0004 1A60     		str	r2, [r3]
 120:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 101              		.loc 1 120 1 view .LVU11
 102 0006 7047     		bx	lr
 103              	.L9:
 104              		.align	2
 105              	.L8:
 106 0008 20000E42 		.word	1108213792
 107              		.cfi_endproc
 108              	.LFE134:
 110              		.section	.text.HAL_PWR_ConfigPVD,"ax",%progbits
 111              		.align	1
 112              		.global	HAL_PWR_ConfigPVD
 113              		.syntax unified
 114              		.thumb
ARM GAS  /tmp/cc9rxFOr.s 			page 5


 115              		.thumb_func
 116              		.fpu fpv4-sp-d16
 118              	HAL_PWR_ConfigPVD:
 119              	.LVL0:
 120              	.LFB135:
 121:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 122:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 123:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @}
 124:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 125:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 126:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions 
 127:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *  @brief Low Power modes configuration functions 
 128:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *
 129:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** @verbatim
 130:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 131:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****  ===============================================================================
 132:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****                  ##### Peripheral Control functions #####
 133:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****  ===============================================================================
 134:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****      
 135:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     *** PVD configuration ***
 136:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     =========================
 137:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 138:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) The PVD is used to monitor the VDD power supply by comparing it to a 
 139:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           threshold selected by the PVD Level (PLS[2:0] bits in the PWR_CR).
 140:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) A PVDO flag is available to indicate if VDD/VDDA is higher or lower 
 141:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           than the PVD threshold. This event is internally connected to the EXTI 
 142:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           line16 and can generate an interrupt if enabled. This is done through
 143:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           __HAL_PWR_PVD_EXTI_ENABLE_IT() macro.
 144:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) The PVD is stopped in Standby mode.
 145:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 146:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     *** Wake-up pin configuration ***
 147:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     ================================
 148:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 149:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Wake-up pin is used to wake up the system from Standby mode. This pin is 
 150:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           forced in input pull-down configuration and is active on rising edges.
 151:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) There is one Wake-up pin: Wake-up Pin 1 on PA.00.
 152:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 	   (++) For STM32F446xx there are two Wake-Up pins: Pin1 on PA.00 and Pin2 on PC.13
 153:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****            (++) For STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx  there are three Wake-Up pins: 
 154:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 155:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     *** Low Power modes configuration ***
 156:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     =====================================
 157:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 158:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       The devices feature 3 low-power modes:
 159:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Sleep mode: Cortex-M4 core stopped, peripherals kept running.
 160:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Stop mode: all clocks are stopped, regulator running, regulator 
 161:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           in low power mode
 162:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Standby mode: 1.2V domain powered off.
 163:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    
 164:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    *** Sleep mode ***
 165:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    ==================
 166:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 167:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Entry:
 168:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         The Sleep mode is entered by using the HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLE
 169:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               functions with
 170:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
 171:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
 172:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       
ARM GAS  /tmp/cc9rxFOr.s 			page 6


 173:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       -@@- The Regulator parameter is not used for the STM32F4 family 
 174:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               and is kept as parameter just to maintain compatibility with the 
 175:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               lower power families (STM32L).
 176:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Exit:
 177:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         Any peripheral interrupt acknowledged by the nested vectored interrupt 
 178:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               controller (NVIC) can wake up the device from Sleep mode.
 179:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 180:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    *** Stop mode ***
 181:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    =================
 182:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 183:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       In Stop mode, all clocks in the 1.2V domain are stopped, the PLL, the HSI,
 184:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       and the HSE RC oscillators are disabled. Internal SRAM and register contents 
 185:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       are preserved.
 186:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       The voltage regulator can be configured either in normal or low-power mode.
 187:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       To minimize the consumption In Stop mode, FLASH can be powered off before 
 188:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       entering the Stop mode using the HAL_PWREx_EnableFlashPowerDown() function.
 189:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       It can be switched on again by software after exiting the Stop mode using
 190:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       the HAL_PWREx_DisableFlashPowerDown() function. 
 191:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 192:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Entry:
 193:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****          The Stop mode is entered using the HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON) 
 194:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****              function with:
 195:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           (++) Main regulator ON.
 196:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****           (++) Low Power regulator ON.
 197:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) Exit:
 198:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         Any EXTI Line (Internal or External) configured in Interrupt/Event mode.
 199:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 200:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    *** Standby mode ***
 201:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    ====================
 202:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 203:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     (+)
 204:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       The Standby mode allows to achieve the lowest power consumption. It is based 
 205:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       on the Cortex-M4 deep sleep mode, with the voltage regulator disabled. 
 206:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       The 1.2V domain is consequently powered off. The PLL, the HSI oscillator and 
 207:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       the HSE oscillator are also switched off. SRAM and register contents are lost 
 208:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       except for the RTC registers, RTC backup registers, backup SRAM and Standby 
 209:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       circuitry.
 210:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    
 211:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       The voltage regulator is OFF.
 212:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       
 213:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (++) Entry:
 214:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (+++) The Standby mode is entered using the HAL_PWR_EnterSTANDBYMode() function.
 215:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (++) Exit:
 216:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (+++) WKUP pin rising edge, RTC alarm (Alarm A and Alarm B), RTC wake-up,
 217:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****              tamper event, time-stamp event, external reset in NRST pin, IWDG reset.
 218:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 219:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    *** Auto-wake-up (AWU) from low-power mode ***
 220:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    =============================================
 221:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     [..]
 222:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     
 223:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****      (+) The MCU can be woken up from low-power mode by an RTC Alarm event, an RTC 
 224:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       Wake-up event, a tamper event or a time-stamp event, without depending on 
 225:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       an external interrupt (Auto-wake-up mode).
 226:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 227:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****       (+) RTC auto-wake-up (AWU) from the Stop and Standby modes
 228:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****        
 229:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to 
ARM GAS  /tmp/cc9rxFOr.s 			page 7


 230:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               configure the RTC to generate the RTC alarm using the HAL_RTC_SetAlarm_IT() function.
 231:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 232:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it 
 233:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****              is necessary to configure the RTC to detect the tamper or time stamp event using the
 234:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****                 HAL_RTCEx_SetTimeStamp_IT() or HAL_RTCEx_SetTamper_IT() functions.
 235:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****                   
 236:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****         (++) To wake up from the Stop mode with an RTC Wake-up event, it is necessary to
 237:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****               configure the RTC to generate the RTC Wake-up event using the HAL_RTCEx_SetWakeUpTime
 238:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 239:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** @endverbatim
 240:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @{
 241:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 242:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 243:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 244:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 245:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param sConfigPVD pointer to an PWR_PVDTypeDef structure that contains the configuration
 246:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *        information for the PVD.
 247:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 248:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         more details about the voltage threshold corresponding to each 
 249:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         detection level.
 250:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 251:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 252:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
 253:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 121              		.loc 1 253 1 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 254:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check the parameters */
 255:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
 126              		.loc 1 255 3 view .LVU13
 256:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
 127              		.loc 1 256 3 view .LVU14
 257:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 258:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Set PLS[7:5] bits according to PVDLevel value */
 259:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 128              		.loc 1 259 3 view .LVU15
 129 0000 1E4A     		ldr	r2, .L15
 130 0002 1368     		ldr	r3, [r2]
 131 0004 23F0E003 		bic	r3, r3, #224
 132 0008 0168     		ldr	r1, [r0]
 133 000a 0B43     		orrs	r3, r3, r1
 134 000c 1360     		str	r3, [r2]
 260:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 261:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 262:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 135              		.loc 1 262 3 view .LVU16
 136 000e 1C4B     		ldr	r3, .L15+4
 137 0010 5A68     		ldr	r2, [r3, #4]
 138 0012 22F48032 		bic	r2, r2, #65536
 139 0016 5A60     		str	r2, [r3, #4]
 263:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_IT();
 140              		.loc 1 263 3 view .LVU17
 141 0018 1A68     		ldr	r2, [r3]
 142 001a 22F48032 		bic	r2, r2, #65536
 143 001e 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc9rxFOr.s 			page 8


 264:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 144              		.loc 1 264 3 view .LVU18
 145 0020 9A68     		ldr	r2, [r3, #8]
 146 0022 22F48032 		bic	r2, r2, #65536
 147 0026 9A60     		str	r2, [r3, #8]
 265:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 148              		.loc 1 265 3 view .LVU19
 149 0028 DA68     		ldr	r2, [r3, #12]
 150 002a 22F48032 		bic	r2, r2, #65536
 151 002e DA60     		str	r2, [r3, #12]
 266:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 267:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Configure interrupt mode */
 268:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 152              		.loc 1 268 3 view .LVU20
 153              		.loc 1 268 17 is_stmt 0 view .LVU21
 154 0030 4368     		ldr	r3, [r0, #4]
 155              		.loc 1 268 5 view .LVU22
 156 0032 13F4803F 		tst	r3, #65536
 157 0036 04D0     		beq	.L11
 269:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 270:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_IT();
 158              		.loc 1 270 5 is_stmt 1 view .LVU23
 159 0038 114A     		ldr	r2, .L15+4
 160 003a 1368     		ldr	r3, [r2]
 161 003c 43F48033 		orr	r3, r3, #65536
 162 0040 1360     		str	r3, [r2]
 163              	.L11:
 271:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 272:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 273:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Configure event mode */
 274:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 164              		.loc 1 274 3 view .LVU24
 165              		.loc 1 274 17 is_stmt 0 view .LVU25
 166 0042 4368     		ldr	r3, [r0, #4]
 167              		.loc 1 274 5 view .LVU26
 168 0044 13F4003F 		tst	r3, #131072
 169 0048 04D0     		beq	.L12
 275:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 276:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 170              		.loc 1 276 5 is_stmt 1 view .LVU27
 171 004a 0D4A     		ldr	r2, .L15+4
 172 004c 5368     		ldr	r3, [r2, #4]
 173 004e 43F48033 		orr	r3, r3, #65536
 174 0052 5360     		str	r3, [r2, #4]
 175              	.L12:
 277:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 278:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 279:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Configure the edge */
 280:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 176              		.loc 1 280 3 view .LVU28
 177              		.loc 1 280 17 is_stmt 0 view .LVU29
 178 0054 4368     		ldr	r3, [r0, #4]
 179              		.loc 1 280 5 view .LVU30
 180 0056 13F0010F 		tst	r3, #1
 181 005a 04D0     		beq	.L13
 281:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 282:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
ARM GAS  /tmp/cc9rxFOr.s 			page 9


 182              		.loc 1 282 5 is_stmt 1 view .LVU31
 183 005c 084A     		ldr	r2, .L15+4
 184 005e 9368     		ldr	r3, [r2, #8]
 185 0060 43F48033 		orr	r3, r3, #65536
 186 0064 9360     		str	r3, [r2, #8]
 187              	.L13:
 283:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 284:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 285:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 188              		.loc 1 285 3 view .LVU32
 189              		.loc 1 285 17 is_stmt 0 view .LVU33
 190 0066 4368     		ldr	r3, [r0, #4]
 191              		.loc 1 285 5 view .LVU34
 192 0068 13F0020F 		tst	r3, #2
 193 006c 04D0     		beq	.L10
 286:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 287:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 194              		.loc 1 287 5 is_stmt 1 view .LVU35
 195 006e 044A     		ldr	r2, .L15+4
 196 0070 D368     		ldr	r3, [r2, #12]
 197 0072 43F48033 		orr	r3, r3, #65536
 198 0076 D360     		str	r3, [r2, #12]
 199              	.L10:
 288:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 289:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 200              		.loc 1 289 1 is_stmt 0 view .LVU36
 201 0078 7047     		bx	lr
 202              	.L16:
 203 007a 00BF     		.align	2
 204              	.L15:
 205 007c 00700040 		.word	1073770496
 206 0080 003C0140 		.word	1073822720
 207              		.cfi_endproc
 208              	.LFE135:
 210              		.section	.text.HAL_PWR_EnablePVD,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_PWR_EnablePVD
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	HAL_PWR_EnablePVD:
 219              	.LFB136:
 290:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 291:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 292:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enables the Power Voltage Detector(PVD).
 293:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 294:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 295:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnablePVD(void)
 296:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 220              		.loc 1 296 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 297:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 225              		.loc 1 297 3 view .LVU38
ARM GAS  /tmp/cc9rxFOr.s 			page 10


 226              		.loc 1 297 33 is_stmt 0 view .LVU39
 227 0000 014B     		ldr	r3, .L18
 228 0002 0122     		movs	r2, #1
 229 0004 1A60     		str	r2, [r3]
 298:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 230              		.loc 1 298 1 view .LVU40
 231 0006 7047     		bx	lr
 232              	.L19:
 233              		.align	2
 234              	.L18:
 235 0008 10000E42 		.word	1108213776
 236              		.cfi_endproc
 237              	.LFE136:
 239              		.section	.text.HAL_PWR_DisablePVD,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_PWR_DisablePVD
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	HAL_PWR_DisablePVD:
 248              	.LFB137:
 299:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 300:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 301:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Disables the Power Voltage Detector(PVD).
 302:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 303:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 304:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_DisablePVD(void)
 305:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 249              		.loc 1 305 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 306:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 254              		.loc 1 306 3 view .LVU42
 255              		.loc 1 306 33 is_stmt 0 view .LVU43
 256 0000 014B     		ldr	r3, .L21
 257 0002 0022     		movs	r2, #0
 258 0004 1A60     		str	r2, [r3]
 307:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 259              		.loc 1 307 1 view .LVU44
 260 0006 7047     		bx	lr
 261              	.L22:
 262              		.align	2
 263              	.L21:
 264 0008 10000E42 		.word	1108213776
 265              		.cfi_endproc
 266              	.LFE137:
 268              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
 269              		.align	1
 270              		.global	HAL_PWR_EnableWakeUpPin
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 274              		.fpu fpv4-sp-d16
 276              	HAL_PWR_EnableWakeUpPin:
ARM GAS  /tmp/cc9rxFOr.s 			page 11


 277              	.LVL1:
 278              	.LFB138:
 308:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 309:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 310:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enables the Wake-up PINx functionality.
 311:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param WakeUpPinx Specifies the Power Wake-Up pin to enable.
 312:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         This parameter can be one of the following values:
 313:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           @arg PWR_WAKEUP_PIN1
 314:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413x
 315:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423x
 316:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 317:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 318:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
 319:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 279              		.loc 1 319 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 320:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check the parameter */
 321:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
 284              		.loc 1 321 3 view .LVU46
 322:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 323:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Enable the wake up pin */
 324:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   SET_BIT(PWR->CSR, WakeUpPinx);
 285              		.loc 1 324 3 view .LVU47
 286 0000 024A     		ldr	r2, .L24
 287 0002 5368     		ldr	r3, [r2, #4]
 288 0004 0343     		orrs	r3, r3, r0
 289 0006 5360     		str	r3, [r2, #4]
 325:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 290              		.loc 1 325 1 is_stmt 0 view .LVU48
 291 0008 7047     		bx	lr
 292              	.L25:
 293 000a 00BF     		.align	2
 294              	.L24:
 295 000c 00700040 		.word	1073770496
 296              		.cfi_endproc
 297              	.LFE138:
 299              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_PWR_DisableWakeUpPin
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 307              	HAL_PWR_DisableWakeUpPin:
 308              	.LVL2:
 309              	.LFB139:
 326:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 327:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 328:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Disables the Wake-up PINx functionality.
 329:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param WakeUpPinx Specifies the Power Wake-Up pin to disable.
 330:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         This parameter can be one of the following values:
 331:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           @arg PWR_WAKEUP_PIN1
 332:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413x
 333:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423x
ARM GAS  /tmp/cc9rxFOr.s 			page 12


 334:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 335:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 336:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
 337:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 310              		.loc 1 337 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314              		@ link register save eliminated.
 338:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check the parameter */
 339:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  
 315              		.loc 1 339 3 view .LVU50
 340:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 341:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Disable the wake up pin */
 342:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   CLEAR_BIT(PWR->CSR, WakeUpPinx);
 316              		.loc 1 342 3 view .LVU51
 317 0000 024A     		ldr	r2, .L27
 318 0002 5368     		ldr	r3, [r2, #4]
 319 0004 23EA0003 		bic	r3, r3, r0
 320 0008 5360     		str	r3, [r2, #4]
 343:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 321              		.loc 1 343 1 is_stmt 0 view .LVU52
 322 000a 7047     		bx	lr
 323              	.L28:
 324              		.align	2
 325              	.L27:
 326 000c 00700040 		.word	1073770496
 327              		.cfi_endproc
 328              	.LFE139:
 330              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 331              		.align	1
 332              		.global	HAL_PWR_EnterSLEEPMode
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	HAL_PWR_EnterSLEEPMode:
 339              	.LVL3:
 340              	.LFB140:
 344:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 345:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 346:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enters Sleep mode.
 347:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *   
 348:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note In Sleep mode, all I/O pins keep the same state as in Run mode.
 349:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * 
 350:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note In Sleep mode, the systick is stopped to avoid exit from this mode with
 351:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       systick interrupt when used as time base for Timeout 
 352:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *                
 353:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param Regulator Specifies the regulator state in SLEEP mode.
 354:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            This parameter can be one of the following values:
 355:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_MAINREGULATOR_ON: SLEEP mode with regulator ON
 356:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_LOWPOWERREGULATOR_ON: SLEEP mode with low power regulator ON
 357:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note This parameter is not used for the STM32F4 family and is kept as parameter
 358:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       just to maintain compatibility with the lower power families.
 359:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param SLEEPEntry Specifies if SLEEP mode in entered with WFI or WFE instruction.
 360:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 361:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
ARM GAS  /tmp/cc9rxFOr.s 			page 13


 362:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
 363:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 364:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 365:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
 366:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 341              		.loc 1 366 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 367:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check the parameters */
 368:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_REGULATOR(Regulator));
 346              		.loc 1 368 3 view .LVU54
 369:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 347              		.loc 1 369 3 view .LVU55
 370:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 371:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 372:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 348              		.loc 1 372 3 view .LVU56
 349 0000 064A     		ldr	r2, .L33
 350 0002 1369     		ldr	r3, [r2, #16]
 351 0004 23F00403 		bic	r3, r3, #4
 352 0008 1361     		str	r3, [r2, #16]
 373:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 374:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Select SLEEP mode entry -------------------------------------------------*/
 375:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 353              		.loc 1 375 3 view .LVU57
 354              		.loc 1 375 5 is_stmt 0 view .LVU58
 355 000a 0129     		cmp	r1, #1
 356 000c 03D0     		beq	.L32
 376:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {   
 377:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 378:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __WFI();
 379:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 380:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   else
 381:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 382:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     /* Request Wait For Event */
 383:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __SEV();
 357              		.loc 1 383 5 is_stmt 1 view .LVU59
 358              		.syntax unified
 359              	@ 383 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 360 000e 40BF     		sev
 361              	@ 0 "" 2
 384:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __WFE();
 362              		.loc 1 384 5 view .LVU60
 363              	@ 384 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 364 0010 20BF     		wfe
 365              	@ 0 "" 2
 385:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __WFE();
 366              		.loc 1 385 5 view .LVU61
 367              	@ 385 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 368 0012 20BF     		wfe
 369              	@ 0 "" 2
 386:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 387:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 370              		.loc 1 387 1 is_stmt 0 view .LVU62
 371              		.thumb
ARM GAS  /tmp/cc9rxFOr.s 			page 14


 372              		.syntax unified
 373 0014 7047     		bx	lr
 374              	.L32:
 378:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 375              		.loc 1 378 5 is_stmt 1 view .LVU63
 376              		.syntax unified
 377              	@ 378 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 378 0016 30BF     		wfi
 379              	@ 0 "" 2
 380              		.thumb
 381              		.syntax unified
 382 0018 7047     		bx	lr
 383              	.L34:
 384 001a 00BF     		.align	2
 385              	.L33:
 386 001c 00ED00E0 		.word	-536810240
 387              		.cfi_endproc
 388              	.LFE140:
 390              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 391              		.align	1
 392              		.global	HAL_PWR_EnterSTOPMode
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 396              		.fpu fpv4-sp-d16
 398              	HAL_PWR_EnterSTOPMode:
 399              	.LVL4:
 400              	.LFB141:
 388:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 389:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 390:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enters Stop mode. 
 391:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note In Stop mode, all I/O pins keep the same state as in Run mode.
 392:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note When exiting Stop mode by issuing an interrupt or a wake-up event, 
 393:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         the HSI RC oscillator is selected as system clock.
 394:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note When the voltage regulator operates in low power mode, an additional 
 395:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         startup delay is incurred when waking up from Stop mode. 
 396:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         By keeping the internal regulator ON during Stop mode, the consumption 
 397:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *         is higher although the startup time is reduced.    
 398:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param Regulator Specifies the regulator state in Stop mode.
 399:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 400:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_MAINREGULATOR_ON: Stop mode with regulator ON
 401:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_LOWPOWERREGULATOR_ON: Stop mode with low power regulator ON
 402:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @param STOPEntry Specifies if Stop mode in entered with WFI or WFE instruction.
 403:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 404:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
 405:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
 406:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 407:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 408:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
 409:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 401              		.loc 1 409 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 410:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check the parameters */
 411:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_REGULATOR(Regulator));
ARM GAS  /tmp/cc9rxFOr.s 			page 15


 406              		.loc 1 411 3 view .LVU65
 412:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 407              		.loc 1 412 3 view .LVU66
 413:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 414:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator val
 415:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 408              		.loc 1 415 3 view .LVU67
 409 0000 0B4A     		ldr	r2, .L39
 410 0002 1368     		ldr	r3, [r2]
 411 0004 23F00303 		bic	r3, r3, #3
 412 0008 0343     		orrs	r3, r3, r0
 413 000a 1360     		str	r3, [r2]
 416:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 417:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 418:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 414              		.loc 1 418 3 view .LVU68
 415 000c 094A     		ldr	r2, .L39+4
 416 000e 1369     		ldr	r3, [r2, #16]
 417 0010 43F00403 		orr	r3, r3, #4
 418 0014 1361     		str	r3, [r2, #16]
 419:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 420:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Select Stop mode entry --------------------------------------------------*/
 421:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 419              		.loc 1 421 3 view .LVU69
 420              		.loc 1 421 5 is_stmt 0 view .LVU70
 421 0016 0129     		cmp	r1, #1
 422 0018 08D0     		beq	.L38
 422:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {   
 423:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 424:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __WFI();
 425:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 426:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   else
 427:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 428:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     /* Request Wait For Event */
 429:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __SEV();
 423              		.loc 1 429 5 is_stmt 1 view .LVU71
 424              		.syntax unified
 425              	@ 429 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 426 001a 40BF     		sev
 427              	@ 0 "" 2
 430:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __WFE();
 428              		.loc 1 430 5 view .LVU72
 429              	@ 430 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 430 001c 20BF     		wfe
 431              	@ 0 "" 2
 431:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __WFE();
 432              		.loc 1 431 5 view .LVU73
 433              	@ 431 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 434 001e 20BF     		wfe
 435              	@ 0 "" 2
 436              		.thumb
 437              		.syntax unified
 438              	.L37:
 432:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 433:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 434:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 439              		.loc 1 434 3 view .LVU74
ARM GAS  /tmp/cc9rxFOr.s 			page 16


 440 0020 044A     		ldr	r2, .L39+4
 441 0022 1369     		ldr	r3, [r2, #16]
 442 0024 23F00403 		bic	r3, r3, #4
 443 0028 1361     		str	r3, [r2, #16]
 435:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 444              		.loc 1 435 1 is_stmt 0 view .LVU75
 445 002a 7047     		bx	lr
 446              	.L38:
 424:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 447              		.loc 1 424 5 is_stmt 1 view .LVU76
 448              		.syntax unified
 449              	@ 424 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 450 002c 30BF     		wfi
 451              	@ 0 "" 2
 452              		.thumb
 453              		.syntax unified
 454 002e F7E7     		b	.L37
 455              	.L40:
 456              		.align	2
 457              	.L39:
 458 0030 00700040 		.word	1073770496
 459 0034 00ED00E0 		.word	-536810240
 460              		.cfi_endproc
 461              	.LFE141:
 463              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 464              		.align	1
 465              		.global	HAL_PWR_EnterSTANDBYMode
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu fpv4-sp-d16
 471              	HAL_PWR_EnterSTANDBYMode:
 472              	.LFB142:
 436:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 437:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 438:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enters Standby mode.
 439:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note In Standby mode, all I/O pins are high impedance except for:
 440:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          - Reset pad (still available) 
 441:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          - RTC_AF1 pin (PC13) if configured for tamper, time-stamp, RTC 
 442:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *            Alarm out, or RTC clock calibration out.
 443:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
 444:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *          - WKUP pin 1 (PA0) if enabled.       
 445:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 446:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 447:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnterSTANDBYMode(void)
 448:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 473              		.loc 1 448 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 449:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Select Standby mode */
 450:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   SET_BIT(PWR->CR, PWR_CR_PDDS);
 478              		.loc 1 450 3 view .LVU78
 479 0000 054A     		ldr	r2, .L42
 480 0002 1368     		ldr	r3, [r2]
 481 0004 43F00203 		orr	r3, r3, #2
ARM GAS  /tmp/cc9rxFOr.s 			page 17


 482 0008 1360     		str	r3, [r2]
 451:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 452:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 453:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 483              		.loc 1 453 3 view .LVU79
 484 000a 044A     		ldr	r2, .L42+4
 485 000c 1369     		ldr	r3, [r2, #16]
 486 000e 43F00403 		orr	r3, r3, #4
 487 0012 1361     		str	r3, [r2, #16]
 454:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   
 455:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* This option is used to ensure that store operations are completed */
 456:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #if defined ( __CC_ARM)
 457:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __force_stores();
 458:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** #endif
 459:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Request Wait For Interrupt */
 460:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   __WFI();
 488              		.loc 1 460 3 view .LVU80
 489              		.syntax unified
 490              	@ 460 "HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c" 1
 491 0014 30BF     		wfi
 492              	@ 0 "" 2
 461:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 493              		.loc 1 461 1 is_stmt 0 view .LVU81
 494              		.thumb
 495              		.syntax unified
 496 0016 7047     		bx	lr
 497              	.L43:
 498              		.align	2
 499              	.L42:
 500 0018 00700040 		.word	1073770496
 501 001c 00ED00E0 		.word	-536810240
 502              		.cfi_endproc
 503              	.LFE142:
 505              		.section	.text.HAL_PWR_PVDCallback,"ax",%progbits
 506              		.align	1
 507              		.weak	HAL_PWR_PVDCallback
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 511              		.fpu fpv4-sp-d16
 513              	HAL_PWR_PVDCallback:
 514              	.LFB144:
 462:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 463:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 464:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief This function handles the PWR PVD interrupt request.
 465:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note This API should be called under the PVD_IRQHandler().
 466:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 467:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 468:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_PVD_IRQHandler(void)
 469:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 470:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check PWR Exti flag */
 471:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 472:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 473:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     /* PWR PVD interrupt user callback */
 474:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     HAL_PWR_PVDCallback();
 475:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     
 476:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     /* Clear PWR Exti pending bit */
ARM GAS  /tmp/cc9rxFOr.s 			page 18


 477:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 478:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 479:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 480:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 481:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 482:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief  PWR PVD interrupt callback
 483:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 484:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 485:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** __weak void HAL_PWR_PVDCallback(void)
 486:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 515              		.loc 1 486 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 487:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 488:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****             the HAL_PWR_PVDCallback could be implemented in the user file
 489:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****    */ 
 490:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 520              		.loc 1 490 1 view .LVU83
 521 0000 7047     		bx	lr
 522              		.cfi_endproc
 523              	.LFE144:
 525              		.section	.text.HAL_PWR_PVD_IRQHandler,"ax",%progbits
 526              		.align	1
 527              		.global	HAL_PWR_PVD_IRQHandler
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 531              		.fpu fpv4-sp-d16
 533              	HAL_PWR_PVD_IRQHandler:
 534              	.LFB143:
 469:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Check PWR Exti flag */
 535              		.loc 1 469 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539 0000 08B5     		push	{r3, lr}
 540              	.LCFI0:
 541              		.cfi_def_cfa_offset 8
 542              		.cfi_offset 3, -8
 543              		.cfi_offset 14, -4
 471:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 544              		.loc 1 471 3 view .LVU85
 471:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 545              		.loc 1 471 6 is_stmt 0 view .LVU86
 546 0002 064B     		ldr	r3, .L49
 547 0004 5B69     		ldr	r3, [r3, #20]
 471:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   {
 548              		.loc 1 471 5 view .LVU87
 549 0006 13F4803F 		tst	r3, #65536
 550 000a 00D1     		bne	.L48
 551              	.L45:
 479:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 552              		.loc 1 479 1 view .LVU88
 553 000c 08BD     		pop	{r3, pc}
 554              	.L48:
ARM GAS  /tmp/cc9rxFOr.s 			page 19


 474:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****     
 555              		.loc 1 474 5 is_stmt 1 view .LVU89
 556 000e FFF7FEFF 		bl	HAL_PWR_PVDCallback
 557              	.LVL5:
 477:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   }
 558              		.loc 1 477 5 view .LVU90
 559 0012 024B     		ldr	r3, .L49
 560 0014 4FF48032 		mov	r2, #65536
 561 0018 5A61     		str	r2, [r3, #20]
 479:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 562              		.loc 1 479 1 is_stmt 0 view .LVU91
 563 001a F7E7     		b	.L45
 564              	.L50:
 565              		.align	2
 566              	.L49:
 567 001c 003C0140 		.word	1073822720
 568              		.cfi_endproc
 569              	.LFE143:
 571              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 572              		.align	1
 573              		.global	HAL_PWR_EnableSleepOnExit
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu fpv4-sp-d16
 579              	HAL_PWR_EnableSleepOnExit:
 580              	.LFB145:
 491:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 492:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 493:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Indicates Sleep-On-Exit when returning from Handler mode to Thread mode. 
 494:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
 495:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       re-enters SLEEP mode when an interruption handling is over.
 496:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       Setting this bit is useful when the processor is expected to run only on
 497:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       interruptions handling.         
 498:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 499:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 500:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnableSleepOnExit(void)
 501:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 581              		.loc 1 501 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 502:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Set SLEEPONEXIT bit of Cortex System Control Register */
 503:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 586              		.loc 1 503 3 view .LVU93
 587 0000 024A     		ldr	r2, .L52
 588 0002 1369     		ldr	r3, [r2, #16]
 589 0004 43F00203 		orr	r3, r3, #2
 590 0008 1361     		str	r3, [r2, #16]
 504:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 591              		.loc 1 504 1 is_stmt 0 view .LVU94
 592 000a 7047     		bx	lr
 593              	.L53:
 594              		.align	2
 595              	.L52:
 596 000c 00ED00E0 		.word	-536810240
ARM GAS  /tmp/cc9rxFOr.s 			page 20


 597              		.cfi_endproc
 598              	.LFE145:
 600              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 601              		.align	1
 602              		.global	HAL_PWR_DisableSleepOnExit
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 606              		.fpu fpv4-sp-d16
 608              	HAL_PWR_DisableSleepOnExit:
 609              	.LFB146:
 505:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 506:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 507:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Disables Sleep-On-Exit feature when returning from Handler mode to Thread mode. 
 508:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
 509:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       re-enters SLEEP mode when an interruption handling is over.          
 510:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 511:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 512:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_DisableSleepOnExit(void)
 513:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 610              		.loc 1 513 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		@ link register save eliminated.
 514:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Clear SLEEPONEXIT bit of Cortex System Control Register */
 515:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 615              		.loc 1 515 3 view .LVU96
 616 0000 024A     		ldr	r2, .L55
 617 0002 1369     		ldr	r3, [r2, #16]
 618 0004 23F00203 		bic	r3, r3, #2
 619 0008 1361     		str	r3, [r2, #16]
 516:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 620              		.loc 1 516 1 is_stmt 0 view .LVU97
 621 000a 7047     		bx	lr
 622              	.L56:
 623              		.align	2
 624              	.L55:
 625 000c 00ED00E0 		.word	-536810240
 626              		.cfi_endproc
 627              	.LFE146:
 629              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
 630              		.align	1
 631              		.global	HAL_PWR_EnableSEVOnPend
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 635              		.fpu fpv4-sp-d16
 637              	HAL_PWR_EnableSEVOnPend:
 638              	.LFB147:
 517:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 518:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 519:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Enables CORTEX M4 SEVONPEND bit. 
 520:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
 521:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       WFE to wake up when an interrupt moves from inactive to pended.
 522:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 523:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
ARM GAS  /tmp/cc9rxFOr.s 			page 21


 524:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_EnableSEVOnPend(void)
 525:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 639              		.loc 1 525 1 is_stmt 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643              		@ link register save eliminated.
 526:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Set SEVONPEND bit of Cortex System Control Register */
 527:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 644              		.loc 1 527 3 view .LVU99
 645 0000 024A     		ldr	r2, .L58
 646 0002 1369     		ldr	r3, [r2, #16]
 647 0004 43F01003 		orr	r3, r3, #16
 648 0008 1361     		str	r3, [r2, #16]
 528:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 649              		.loc 1 528 1 is_stmt 0 view .LVU100
 650 000a 7047     		bx	lr
 651              	.L59:
 652              		.align	2
 653              	.L58:
 654 000c 00ED00E0 		.word	-536810240
 655              		.cfi_endproc
 656              	.LFE147:
 658              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 659              		.align	1
 660              		.global	HAL_PWR_DisableSEVOnPend
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 664              		.fpu fpv4-sp-d16
 666              	HAL_PWR_DisableSEVOnPend:
 667              	.LFB148:
 529:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** 
 530:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** /**
 531:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @brief Disables CORTEX M4 SEVONPEND bit. 
 532:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes 
 533:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   *       WFE to wake up when an interrupt moves from inactive to pended.         
 534:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   * @retval None
 535:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   */
 536:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** void HAL_PWR_DisableSEVOnPend(void)
 537:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** {
 668              		.loc 1 537 1 is_stmt 1 view -0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 0
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              		@ link register save eliminated.
 538:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   /* Clear SEVONPEND bit of Cortex System Control Register */
 539:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 673              		.loc 1 539 3 view .LVU102
 674 0000 024A     		ldr	r2, .L61
 675 0002 1369     		ldr	r3, [r2, #16]
 676 0004 23F01003 		bic	r3, r3, #16
 677 0008 1361     		str	r3, [r2, #16]
 540:HALLIB/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c **** }
 678              		.loc 1 540 1 is_stmt 0 view .LVU103
 679 000a 7047     		bx	lr
 680              	.L62:
ARM GAS  /tmp/cc9rxFOr.s 			page 22


 681              		.align	2
 682              	.L61:
 683 000c 00ED00E0 		.word	-536810240
 684              		.cfi_endproc
 685              	.LFE148:
 687              		.text
 688              	.Letext0:
 689              		.file 2 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_typ
 690              		.file 3 "/opt/gcc_arm/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 691              		.file 4 "CORE/core_cm4.h"
 692              		.file 5 "./system_stm32f4xx.h"
 693              		.file 6 "./stm32f407xx.h"
 694              		.file 7 "./stm32f4xx.h"
 695              		.file 8 "HALLIB/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h"
ARM GAS  /tmp/cc9rxFOr.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_pwr.c
     /tmp/cc9rxFOr.s:18     .text.HAL_PWR_DeInit:0000000000000000 $t
     /tmp/cc9rxFOr.s:26     .text.HAL_PWR_DeInit:0000000000000000 HAL_PWR_DeInit
     /tmp/cc9rxFOr.s:48     .text.HAL_PWR_DeInit:0000000000000014 $d
     /tmp/cc9rxFOr.s:53     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 $t
     /tmp/cc9rxFOr.s:60     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 HAL_PWR_EnableBkUpAccess
     /tmp/cc9rxFOr.s:77     .text.HAL_PWR_EnableBkUpAccess:0000000000000008 $d
     /tmp/cc9rxFOr.s:82     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 $t
     /tmp/cc9rxFOr.s:89     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 HAL_PWR_DisableBkUpAccess
     /tmp/cc9rxFOr.s:106    .text.HAL_PWR_DisableBkUpAccess:0000000000000008 $d
     /tmp/cc9rxFOr.s:111    .text.HAL_PWR_ConfigPVD:0000000000000000 $t
     /tmp/cc9rxFOr.s:118    .text.HAL_PWR_ConfigPVD:0000000000000000 HAL_PWR_ConfigPVD
     /tmp/cc9rxFOr.s:205    .text.HAL_PWR_ConfigPVD:000000000000007c $d
     /tmp/cc9rxFOr.s:211    .text.HAL_PWR_EnablePVD:0000000000000000 $t
     /tmp/cc9rxFOr.s:218    .text.HAL_PWR_EnablePVD:0000000000000000 HAL_PWR_EnablePVD
     /tmp/cc9rxFOr.s:235    .text.HAL_PWR_EnablePVD:0000000000000008 $d
     /tmp/cc9rxFOr.s:240    .text.HAL_PWR_DisablePVD:0000000000000000 $t
     /tmp/cc9rxFOr.s:247    .text.HAL_PWR_DisablePVD:0000000000000000 HAL_PWR_DisablePVD
     /tmp/cc9rxFOr.s:264    .text.HAL_PWR_DisablePVD:0000000000000008 $d
     /tmp/cc9rxFOr.s:269    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 $t
     /tmp/cc9rxFOr.s:276    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 HAL_PWR_EnableWakeUpPin
     /tmp/cc9rxFOr.s:295    .text.HAL_PWR_EnableWakeUpPin:000000000000000c $d
     /tmp/cc9rxFOr.s:300    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 $t
     /tmp/cc9rxFOr.s:307    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 HAL_PWR_DisableWakeUpPin
     /tmp/cc9rxFOr.s:326    .text.HAL_PWR_DisableWakeUpPin:000000000000000c $d
     /tmp/cc9rxFOr.s:331    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 $t
     /tmp/cc9rxFOr.s:338    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 HAL_PWR_EnterSLEEPMode
     /tmp/cc9rxFOr.s:386    .text.HAL_PWR_EnterSLEEPMode:000000000000001c $d
     /tmp/cc9rxFOr.s:391    .text.HAL_PWR_EnterSTOPMode:0000000000000000 $t
     /tmp/cc9rxFOr.s:398    .text.HAL_PWR_EnterSTOPMode:0000000000000000 HAL_PWR_EnterSTOPMode
     /tmp/cc9rxFOr.s:458    .text.HAL_PWR_EnterSTOPMode:0000000000000030 $d
     /tmp/cc9rxFOr.s:464    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 $t
     /tmp/cc9rxFOr.s:471    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 HAL_PWR_EnterSTANDBYMode
     /tmp/cc9rxFOr.s:500    .text.HAL_PWR_EnterSTANDBYMode:0000000000000018 $d
     /tmp/cc9rxFOr.s:506    .text.HAL_PWR_PVDCallback:0000000000000000 $t
     /tmp/cc9rxFOr.s:513    .text.HAL_PWR_PVDCallback:0000000000000000 HAL_PWR_PVDCallback
     /tmp/cc9rxFOr.s:526    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 $t
     /tmp/cc9rxFOr.s:533    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 HAL_PWR_PVD_IRQHandler
     /tmp/cc9rxFOr.s:567    .text.HAL_PWR_PVD_IRQHandler:000000000000001c $d
     /tmp/cc9rxFOr.s:572    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 $t
     /tmp/cc9rxFOr.s:579    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 HAL_PWR_EnableSleepOnExit
     /tmp/cc9rxFOr.s:596    .text.HAL_PWR_EnableSleepOnExit:000000000000000c $d
     /tmp/cc9rxFOr.s:601    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 $t
     /tmp/cc9rxFOr.s:608    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 HAL_PWR_DisableSleepOnExit
     /tmp/cc9rxFOr.s:625    .text.HAL_PWR_DisableSleepOnExit:000000000000000c $d
     /tmp/cc9rxFOr.s:630    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 $t
     /tmp/cc9rxFOr.s:637    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 HAL_PWR_EnableSEVOnPend
     /tmp/cc9rxFOr.s:654    .text.HAL_PWR_EnableSEVOnPend:000000000000000c $d
     /tmp/cc9rxFOr.s:659    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 $t
     /tmp/cc9rxFOr.s:666    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 HAL_PWR_DisableSEVOnPend
     /tmp/cc9rxFOr.s:683    .text.HAL_PWR_DisableSEVOnPend:000000000000000c $d

NO UNDEFINED SYMBOLS
