{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 07:04:13 2023 " "Info: Processing started: Sat Feb 25 07:04:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "register32.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock8bit " "Info: Found entity 1: clock8bit" {  } { { "clock8bit.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Info: Found entity 1: adder8" {  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32_1 " "Info: Found entity 1: register32_1" {  } { { "register32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder32_1 " "Info: Found entity 1: adder32_1" {  } { { "adder32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 combo " "Info: Found entity 1: combo" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 all_gates " "Info: Found entity 2: all_gates" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Warning: Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 271 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_2.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file adder32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_b " "Info: Found entity 1: adder_b" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 add_submodule_a " "Info: Found entity 2: add_submodule_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 ma123 " "Info: Found entity 3: ma123" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tutorial_a " "Info: Found entity 4: tutorial_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Info: Found entity 5: adder" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "modules.v" "" { Text "D:/SE/RISCV/quartus/modules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_mul_1.v 10 10 " "Info: Found 10 design units, including 10 entities, in source file float_mul_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_general " "Info: Found entity 1: shifter_general" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 shifter_1bit " "Info: Found entity 2: shifter_1bit" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 bfloat_16_mul " "Info: Found entity 3: bfloat_16_mul" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 mul_16bit " "Info: Found entity 4: mul_16bit" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 carry_adder " "Info: Found entity 5: carry_adder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 tree_builder " "Info: Found entity 6: tree_builder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 mul_8bit " "Info: Found entity 7: mul_8bit" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 224 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 full_adder " "Info: Found entity 8: full_adder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 362 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 full_adder_single " "Info: Found entity 9: full_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 381 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 half_adder_single " "Info: Found entity 10: half_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 400 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 float_mul_1.v(357) " "Warning (10236): Verilog HDL Implicit Net warning at float_mul_1.v(357): created implicit net for \"h2\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x float_mul_1.v(89) " "Error (10161): Verilog HDL error at float_mul_1.v(89): object \"x\" is not declared" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Error: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 25 07:04:13 2023 " "Error: Processing ended: Sat Feb 25 07:04:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
