# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../klt_ddc.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/sub_52m52/sim/sub_52m52.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/mult_26t26/sim/mult_26t26.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/add_26p18/sim/add_26p18.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/mult_9t9/sim/mult_9t9.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/sub_8m8/sim/sub_8m8.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/accumulator_adder/sim/accumulator_adder.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/sim/c_addsub_0.vhd" \

# Do not sort compile order
nosort
