
"C:/lscc/radiant/3.2/tcltk/windows/bin/tclsh" "es4finalproj_impl_1_synthesize.tcl"

cpe -f es4finalproj_impl_1.cprj mypll.cprj -a iCE40UP -o es4finalproj_impl_1_cpe.ldc
WARNING - No user LDC/SDC file specified in the project.
Analyzing Verilog file C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v. VERI-1482
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(1): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(2): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(3): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(4): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(5): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(6): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(7): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(8): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(9): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(10): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(11): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(12): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(13): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(14): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(15): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(16): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(17): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v. VERI-1482
Analyzing Verilog file C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v. VERI-1482
Top module name (Verilog): mypll
INFO - C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO - C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO - C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
Last elaborated design is mypll()
Source compile complete.
INFO - Setting top as top module.
WARNING - No user LDC/SDC file specified in the project.
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file mypll.v. VERI-1482
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd(5): analyzing entity display. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd(21): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd(7): analyzing entity nes. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd(6): analyzing entity pattern_gen. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd(39): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(8): analyzing entity randompos. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(16): analyzing architecture synth. VHDL-1010
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(28): input pin size_res has no actual or default value. VHDL-9000
INFO - C:/lscc/radiant/3.2/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1155): size_res is declared here. VHDL-1259
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd(5): analyzing entity top. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd(19): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd(8): analyzing entity snakepos. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd(35): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(6): analyzing entity board. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(20): analyzing architecture synth. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. es4finalproj_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f es4finalproj_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 3.2.1.217.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec  7 22:19:04 2022


Command Line:  C:\lscc\radiant\3.2\ispfpga\bin\nt64\synthesis.exe -f es4finalproj_impl_1_lattice.synproj -gui -msgset C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = es4finalproj_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is es4finalproj_impl_1_cpe.ldc.
-vh2008

-path C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake (searchpath added)
-path C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1 (searchpath added)
-path C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll (searchpath added)
-path C:/lscc/radiant/3.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/display.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/nes.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/randomPos.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/topModule.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/snakePos.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/source/impl_1/board.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd

INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd(5): analyzing entity display. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd(21): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd(7): analyzing entity nes. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd(6): analyzing entity pattern_gen. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd(39): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(8): analyzing entity randompos. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(16): analyzing architecture synth. VHDL-1010
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(28): input pin size_res has no actual or default value. VHDL-9000
INFO - C:/lscc/radiant/3.2/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1155): size_res is declared here. VHDL-1259
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd(5): analyzing entity top. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd(19): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd(8): analyzing entity snakepos. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd(35): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(6): analyzing entity board. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(20): analyzing architecture synth. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - Initial value found on net snake_head[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_head[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_head[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_head[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_head[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_head[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_head[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[99] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[98] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[97] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[96] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[95] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[94] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[93] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[92] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[91] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[90] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[89] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[88] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[87] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[86] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[85] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[84] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[83] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[82] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[81] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[80] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[79] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[78] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[77] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[76] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[75] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[74] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[73] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[72] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[71] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[70] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[69] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[68] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[67] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[66] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[65] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[64] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[63] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[62] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[61] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[60] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[59] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[58] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[57] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[56] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[55] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[54] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[53] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[52] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[51] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[50] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[49] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[48] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[47] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[46] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[45] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[44] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[43] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[42] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[41] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[40] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[39] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[38] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[37] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[36] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[35] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[34] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[33] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[32] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[31] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[30] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[29] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[28] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[27] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[26] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[25] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[24] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[23] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[22] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[21] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[20] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[19] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[18] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[17] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[16] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[15] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[14] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[13] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[12] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[11] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[10] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[9] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[8] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[7] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_arr[0] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[6] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[5] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[4] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[3] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[2] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[1] will be ignored due to unrecognized driver type
WARNING - Initial value found on net snake_len_in[0] will be ignored due to unrecognized driver type
WARNING - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/mypll/rtl/mypll.v(139): net \display_inst/pll_init/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/mypll/rtl/mypll.v(140): net \display_inst/pll_init/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \display_inst/pll_init/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \display_inst/pll_init/lscc_pll_inst/sdi_i. Patching with GND.



Mapped 2 multiplier(s)


######## Missing driver on net n1919. Patching with GND.
######## Missing driver on net n1916. Patching with GND.
######## Missing driver on net n1913. Patching with GND.
######## Missing driver on net n1904. Patching with GND.
######## Missing driver on net n1907. Patching with GND.
######## Missing driver on net n1922. Patching with GND.
######## Missing driver on net n1910. Patching with GND.
Combinational loop found : 1

	Net digital[4] 

	Instance \NES_inst/digital_7__I_0_i5 

Combinational loop found : 2

	Net delete_me_c_0 

	Instance \NES_inst/digital_7__I_0_i6 

Combinational loop found : 3

	Net digital[3] 

	Instance \NES_inst/digital_7__I_0_i4 

Combinational loop found : 4

	Net digital[2] 

	Instance \NES_inst/digital_7__I_0_i3 

Combinational loop found : 5

	Net digital[1] 

	Instance \NES_inst/digital_7__I_0_i2 

Combinational loop found : 6

	Net digital[0] 

	Instance \NES_inst/digital_7__I_0_i1 

Combinational loop found : 7

	Net delete_me_c_1 

	Instance \NES_inst/digital_7__I_0_i7 

Combinational loop found : 8

	Net delete_me_c_2 

	Instance \NES_inst/digital_7__I_0_i8 

WARNING - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(108): Register \board_inst/game_State_i1 is stuck at Zero. VDB-5013
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i0 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i99 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i98 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i97 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i96 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i95 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i94 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i93 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i92 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i91 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i90 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i89 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i88 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i87 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i86 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i85 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i84 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i83 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i82 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i81 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i80 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i79 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i78 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i77 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i76 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i75 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i74 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i73 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i72 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i71 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i70 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i69 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i68 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i67 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i66 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i65 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i64 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i63 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i62 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i61 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i60 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i59 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i58 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i57 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i56 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i55 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i54 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i53 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i52 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i51 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i50 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i49 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i48 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i47 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i46 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i45 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i44 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i43 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i42 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i41 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i40 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i39 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i38 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i37 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i36 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i35 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i34 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i33 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i32 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i31 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i30 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i29 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i28 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i27 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i26 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i25 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i24 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i23 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i22 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i21 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i20 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i19 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i18 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i17 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i16 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i15 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i14 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i13 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i12 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i11 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i10 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i9 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i8 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i7 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i6 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i5 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i4 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i3 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i2 will be ignored.
WARNING - Initial value found on instance \board_inst/snakePos_inst/snake_arr_i1 will be ignored.
WARNING - Initial value found on instance \board_inst/apple_id_i4 will be ignored.
INFO - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top)######################
Number of register bits => 195 of 5280 (3 % )
CCU2 => 112
FD1P3XZ => 195
HSOSC_CORE => 1
IB => 2
IOL_B => 1
LUT4 => 626
MAC16 => 2
OB => 14
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 5
Number of even-length carry chains : 16

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CLK, loads : 0
  Net : pll_in_clock_c, loads : 1
  Net : display_inst/pll_init/lscc_pll_inst/pll_outcore_o_c, loads : 1
  Net : display_inst/pll_init/lscc_pll_inst/clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : board_inst/snakePos_inst/snake_head[6], loads : 44
  Net : board_inst/snakePos_inst/snake_head[5], loads : 44
  Net : board_inst/snakePos_inst/snake_arr_out_99__N_410[6], loads : 41
  Net : board_inst/snakePos_inst/snake_arr_out_99__N_410[5], loads : 41
  Net : board_inst/snakePos_inst/n11_adj_821, loads : 32
  Net : board_inst/snakePos_inst/n11_adj_834, loads : 32
  Net : board_inst/snakePos_inst/n10_adj_843, loads : 28
  Net : board_inst/snakePos_inst/n10_adj_846, loads : 28
  Net : display_inst/vga_init/row_cnt[4], loads : 25
  Net : board_inst/snakePos_inst/snake_head[3], loads : 25
################### End Clock Report ##################

Peak Memory Usage: 137 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 5 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o es4finalproj_impl_1_syn.udb es4finalproj_impl_1.vm -ldc C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1/es4finalproj_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 3.2.1.217.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o es4finalproj_impl_1_syn.udb -ldc C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1/es4finalproj_impl_1.ldc -gui -msgset C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/promote.xml es4finalproj_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'es4finalproj_impl_1.vm' ...
CPU Time to convert: 0.296875
REAL Time to convert: 0
convert PEAK Memory Usage: 37 MB
convert CURRENT Memory Usage: 36 MB
Reading constraint file 'C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1/es4finalproj_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Writing output file 'es4finalproj_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 41 MB


map -i "es4finalproj_impl_1_syn.udb" -pdc "C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/ports.pdc" -o "es4finalproj_impl_1_map.udb" -mp "es4finalproj_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 3.2.1.217.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i es4finalproj_impl_1_syn.udb -pdc C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/ports.pdc -o es4finalproj_impl_1_map.udb -mp es4finalproj_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING - C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/ports.pdc (10) : No port matched &apos;delete_me&apos;.
WARNING - No port matched 'delete_me'.
WARNING - Can't resolve object 'delete_me' in constraint 'ldc_set_location -site {37} [get_ports delete_me]'.
WARNING - Remove invalid constraint 'ldc_set_location -site {37} [get_ports delete_me]'.
   Remove unused logic

   Do not produce over sized UDBs.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 195 out of  5280 (4%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           862 out of  5280 (16%)
      Number of logic LUT4s:             627
      Number of inserted feedthru LUT4s:  11
      Number of ripple logic:            112 (224 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 16 out of 39 (41%)
   Number of DSPs:             2 out of 8 (25%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net CLK: 135 loads, 135 rising, 0 falling (Driver: Pin HSOSC_inst/CLKHF)
      Net board_inst.snakePos_inst.snakeCLK: 10 loads, 10 rising, 0 falling (Driver: Pin board_inst.snakePos_inst.counter_1524_1701__i23/Q)
      Net display_inst.clk: 15 loads, 15 rising, 0 falling (Driver: Pin display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net pll_in_clock_c: 1 loads, 1 rising, 0 falling (Driver: Port pll_in_clock)
      Net NES_inst.NESclk: 8 loads, 8 rising, 0 falling (Driver: Pin NES_inst.count_1523_1609__i8/Q)
   Number of Clock Enables:  8
      Net game_State[0]: 1 loads, 1 SLICEs
      Net n6229: 2 loads, 2 SLICEs
      Net board_inst.snakePos_inst.snake_dir_1__N_417: 2 loads, 2 SLICEs
      Net board_inst.snakePos_inst.n5847: 1 loads, 1 SLICEs
      Net VCC_net: 1 loads, 0 SLICEs
      Net board_inst.snakePos_inst.n14065: 1 loads, 1 SLICEs
      Net display_inst.n5845: 6 loads, 6 SLICEs
      Net NES_inst.output_7__N_34: 8 loads, 7 SLICEs
   Number of LSRs:  106
      Net board_inst.snake_head_6__N_425: 10 loads, 10 SLICEs
      Net board_inst.n4909: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_726: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_727: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_728: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_729: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_731: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_732: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_733: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_734: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_735: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_736: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_737: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_738: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_739: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_741: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_742: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_743: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_744: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_745: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_746: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_747: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_748: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_749: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_750: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_751: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_752: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_753: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_754: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_755: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_756: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_757: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_758: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_759: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_760: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_761: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_762: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_763: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_764: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_765: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_766: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_767: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_768: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_769: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_770: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_771: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_772: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_773: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_774: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_775: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_776: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_777: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_778: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_779: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_780: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_781: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_782: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_783: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_784: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_785: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_786: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_787: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_788: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_789: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_790: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_791: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_792: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_793: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_794: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_795: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_796: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_798: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_804: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_809: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_810: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_811: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_814: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_815: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_816: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_817: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_818: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_819: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_844: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_822: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_823: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_825: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_826: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_828: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_830: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_831: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_832: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_837: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_838: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_840: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_847: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_850: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_848: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_849: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_851: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_853: 1 loads, 1 SLICEs
      Net board_inst.snakePos_inst.n13_adj_855: 1 loads, 1 SLICEs
      Net display_inst.vga_init.VSYNC_N_503: 1 loads, 1 SLICEs
      Net display_inst.n5845: 6 loads, 6 SLICEs
      Net display_inst.vga_init.n10595: 6 loads, 6 SLICEs
      Net display_inst.vga_init.HSYNC_N_500: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 79 loads
      Net board_inst.snakePos_inst.snake_head[5]: 44 loads
      Net board_inst.snakePos_inst.snake_head[6]: 44 loads
      Net board_inst.snakePos_inst.snake_head[1]: 43 loads
      Net board_inst.snakePos_inst.snake_head[2]: 43 loads
      Net board_inst.snakePos_inst.snake_head[0]: 42 loads
      Net board_inst.snakePos_inst.snake_arr_out_99__N_410[5]: 41 loads
      Net board_inst.snakePos_inst.snake_arr_out_99__N_410[6]: 41 loads
      Net board_inst.snakePos_inst.snake_head[3]: 41 loads
      Net board_inst.snakePos_inst.snake_head[4]: 41 loads
Running physical design DRC...

 

   Number of warnings:  4
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 71 MB


par -f "es4finalproj_impl_1.p2t" "es4finalproj_impl_1_map.udb" "es4finalproj_impl_1.udb"

Lattice Place and Route Report for Design "es4finalproj_impl_1_map.udb"
Wed Dec  7 22:19:12 2022

PAR: Place And Route Radiant Software (64-bit) 3.2.1.217.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	es4finalproj_impl_1_map.udb es4finalproj_impl_1_par.dir/5_1.udb 

Loading es4finalproj_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

WARNING: Database constraint "create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 1246
Number of Connections: 3502
Device utilization summary:

   SLICE (est.)     477/2640         18% used
     LUT            862/5280         16% used
     REG            195/5280          3% used
   PIO               16/56           28% used
                     16/36           44% bonded
   IOLOGIC            1/56            1% used
   DSP                2/8            25% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   16 out of 16 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 2 secs , REAL time: 3 secs 


........................
Finished Placer Phase 0 (AP).  CPU time: 4 secs , REAL time: 5 secs 

Starting Placer Phase 1. CPU time: 4 secs , REAL time: 5 secs 
..  ..
....................

Placer score = 229886.

Device SLICE utilization summary after final SLICE packing:
   SLICE            476/2640         18% used

WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Finished Placer Phase 1. CPU time: 19 secs , REAL time: 20 secs 

Starting Placer Phase 2.
.

Placer score =  249868
Finished Placer Phase 2.  CPU time: 20 secs , REAL time: 21 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "CLK" from comp "HSOSC_inst" on site "HFOSC_R1C32", clk load = 131, ce load = 0, sr load = 0
  PRIMARY "display_inst.clk" from OUTGLOBAL on comp "display_inst.pll_init.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 15, ce load = 0, sr load = 0
  PRIMARY "board_inst.snakePos_inst.snakeCLK" from Q1 on comp "board_inst.snakePos_inst.SLICE_0" on site "R13C5D", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   16 out of 56 (28.6%) I/O sites used.
   16 out of 36 (44.4%) bonded I/O sites used.
   Number of I/O comps: 16; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 3 / 14 ( 21%) | 3.3V       |            |            |
| 1        | 5 / 14 ( 35%) | 3.3V       |            |            |
| 2        | 8 / 8 (100%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 20 secs , REAL time: 21 secs 

Writing design to file es4finalproj_impl_1_par.dir/5_1.udb ...


Start NBR router at 22:19:33 12/07/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
385 connections routed with dedicated routing resources
3 global clock signals routed
538 connections routed (of 3483 total) (15.45%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (3 used out of 8 available):
#4  Signal "CLK"
       Clock   loads: 131   out of   131 routed (100.00%)
#5  Signal "board_inst.snakePos_inst.snakeCLK"
       Clock   loads: 7     out of     7 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#7  Signal "display_inst.clk"
       Clock   loads: 15    out of    15 routed (100.00%)
Other clocks:
    Signal "pll_in_clock_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "display_inst.pll_init.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "NES_inst.NESclk"
       Clock   loads: 0     out of     5 routed (  0.00%)
       Data    loads: 0     out of     2 routed (  0.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 22:19:34 12/07/22
Level 4, iteration 1
147(0.06%) conflicts; 2945(84.55%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.604ns/0.000ns; real time: 4 secs 
Level 4, iteration 2
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.474ns/0.000ns; real time: 5 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 22:19:38 12/07/22
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.474ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.474ns/0.000ns; real time: 6 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.474ns/0.000ns; real time: 6 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.474ns/0.000ns; real time: 6 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.474ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:19:39 12/07/22
Changing speed to M

Starting full timing analysis...
Changing speed to 6

Start NBR section for post-routing at 22:19:41 12/07/22

End NBR router with 0 unrouted connection
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .
Changing speed to M

Starting full timing analysis...
Changing speed to 6

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : -0.828ns
  Estimated worst slack<hold > : 1.715ns
  Timing score<setup> : 828
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 12 (0.34%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 9 secs 
Total REAL time: 10 secs 
Completely routed.
End of route.  3483 routed (100.00%); 0 unrouted.

Writing design to file es4finalproj_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -0.828
PAR_SUMMARY::Timing score<setup/<ns>> = 0.828
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.715
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 30 secs 
Total REAL Time: 31 secs 
Peak Memory Usage: 138.96 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m  -pwrprd -html -rpt "es4finalproj_impl_1.twr" "es4finalproj_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.14 seconds

Initializing timer
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  161  counted  3146  covered  278
Changing speed to m

Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 4 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 104 MB

 4.244377s wall, 3.703125s user + 0.328125s system = 4.031250s CPU (95.0%)


tmcheck -par "es4finalproj_impl_1.par" 

bitgen -w "es4finalproj_impl_1.udb" -f "es4finalproj_impl_1.t2b" 
Loading es4finalproj_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 3.2.1.217.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:\Users\gsess\OneDrive\Documents\es4_final_proj\ES4_Snake\impl_1\es4finalproj_impl_1.bin".
INFO - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 122 MB


ibisgen "es4finalproj_impl_1.udb" "C:/lscc/radiant/3.2/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 3.2.1.217.3

Wed Dec  7 22:19:54 2022

Loading es4finalproj_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\gsess\OneDrive\Documents\es4_final_proj\ES4_Snake\impl_1\IBIS\es4finalproj_impl_1.ibs


INFO - Design IBIS models are generated for board level analysis.


backanno "es4finalproj_impl_1.udb"  -o "es4finalproj_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 3.2.1.217.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the es4finalproj_impl_1 design file.

Writing Verilog netlist to file es4finalproj_impl_1_vo.vo
Writing SDF timing to file es4finalproj_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 115 MB
