
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_5 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 12)  (251 540)  (251 540)  routing T_5_33.span4_horz_r_5 <X> T_5_33.lc_trk_g1_5
 (7 12)  (253 540)  (253 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (254 541)  (254 541)  routing T_5_33.span4_horz_r_5 <X> T_5_33.lc_trk_g1_5


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (12 2)  (430 531)  (430 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0



IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (4 8)  (832 536)  (832 536)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (4 9)  (832 537)  (832 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0


IO_Tile_25_33

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (13 1)  (1383 529)  (1383 529)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_r_0
 (14 1)  (1384 529)  (1384 529)  routing T_26_33.span4_vert_1 <X> T_26_33.span4_horz_r_0


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span12_vert_15 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_horz_r_12 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit
 (6 15)  (1636 542)  (1636 542)  routing T_31_33.span12_vert_14 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 4)  (291 500)  (291 500)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_h_r_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_18_31

 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_l_23 <X> T_18_31.sp12_v_b_0


LogicTile_24_31

 (3 4)  (1255 500)  (1255 500)  routing T_24_31.sp12_v_b_0 <X> T_24_31.sp12_h_r_0
 (3 5)  (1255 501)  (1255 501)  routing T_24_31.sp12_v_b_0 <X> T_24_31.sp12_h_r_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (4 1)  (1730 497)  (1730 497)  routing T_33_31.span12_horz_16 <X> T_33_31.lc_trk_g0_0
 (6 1)  (1732 497)  (1732 497)  routing T_33_31.span12_horz_16 <X> T_33_31.lc_trk_g0_0
 (7 1)  (1733 497)  (1733 497)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


RAM_Tile_25_30

 (4 2)  (1310 482)  (1310 482)  routing T_25_30.sp4_v_b_0 <X> T_25_30.sp4_v_t_37


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0


IO_Tile_33_30

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0



LogicTile_5_29

 (2 4)  (236 468)  (236 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0
 (8 11)  (404 475)  (404 475)  routing T_8_29.sp4_h_l_42 <X> T_8_29.sp4_v_t_42


LogicTile_11_29

 (3 3)  (549 467)  (549 467)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_l_23


LogicTile_23_29

 (3 4)  (1201 468)  (1201 468)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_r_0
 (3 5)  (1201 469)  (1201 469)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_r_0
 (19 13)  (1217 477)  (1217 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_29

 (19 0)  (1325 464)  (1325 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (8 3)  (1356 467)  (1356 467)  routing T_26_29.sp4_h_l_36 <X> T_26_29.sp4_v_t_36


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_15_28

 (3 4)  (765 452)  (765 452)  routing T_15_28.sp12_v_b_0 <X> T_15_28.sp12_h_r_0
 (3 5)  (765 453)  (765 453)  routing T_15_28.sp12_v_b_0 <X> T_15_28.sp12_h_r_0


LogicTile_16_28

 (3 0)  (819 448)  (819 448)  routing T_16_28.sp12_h_r_0 <X> T_16_28.sp12_v_b_0
 (3 1)  (819 449)  (819 449)  routing T_16_28.sp12_h_r_0 <X> T_16_28.sp12_v_b_0


LogicTile_19_28

 (3 12)  (985 460)  (985 460)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_r_1
 (3 13)  (985 461)  (985 461)  routing T_19_28.sp12_v_b_1 <X> T_19_28.sp12_h_r_1


LogicTile_27_28

 (3 7)  (1405 455)  (1405 455)  routing T_27_28.sp12_h_l_23 <X> T_27_28.sp12_v_t_23


LogicTile_28_28

 (3 2)  (1459 450)  (1459 450)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_h_l_23
 (3 3)  (1459 451)  (1459 451)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_h_l_23


LogicTile_31_28

 (3 15)  (1621 463)  (1621 463)  routing T_31_28.sp12_h_l_22 <X> T_31_28.sp12_v_t_22


IO_Tile_33_28

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 445)  (13 445)  routing T_0_27.span12_horz_20 <X> T_0_27.lc_trk_g1_4
 (6 13)  (11 445)  (11 445)  routing T_0_27.span12_horz_20 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (3 2)  (75 434)  (75 434)  routing T_2_27.sp12_h_r_0 <X> T_2_27.sp12_h_l_23
 (3 3)  (75 435)  (75 435)  routing T_2_27.sp12_h_r_0 <X> T_2_27.sp12_h_l_23


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_14_27

 (3 3)  (711 435)  (711 435)  routing T_14_27.sp12_v_b_0 <X> T_14_27.sp12_h_l_23


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_b_0


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 2)  (6 386)  (6 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13
 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_t_13


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (9 10)  (189 394)  (189 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42
 (10 10)  (190 394)  (190 394)  routing T_4_24.sp4_h_r_4 <X> T_4_24.sp4_h_l_42


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (8 6)  (404 390)  (404 390)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_h_l_41
 (10 6)  (406 390)  (406 390)  routing T_8_24.sp4_h_r_8 <X> T_8_24.sp4_h_l_41


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (11 11)  (611 395)  (611 395)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_45
 (13 11)  (613 395)  (613 395)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_45
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (40 8)  (748 392)  (748 392)  LC_4 Logic Functioning bit
 (42 8)  (750 392)  (750 392)  LC_4 Logic Functioning bit
 (46 8)  (754 392)  (754 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (735 393)  (735 393)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 393)  (736 393)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (41 9)  (749 393)  (749 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (726 397)  (726 397)  routing T_14_24.sp4_r_v_b_41 <X> T_14_24.lc_trk_g3_1
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_15_23

 (8 7)  (770 375)  (770 375)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_v_t_41
 (10 7)  (772 375)  (772 375)  routing T_15_23.sp4_v_b_1 <X> T_15_23.sp4_v_t_41


LogicTile_16_23

 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (52 4)  (868 372)  (868 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (14 7)  (830 375)  (830 375)  routing T_16_23.sp4_r_v_b_28 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_21

 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1


LogicTile_16_21

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0


LogicTile_17_21

 (8 7)  (882 343)  (882 343)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_v_t_41
 (10 7)  (884 343)  (884 343)  routing T_17_21.sp4_v_b_1 <X> T_17_21.sp4_v_t_41


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 0)  (1567 336)  (1567 336)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_v_b_0
 (3 1)  (1567 337)  (1567 337)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_v_b_0


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 1)  (75 321)  (75 321)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_v_b_0


LogicTile_4_20

 (3 1)  (183 321)  (183 321)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_v_b_0
 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_20

 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.bot_op_2 <X> T_14_20.lc_trk_g1_2
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.bot_op_6 <X> T_14_20.lc_trk_g1_6
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (42 12)  (750 332)  (750 332)  LC_6 Logic Functioning bit
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit


LogicTile_17_20

 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_6


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (19 10)  (947 330)  (947 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_19

 (2 0)  (548 304)  (548 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_h_r_0
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_19

 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g0_2
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (44 1)  (698 305)  (698 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (44 3)  (698 307)  (698 307)  LC_1 Logic Functioning bit
 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (44 5)  (698 309)  (698 309)  LC_2 Logic Functioning bit
 (48 5)  (702 309)  (702 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (44 7)  (698 311)  (698 311)  LC_3 Logic Functioning bit
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g2_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (10 9)  (664 313)  (664 313)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_b_7
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (44 9)  (698 313)  (698 313)  LC_4 Logic Functioning bit
 (52 9)  (706 313)  (706 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (2 12)  (656 316)  (656 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (16 12)  (670 316)  (670 316)  routing T_13_19.sp4_v_t_12 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.sp4_v_t_12 <X> T_13_19.lc_trk_g3_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (44 13)  (698 317)  (698 317)  LC_6 Logic Functioning bit
 (52 13)  (706 317)  (706 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (19 15)  (673 319)  (673 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_19

 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_0
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (52 0)  (760 304)  (760 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (44 1)  (752 305)  (752 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g0_5
 (21 2)  (729 306)  (729 306)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.input_2_1
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (6 4)  (714 308)  (714 308)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_3
 (12 5)  (720 309)  (720 309)  routing T_14_19.sp4_h_l_40 <X> T_14_19.sp4_v_b_5
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (25 10)  (733 314)  (733 314)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (44 11)  (752 315)  (752 315)  LC_5 Logic Functioning bit
 (46 11)  (754 315)  (754 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_v_t_30 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_19

 (14 2)  (776 306)  (776 306)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g0_4
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 306)  (797 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_1
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (10 3)  (772 307)  (772 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (14 3)  (776 307)  (776 307)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 307)  (796 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.input_2_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_h_l_23 <X> T_15_19.sp12_h_r_0
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (14 6)  (776 310)  (776 310)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g1_4
 (15 6)  (777 310)  (777 310)  routing T_15_19.lft_op_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 310)  (780 310)  routing T_15_19.lft_op_5 <X> T_15_19.lc_trk_g1_5
 (15 7)  (777 311)  (777 311)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_v_b_33 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.sp4_v_b_33 <X> T_15_19.lc_trk_g2_1
 (18 9)  (780 313)  (780 313)  routing T_15_19.sp4_v_b_33 <X> T_15_19.lc_trk_g2_1
 (1 10)  (763 314)  (763 314)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (1 11)  (763 315)  (763 315)  routing T_15_19.glb_netwk_4 <X> T_15_19.glb2local_2


LogicTile_16_19

 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (841 304)  (841 304)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (46 2)  (862 306)  (862 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (831 307)  (831 307)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (44 3)  (860 307)  (860 307)  LC_1 Logic Functioning bit
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (8 8)  (824 312)  (824 312)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_h_r_7
 (10 8)  (826 312)  (826 312)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_h_r_7
 (25 8)  (841 312)  (841 312)  routing T_16_19.sp4_h_r_34 <X> T_16_19.lc_trk_g2_2
 (8 9)  (824 313)  (824 313)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_7
 (9 9)  (825 313)  (825 313)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_b_7
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 313)  (839 313)  routing T_16_19.sp4_h_r_34 <X> T_16_19.lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.sp4_h_r_34 <X> T_16_19.lc_trk_g2_2
 (4 12)  (820 316)  (820 316)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_v_b_9
 (6 12)  (822 316)  (822 316)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_v_b_9
 (5 13)  (821 317)  (821 317)  routing T_16_19.sp4_h_l_38 <X> T_16_19.sp4_v_b_9
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_1
 (12 2)  (886 306)  (886 306)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_l_39


LogicTile_18_19

 (21 2)  (949 306)  (949 306)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g0_7
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g0_7
 (21 3)  (949 307)  (949 307)  routing T_18_19.sp12_h_l_4 <X> T_18_19.lc_trk_g0_7
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (42 4)  (970 308)  (970 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (47 4)  (975 308)  (975 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 309)  (960 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (961 309)  (961 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_2
 (34 5)  (962 309)  (962 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_2
 (35 5)  (963 309)  (963 309)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_2
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (15 7)  (943 311)  (943 311)  routing T_18_19.sp4_v_t_9 <X> T_18_19.lc_trk_g1_4
 (16 7)  (944 311)  (944 311)  routing T_18_19.sp4_v_t_9 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp4_v_t_14 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_v_t_14 <X> T_18_19.lc_trk_g3_3
 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_19

 (31 2)  (1013 306)  (1013 306)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 306)  (1022 306)  LC_1 Logic Functioning bit
 (42 2)  (1024 306)  (1024 306)  LC_1 Logic Functioning bit
 (52 2)  (1034 306)  (1034 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (1009 307)  (1009 307)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (1023 307)  (1023 307)  LC_1 Logic Functioning bit
 (43 3)  (1025 307)  (1025 307)  LC_1 Logic Functioning bit
 (14 4)  (996 308)  (996 308)  routing T_19_19.sp4_v_b_8 <X> T_19_19.lc_trk_g1_0
 (14 5)  (996 309)  (996 309)  routing T_19_19.sp4_v_b_8 <X> T_19_19.lc_trk_g1_0
 (16 5)  (998 309)  (998 309)  routing T_19_19.sp4_v_b_8 <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1000 311)  (1000 311)  routing T_19_19.sp4_r_v_b_29 <X> T_19_19.lc_trk_g1_5


LogicTile_20_19

 (8 9)  (1044 313)  (1044 313)  routing T_20_19.sp4_h_l_42 <X> T_20_19.sp4_v_b_7
 (9 9)  (1045 313)  (1045 313)  routing T_20_19.sp4_h_l_42 <X> T_20_19.sp4_v_b_7


LogicTile_24_19

 (3 7)  (1255 311)  (1255 311)  routing T_24_19.sp12_h_l_23 <X> T_24_19.sp12_v_t_23


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 1)  (399 289)  (399 289)  routing T_8_18.sp12_h_l_23 <X> T_8_18.sp12_v_b_0


LogicTile_10_18

 (2 4)  (494 292)  (494 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_18

 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp12_h_l_12 <X> T_11_18.lc_trk_g1_7
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


LogicTile_12_18

 (21 0)  (621 288)  (621 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g0_3
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 290)  (614 290)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.input_2_4
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (46 9)  (646 297)  (646 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp12_v_b_8 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 302)  (615 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (47 14)  (647 302)  (647 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_7
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (15 0)  (669 288)  (669 288)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g0_3
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (8 1)  (662 289)  (662 289)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_v_b_1
 (9 1)  (663 289)  (663 289)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_v_b_1
 (10 1)  (664 289)  (664 289)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_v_b_1
 (14 1)  (668 289)  (668 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.top_op_1 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g0_3
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 291)  (668 291)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.top_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.top_op_6 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.top_op_6 <X> T_13_18.lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_v_b_5
 (15 4)  (669 292)  (669 292)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (14 5)  (668 293)  (668 293)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g1_0
 (15 5)  (669 293)  (669 293)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (16 8)  (670 296)  (670 296)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g2_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (672 297)  (672 297)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g2_1
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (50 14)  (704 302)  (704 302)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (25 0)  (733 288)  (733 288)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g0_2
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_0
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (25 2)  (733 290)  (733 290)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g0_6
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 291)  (723 291)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.bnr_op_1 <X> T_14_18.lc_trk_g1_1
 (21 4)  (729 292)  (729 292)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 292)  (733 292)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g1_2
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (18 5)  (726 293)  (726 293)  routing T_14_18.bnr_op_1 <X> T_14_18.lc_trk_g1_1
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g1_2
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_2
 (35 5)  (743 293)  (743 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_2
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g2_1
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g2_3
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (729 297)  (729 297)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g2_3
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (4 10)  (712 298)  (712 298)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_43
 (6 10)  (714 298)  (714 298)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_43
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (713 299)  (713 299)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_t_43
 (14 11)  (722 299)  (722 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (47 12)  (755 300)  (755 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (25 2)  (787 290)  (787 290)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g0_6
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g0_6
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (52 4)  (814 292)  (814 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (15 10)  (777 298)  (777 298)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5


LogicTile_16_18

 (3 0)  (819 288)  (819 288)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_b_0
 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_b_0
 (21 2)  (837 290)  (837 290)  routing T_16_18.bnr_op_7 <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (837 291)  (837 291)  routing T_16_18.bnr_op_7 <X> T_16_18.lc_trk_g0_7
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (14 14)  (830 302)  (830 302)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (14 15)  (830 303)  (830 303)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_17_18

 (16 0)  (890 288)  (890 288)  routing T_17_18.sp12_h_l_14 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (47 0)  (921 288)  (921 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (892 289)  (892 289)  routing T_17_18.sp12_h_l_14 <X> T_17_18.lc_trk_g0_1
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (897 292)  (897 292)  routing T_17_18.sp12_h_r_11 <X> T_17_18.lc_trk_g1_3


LogicTile_18_18

 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_l_23 <X> T_18_18.sp12_v_b_0


RAM_Tile_25_18

 (3 7)  (1309 295)  (1309 295)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_v_t_23


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0


LogicTile_11_17

 (3 6)  (549 278)  (549 278)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_t_23
 (3 7)  (549 279)  (549 279)  routing T_11_17.sp12_h_r_0 <X> T_11_17.sp12_v_t_23


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0


LogicTile_13_17

 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (25 0)  (679 272)  (679 272)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_h_r_10 <X> T_13_17.lc_trk_g0_2
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.bot_op_7 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g1_7
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (668 279)  (668 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.top_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 279)  (675 279)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g1_7
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (47 8)  (701 280)  (701 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (706 280)  (706 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (669 281)  (669 281)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 281)  (689 281)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_4
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_5
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnr_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (44 11)  (698 283)  (698 283)  LC_5 Logic Functioning bit
 (14 12)  (668 284)  (668 284)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g3_0
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (47 12)  (701 284)  (701 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (669 285)  (669 285)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 285)  (687 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (35 13)  (689 285)  (689 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (44 13)  (698 285)  (698 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (15 14)  (669 286)  (669 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (15 15)  (669 287)  (669 287)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (3 0)  (711 272)  (711 272)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (21 0)  (729 272)  (729 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g2_1
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g2_3
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (14 9)  (722 281)  (722 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.tnl_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 281)  (726 281)  routing T_14_17.sp4_v_b_33 <X> T_14_17.lc_trk_g2_1
 (21 9)  (729 281)  (729 281)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g2_3
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_4
 (34 9)  (742 281)  (742 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3
 (21 13)  (729 285)  (729 285)  routing T_14_17.tnl_op_3 <X> T_14_17.lc_trk_g3_3


LogicTile_15_17

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 274)  (777 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (47 3)  (809 275)  (809 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 6)  (776 278)  (776 278)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_4
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_4
 (35 9)  (797 281)  (797 281)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (25 10)  (787 282)  (787 282)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 283)  (785 283)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g2_6
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_44
 (5 15)  (767 287)  (767 287)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_44
 (19 15)  (781 287)  (781 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_17

 (2 0)  (876 272)  (876 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (880 272)  (880 272)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_0
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 274)  (883 274)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_l_36
 (15 2)  (889 274)  (889 274)  routing T_17_17.bot_op_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (8 3)  (882 275)  (882 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_36
 (9 3)  (883 275)  (883 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_36
 (10 3)  (884 275)  (884 275)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_t_36
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.bot_op_6 <X> T_17_17.lc_trk_g1_6
 (6 8)  (880 280)  (880 280)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_6
 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_7
 (9 9)  (883 281)  (883 281)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_7
 (21 10)  (895 282)  (895 282)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 12)  (890 284)  (890 284)  routing T_17_17.sp12_v_t_6 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_b_9
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (41 13)  (915 285)  (915 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 286)  (895 286)  routing T_17_17.rgt_op_7 <X> T_17_17.lc_trk_g3_7
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 286)  (898 286)  routing T_17_17.rgt_op_7 <X> T_17_17.lc_trk_g3_7
 (25 14)  (899 286)  (899 286)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g3_6
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 286)  (909 286)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.input_2_7
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.bot_op_3 <X> T_18_17.lc_trk_g0_3
 (3 1)  (931 273)  (931 273)  routing T_18_17.sp12_h_l_23 <X> T_18_17.sp12_v_b_0
 (8 1)  (936 273)  (936 273)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_v_b_1
 (10 1)  (938 273)  (938 273)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_v_b_1
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 274)  (952 274)  routing T_18_17.bot_op_7 <X> T_18_17.lc_trk_g0_7
 (25 2)  (953 274)  (953 274)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g0_6
 (15 3)  (943 275)  (943 275)  routing T_18_17.bot_op_4 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g0_6
 (2 4)  (930 276)  (930 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 276)  (946 276)  routing T_18_17.bnr_op_1 <X> T_18_17.lc_trk_g1_1
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 276)  (958 276)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (46 4)  (974 276)  (974 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (946 277)  (946 277)  routing T_18_17.bnr_op_1 <X> T_18_17.lc_trk_g1_1
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g1_2
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (14 6)  (942 278)  (942 278)  routing T_18_17.bnr_op_4 <X> T_18_17.lc_trk_g1_4
 (25 6)  (953 278)  (953 278)  routing T_18_17.lft_op_6 <X> T_18_17.lc_trk_g1_6
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (50 6)  (978 278)  (978 278)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (933 279)  (933 279)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_t_38
 (14 7)  (942 279)  (942 279)  routing T_18_17.bnr_op_4 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 279)  (952 279)  routing T_18_17.lft_op_6 <X> T_18_17.lc_trk_g1_6
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (48 7)  (976 279)  (976 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp12_v_b_8 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 284)  (963 284)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.input_2_6
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (39 12)  (967 284)  (967 284)  LC_6 Logic Functioning bit
 (40 12)  (968 284)  (968 284)  LC_6 Logic Functioning bit
 (42 12)  (970 284)  (970 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 285)  (960 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (963 285)  (963 285)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.input_2_6
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (40 13)  (968 285)  (968 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (42 13)  (970 285)  (970 285)  LC_6 Logic Functioning bit
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.bnl_op_5 <X> T_18_17.lc_trk_g3_5
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (37 14)  (965 286)  (965 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (42 14)  (970 286)  (970 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (50 14)  (978 286)  (978 286)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (946 287)  (946 287)  routing T_18_17.bnl_op_5 <X> T_18_17.lc_trk_g3_5
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (42 15)  (970 287)  (970 287)  LC_7 Logic Functioning bit
 (43 15)  (971 287)  (971 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (8 1)  (990 273)  (990 273)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_b_1
 (6 8)  (988 280)  (988 280)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_v_b_6
 (4 15)  (986 287)  (986 287)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_44
 (6 15)  (988 287)  (988 287)  routing T_19_17.sp4_h_r_1 <X> T_19_17.sp4_h_l_44


LogicTile_20_17

 (12 7)  (1048 279)  (1048 279)  routing T_20_17.sp4_h_l_40 <X> T_20_17.sp4_v_t_40
 (19 13)  (1055 285)  (1055 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_17

 (3 7)  (1201 279)  (1201 279)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_v_t_23


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23


IO_Tile_33_17

 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (6 11)  (11 267)  (11 267)  routing T_0_16.span12_horz_10 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_7_16

 (3 10)  (345 266)  (345 266)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_h_l_22
 (3 11)  (345 267)  (345 267)  routing T_7_16.sp12_h_r_1 <X> T_7_16.sp12_h_l_22


RAM_Tile_8_16

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0


LogicTile_10_16

 (9 12)  (501 268)  (501 268)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_r_10


LogicTile_12_16

 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (40 2)  (640 258)  (640 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (47 2)  (647 258)  (647 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 259)  (628 259)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_r_v_b_42 <X> T_12_16.lc_trk_g3_2


LogicTile_13_16

 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_r_v_b_35 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 260)  (684 260)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_t_16 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.sp4_v_t_16 <X> T_13_16.lc_trk_g2_5
 (21 10)  (675 266)  (675 266)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 266)  (677 266)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (21 11)  (675 267)  (675 267)  routing T_13_16.sp4_h_l_34 <X> T_13_16.lc_trk_g2_7
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_r_v_b_40 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_r_v_b_47 <X> T_13_16.lc_trk_g3_7
 (27 15)  (681 271)  (681 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (6 4)  (714 260)  (714 260)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_b_3
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (726 263)  (726 263)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g1_5
 (21 8)  (729 264)  (729 264)  routing T_14_16.sp12_v_t_0 <X> T_14_16.lc_trk_g2_3
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.sp12_v_t_0 <X> T_14_16.lc_trk_g2_3
 (21 9)  (729 265)  (729 265)  routing T_14_16.sp12_v_t_0 <X> T_14_16.lc_trk_g2_3
 (2 12)  (710 268)  (710 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (8 13)  (716 269)  (716 269)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_v_b_10
 (9 13)  (717 269)  (717 269)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_v_b_10
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_r_v_b_45 <X> T_14_16.lc_trk_g3_5
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (10 13)  (772 269)  (772 269)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_b_10


LogicTile_16_16

 (3 0)  (819 256)  (819 256)  routing T_16_16.sp12_v_t_23 <X> T_16_16.sp12_v_b_0
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (46 0)  (862 256)  (862 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_1
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_1
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (47 3)  (863 259)  (863 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (44 5)  (860 261)  (860 261)  LC_2 Logic Functioning bit
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 263)  (849 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_3
 (34 7)  (850 263)  (850 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_3
 (35 7)  (851 263)  (851 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (2 8)  (818 264)  (818 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 8)  (832 264)  (832 264)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (18 9)  (834 265)  (834 265)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (14 12)  (830 268)  (830 268)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g3_0
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp4_v_b_24 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_v_b_42 <X> T_16_16.lc_trk_g3_2
 (24 13)  (840 269)  (840 269)  routing T_16_16.sp4_v_b_42 <X> T_16_16.lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_17_16

 (14 0)  (888 256)  (888 256)  routing T_17_16.bnr_op_0 <X> T_17_16.lc_trk_g0_0
 (21 0)  (895 256)  (895 256)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 256)  (902 256)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (40 0)  (914 256)  (914 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (42 0)  (916 256)  (916 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (14 1)  (888 257)  (888 257)  routing T_17_16.bnr_op_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (895 257)  (895 257)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g0_3
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 258)  (888 258)  routing T_17_16.sp4_h_l_1 <X> T_17_16.lc_trk_g0_4
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 258)  (892 258)  routing T_17_16.bnr_op_5 <X> T_17_16.lc_trk_g0_5
 (22 2)  (896 258)  (896 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (899 258)  (899 258)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g0_6
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (42 2)  (916 258)  (916 258)  LC_1 Logic Functioning bit
 (45 2)  (919 258)  (919 258)  LC_1 Logic Functioning bit
 (46 2)  (920 258)  (920 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (922 258)  (922 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (924 258)  (924 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (927 258)  (927 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (889 259)  (889 259)  routing T_17_16.sp4_h_l_1 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_h_l_1 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (892 259)  (892 259)  routing T_17_16.bnr_op_5 <X> T_17_16.lc_trk_g0_5
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g0_6
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (52 3)  (926 259)  (926 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (11 4)  (885 260)  (885 260)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_b_5
 (13 4)  (887 260)  (887 260)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_b_5
 (21 4)  (895 260)  (895 260)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (899 260)  (899 260)  routing T_17_16.sp4_h_r_10 <X> T_17_16.lc_trk_g1_2
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 260)  (909 260)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.input_2_2
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (12 5)  (886 261)  (886 261)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_v_b_5
 (14 5)  (888 261)  (888 261)  routing T_17_16.sp4_h_r_0 <X> T_17_16.lc_trk_g1_0
 (15 5)  (889 261)  (889 261)  routing T_17_16.sp4_h_r_0 <X> T_17_16.lc_trk_g1_0
 (16 5)  (890 261)  (890 261)  routing T_17_16.sp4_h_r_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (895 261)  (895 261)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g1_3
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 261)  (897 261)  routing T_17_16.sp4_h_r_10 <X> T_17_16.lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.sp4_h_r_10 <X> T_17_16.lc_trk_g1_2
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (907 261)  (907 261)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.input_2_2
 (21 6)  (895 262)  (895 262)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g1_7
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (50 6)  (924 262)  (924 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_8
 (21 8)  (895 264)  (895 264)  routing T_17_16.bnl_op_3 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (50 8)  (924 264)  (924 264)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (895 265)  (895 265)  routing T_17_16.bnl_op_3 <X> T_17_16.lc_trk_g2_3
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.tnr_op_2 <X> T_17_16.lc_trk_g2_2
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g0_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (14 10)  (888 266)  (888 266)  routing T_17_16.rgt_op_4 <X> T_17_16.lc_trk_g2_4
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g2_5
 (21 10)  (895 266)  (895 266)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 266)  (898 266)  routing T_17_16.rgt_op_7 <X> T_17_16.lc_trk_g2_7
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (925 266)  (925 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (889 267)  (889 267)  routing T_17_16.rgt_op_4 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (40 11)  (914 267)  (914 267)  LC_5 Logic Functioning bit
 (51 11)  (925 267)  (925 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (926 267)  (926 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (1 12)  (875 268)  (875 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (6 12)  (880 268)  (880 268)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_9
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.wire_logic_cluster/lc_1/out <X> T_17_16.lc_trk_g3_1
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.tnr_op_3 <X> T_17_16.lc_trk_g3_3
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (1 13)  (875 269)  (875 269)  routing T_17_16.glb_netwk_4 <X> T_17_16.glb2local_3
 (5 13)  (879 269)  (879 269)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_9
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 271)  (909 271)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.input_2_7
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 256)  (952 256)  routing T_18_16.bot_op_3 <X> T_18_16.lc_trk_g0_3
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 258)  (942 258)  routing T_18_16.wire_logic_cluster/lc_4/out <X> T_18_16.lc_trk_g0_4
 (15 2)  (943 258)  (943 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 258)  (946 258)  routing T_18_16.lft_op_5 <X> T_18_16.lc_trk_g0_5
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (949 260)  (949 260)  routing T_18_16.wire_logic_cluster/lc_3/out <X> T_18_16.lc_trk_g1_3
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (943 262)  (943 262)  routing T_18_16.bot_op_5 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 262)  (951 262)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g1_7
 (24 6)  (952 262)  (952 262)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g1_7
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 262)  (958 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 262)  (959 262)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.bot_op_6 <X> T_18_16.lc_trk_g1_6
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 263)  (956 263)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (15 8)  (943 264)  (943 264)  routing T_18_16.rgt_op_1 <X> T_18_16.lc_trk_g2_1
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.rgt_op_1 <X> T_18_16.lc_trk_g2_1
 (26 8)  (954 264)  (954 264)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 264)  (956 264)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (41 8)  (969 264)  (969 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (51 8)  (979 264)  (979 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (40 9)  (968 265)  (968 265)  LC_4 Logic Functioning bit
 (42 9)  (970 265)  (970 265)  LC_4 Logic Functioning bit
 (21 10)  (949 266)  (949 266)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g2_7
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 266)  (968 266)  LC_5 Logic Functioning bit
 (42 10)  (970 266)  (970 266)  LC_5 Logic Functioning bit
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 267)  (960 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 267)  (963 267)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.input_2_5
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (41 11)  (969 267)  (969 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (15 12)  (943 268)  (943 268)  routing T_18_16.rgt_op_1 <X> T_18_16.lc_trk_g3_1
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.rgt_op_1 <X> T_18_16.lc_trk_g3_1
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (50 12)  (978 268)  (978 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_v_b_42 <X> T_18_16.lc_trk_g3_2
 (24 13)  (952 269)  (952 269)  routing T_18_16.sp4_v_b_42 <X> T_18_16.lc_trk_g3_2
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 270)  (932 270)  routing T_18_16.sp4_v_b_9 <X> T_18_16.sp4_v_t_44
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 270)  (955 270)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (40 14)  (968 270)  (968 270)  LC_7 Logic Functioning bit
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (42 14)  (970 270)  (970 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (52 14)  (980 270)  (980 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (946 271)  (946 271)  routing T_18_16.sp4_r_v_b_45 <X> T_18_16.lc_trk_g3_5
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 271)  (952 271)  routing T_18_16.tnl_op_6 <X> T_18_16.lc_trk_g3_6
 (25 15)  (953 271)  (953 271)  routing T_18_16.tnl_op_6 <X> T_18_16.lc_trk_g3_6
 (26 15)  (954 271)  (954 271)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 271)  (956 271)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (38 15)  (966 271)  (966 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (40 15)  (968 271)  (968 271)  LC_7 Logic Functioning bit
 (41 15)  (969 271)  (969 271)  LC_7 Logic Functioning bit
 (42 15)  (970 271)  (970 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit
 (48 15)  (976 271)  (976 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_16

 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 256)  (1017 256)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.input_2_0
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.input_2_0
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 258)  (1008 258)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 258)  (1012 258)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (42 2)  (1024 258)  (1024 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (15 3)  (997 259)  (997 259)  routing T_19_16.bot_op_4 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1008 259)  (1008 259)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 259)  (1009 259)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 259)  (1012 259)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 259)  (1016 259)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.input_2_1
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (37 3)  (1019 259)  (1019 259)  LC_1 Logic Functioning bit
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (39 3)  (1021 259)  (1021 259)  LC_1 Logic Functioning bit
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (41 3)  (1023 259)  (1023 259)  LC_1 Logic Functioning bit
 (42 3)  (1024 259)  (1024 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (47 3)  (1029 259)  (1029 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1030 259)  (1030 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (996 260)  (996 260)  routing T_19_16.wire_logic_cluster/lc_0/out <X> T_19_16.lc_trk_g1_0
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_v_b_19 <X> T_19_16.lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp4_v_b_19 <X> T_19_16.lc_trk_g1_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (40 4)  (1022 260)  (1022 260)  LC_2 Logic Functioning bit
 (42 4)  (1024 260)  (1024 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (50 4)  (1032 260)  (1032 260)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (47 5)  (1029 261)  (1029 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1030 261)  (1030 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (996 262)  (996 262)  routing T_19_16.lft_op_4 <X> T_19_16.lc_trk_g1_4
 (15 6)  (997 262)  (997 262)  routing T_19_16.bot_op_5 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 262)  (1015 262)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (50 6)  (1032 262)  (1032 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (997 263)  (997 263)  routing T_19_16.lft_op_4 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.bot_op_6 <X> T_19_16.lc_trk_g1_6
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (39 7)  (1021 263)  (1021 263)  LC_3 Logic Functioning bit
 (27 8)  (1009 264)  (1009 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 264)  (1010 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (46 8)  (1028 264)  (1028 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.tnl_op_2 <X> T_19_16.lc_trk_g2_2
 (25 9)  (1007 265)  (1007 265)  routing T_19_16.tnl_op_2 <X> T_19_16.lc_trk_g2_2
 (30 9)  (1012 265)  (1012 265)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (48 9)  (1030 265)  (1030 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (1 10)  (983 266)  (983 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 266)  (1000 266)  routing T_19_16.bnl_op_5 <X> T_19_16.lc_trk_g2_5
 (25 10)  (1007 266)  (1007 266)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g2_6
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 266)  (1017 266)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_5
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (42 10)  (1024 266)  (1024 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (1 11)  (983 267)  (983 267)  routing T_19_16.glb_netwk_4 <X> T_19_16.glb2local_2
 (18 11)  (1000 267)  (1000 267)  routing T_19_16.bnl_op_5 <X> T_19_16.lc_trk_g2_5
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1015 267)  (1015 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_5
 (34 11)  (1016 267)  (1016 267)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.input_2_5
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (4 12)  (986 268)  (986 268)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.bnl_op_3 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (42 12)  (1024 268)  (1024 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (50 12)  (1032 268)  (1032 268)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (987 269)  (987 269)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (21 13)  (1003 269)  (1003 269)  routing T_19_16.bnl_op_3 <X> T_19_16.lc_trk_g3_3
 (26 13)  (1008 269)  (1008 269)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (51 13)  (1033 269)  (1033 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (996 270)  (996 270)  routing T_19_16.sp4_v_t_17 <X> T_19_16.lc_trk_g3_4
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.bnl_op_6 <X> T_19_16.lc_trk_g3_6
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (16 15)  (998 271)  (998 271)  routing T_19_16.sp4_v_t_17 <X> T_19_16.lc_trk_g3_4
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.bnl_op_6 <X> T_19_16.lc_trk_g3_6
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (40 15)  (1022 271)  (1022 271)  LC_7 Logic Functioning bit
 (42 15)  (1024 271)  (1024 271)  LC_7 Logic Functioning bit
 (52 15)  (1034 271)  (1034 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (8 1)  (1044 257)  (1044 257)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_b_1
 (9 1)  (1045 257)  (1045 257)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_b_1
 (10 1)  (1046 257)  (1046 257)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_b_1


LogicTile_22_16

 (19 4)  (1163 260)  (1163 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


LogicTile_11_15

 (2 0)  (548 240)  (548 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_15

 (8 4)  (608 244)  (608 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_4
 (9 4)  (609 244)  (609 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_4
 (10 4)  (610 244)  (610 244)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_h_r_4
 (2 8)  (602 248)  (602 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 13)  (612 253)  (612 253)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_b_11


LogicTile_13_15

 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g0_2
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (46 6)  (700 246)  (700 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (25 12)  (679 252)  (679 252)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g3_2
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g3_2
 (14 14)  (668 254)  (668 254)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (668 255)  (668 255)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (16 15)  (670 255)  (670 255)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_r_v_b_46 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp4_v_t_3 <X> T_14_15.lc_trk_g0_6
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_1
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (52 2)  (760 242)  (760 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (729 243)  (729 243)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_v_t_3 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_v_t_3 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_1
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (733 244)  (733 244)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.tnl_op_2 <X> T_14_15.lc_trk_g2_2
 (25 9)  (733 249)  (733 249)  routing T_14_15.tnl_op_2 <X> T_14_15.lc_trk_g2_2
 (14 11)  (722 251)  (722 251)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g2_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_l_17 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 252)  (743 252)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_6
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (40 12)  (748 252)  (748 252)  LC_6 Logic Functioning bit
 (47 12)  (755 252)  (755 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (722 253)  (722 253)  routing T_14_15.sp4_r_v_b_40 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 253)  (741 253)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_6
 (34 13)  (742 253)  (742 253)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_6
 (35 13)  (743 253)  (743 253)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.input_2_6
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (14 14)  (722 254)  (722 254)  routing T_14_15.sp12_v_t_3 <X> T_14_15.lc_trk_g3_4
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 254)  (748 254)  LC_7 Logic Functioning bit
 (52 14)  (760 254)  (760 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (718 255)  (718 255)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_t_47
 (14 15)  (722 255)  (722 255)  routing T_14_15.sp12_v_t_3 <X> T_14_15.lc_trk_g3_4
 (15 15)  (723 255)  (723 255)  routing T_14_15.sp12_v_t_3 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 255)  (742 255)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.input_2_7
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (37 0)  (799 240)  (799 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (44 0)  (806 240)  (806 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (10 1)  (772 241)  (772 241)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_b_1
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (45 1)  (807 241)  (807 241)  LC_0 Logic Functioning bit
 (50 1)  (812 241)  (812 241)  Carry_In_Mux bit 

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (44 2)  (806 242)  (806 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (45 3)  (807 243)  (807 243)  LC_1 Logic Functioning bit
 (4 4)  (766 244)  (766 244)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (6 4)  (768 244)  (768 244)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 244)  (787 244)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g1_2
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (44 4)  (806 244)  (806 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (5 5)  (767 245)  (767 245)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (45 5)  (807 245)  (807 245)  LC_2 Logic Functioning bit
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 246)  (787 246)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g1_6
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (44 6)  (806 246)  (806 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (45 7)  (807 247)  (807 247)  LC_3 Logic Functioning bit
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (44 8)  (806 248)  (806 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (45 9)  (807 249)  (807 249)  LC_4 Logic Functioning bit
 (13 10)  (775 250)  (775 250)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_45
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (44 10)  (806 250)  (806 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (12 11)  (774 251)  (774 251)  routing T_15_15.sp4_h_r_8 <X> T_15_15.sp4_v_t_45
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (45 11)  (807 251)  (807 251)  LC_5 Logic Functioning bit
 (14 12)  (776 252)  (776 252)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g3_0
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (44 12)  (806 252)  (806 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (45 13)  (807 253)  (807 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 254)  (776 254)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g3_4
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit
 (45 15)  (807 255)  (807 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (14 0)  (830 240)  (830 240)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g0_0
 (15 0)  (831 240)  (831 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (25 0)  (841 240)  (841 240)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g0_2
 (14 1)  (830 241)  (830 241)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g0_0
 (15 1)  (831 241)  (831 241)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g0_2
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (21 2)  (837 242)  (837 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (25 2)  (841 242)  (841 242)  routing T_16_15.sp4_h_r_14 <X> T_16_15.lc_trk_g0_6
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (15 3)  (831 243)  (831 243)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 243)  (839 243)  routing T_16_15.sp4_h_r_14 <X> T_16_15.lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.sp4_h_r_14 <X> T_16_15.lc_trk_g0_6
 (26 3)  (842 243)  (842 243)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 243)  (849 243)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.input_2_1
 (35 3)  (851 243)  (851 243)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.input_2_1
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (14 4)  (830 244)  (830 244)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (21 4)  (837 244)  (837 244)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g1_3
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (42 4)  (858 244)  (858 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 245)  (831 245)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.sp4_h_r_2 <X> T_16_15.lc_trk_g1_2
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (50 6)  (866 246)  (866 246)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (837 248)  (837 248)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 248)  (839 248)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g2_3
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 248)  (851 248)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.input_2_4
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (18 9)  (834 249)  (834 249)  routing T_16_15.sp4_r_v_b_33 <X> T_16_15.lc_trk_g2_1
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (15 10)  (831 250)  (831 250)  routing T_16_15.tnr_op_5 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (46 10)  (862 250)  (862 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp4_h_r_35 <X> T_16_15.lc_trk_g3_3
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 254)  (834 254)  routing T_16_15.bnl_op_5 <X> T_16_15.lc_trk_g3_5
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (47 14)  (863 254)  (863 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (834 255)  (834 255)  routing T_16_15.bnl_op_5 <X> T_16_15.lc_trk_g3_5
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.input_2_7
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (21 0)  (895 240)  (895 240)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (4 1)  (878 241)  (878 241)  routing T_17_15.sp4_v_t_42 <X> T_17_15.sp4_h_r_0
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 241)  (898 241)  routing T_17_15.bot_op_2 <X> T_17_15.lc_trk_g0_2
 (31 1)  (905 241)  (905 241)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 242)  (889 242)  routing T_17_15.top_op_5 <X> T_17_15.lc_trk_g0_5
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (42 2)  (916 242)  (916 242)  LC_1 Logic Functioning bit
 (50 2)  (924 242)  (924 242)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (892 243)  (892 243)  routing T_17_15.top_op_5 <X> T_17_15.lc_trk_g0_5
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (15 4)  (889 244)  (889 244)  routing T_17_15.bot_op_1 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 244)  (904 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (50 4)  (924 244)  (924 244)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (46 6)  (920 246)  (920 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 247)  (909 247)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.input_2_3
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_6
 (14 8)  (888 248)  (888 248)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g2_0
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 248)  (898 248)  routing T_17_15.tnl_op_3 <X> T_17_15.lc_trk_g2_3
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (15 9)  (889 249)  (889 249)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g2_0
 (16 9)  (890 249)  (890 249)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (895 249)  (895 249)  routing T_17_15.tnl_op_3 <X> T_17_15.lc_trk_g2_3
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g2_2
 (25 9)  (899 249)  (899 249)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g2_2
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (914 249)  (914 249)  LC_4 Logic Functioning bit
 (42 9)  (916 249)  (916 249)  LC_4 Logic Functioning bit
 (1 10)  (875 250)  (875 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g2_5
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.tnr_op_7 <X> T_17_15.lc_trk_g2_7
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (41 10)  (915 250)  (915 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (1 11)  (875 251)  (875 251)  routing T_17_15.glb_netwk_4 <X> T_17_15.glb2local_2
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (40 11)  (914 251)  (914 251)  LC_5 Logic Functioning bit
 (42 11)  (916 251)  (916 251)  LC_5 Logic Functioning bit
 (44 11)  (918 251)  (918 251)  LC_5 Logic Functioning bit
 (4 12)  (878 252)  (878 252)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_9
 (14 12)  (888 252)  (888 252)  routing T_17_15.sp4_v_b_24 <X> T_17_15.lc_trk_g3_0
 (21 12)  (895 252)  (895 252)  routing T_17_15.rgt_op_3 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.rgt_op_3 <X> T_17_15.lc_trk_g3_3
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (5 13)  (879 253)  (879 253)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_9
 (16 13)  (890 253)  (890 253)  routing T_17_15.sp4_v_b_24 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g3_2
 (25 13)  (899 253)  (899 253)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (46 13)  (920 253)  (920 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (921 253)  (921 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (922 253)  (922 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 254)  (889 254)  routing T_17_15.rgt_op_5 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.rgt_op_5 <X> T_17_15.lc_trk_g3_5
 (21 14)  (895 254)  (895 254)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (40 14)  (914 254)  (914 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (42 14)  (916 254)  (916 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (4 15)  (878 255)  (878 255)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_h_l_44
 (6 15)  (880 255)  (880 255)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_h_l_44
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.tnr_op_6 <X> T_17_15.lc_trk_g3_6
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (38 15)  (912 255)  (912 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (41 15)  (915 255)  (915 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (14 0)  (942 240)  (942 240)  routing T_18_15.wire_logic_cluster/lc_0/out <X> T_18_15.lc_trk_g0_0
 (21 0)  (949 240)  (949 240)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 240)  (963 240)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.input_2_0
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (41 0)  (969 240)  (969 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (951 241)  (951 241)  routing T_18_15.sp12_h_r_10 <X> T_18_15.lc_trk_g0_2
 (26 1)  (954 241)  (954 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 241)  (956 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 241)  (961 241)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.input_2_0
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (43 1)  (971 241)  (971 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 242)  (942 242)  routing T_18_15.lft_op_4 <X> T_18_15.lc_trk_g0_4
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (946 242)  (946 242)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g0_5
 (21 2)  (949 242)  (949 242)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (40 2)  (968 242)  (968 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (50 2)  (978 242)  (978 242)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (943 243)  (943 243)  routing T_18_15.lft_op_4 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (47 3)  (975 243)  (975 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (19 4)  (947 244)  (947 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 244)  (953 244)  routing T_18_15.lft_op_2 <X> T_18_15.lc_trk_g1_2
 (26 4)  (954 244)  (954 244)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 244)  (956 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 244)  (958 244)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (42 4)  (970 244)  (970 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 245)  (952 245)  routing T_18_15.lft_op_2 <X> T_18_15.lc_trk_g1_2
 (27 5)  (955 245)  (955 245)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 245)  (959 245)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 245)  (960 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (961 245)  (961 245)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.input_2_2
 (34 5)  (962 245)  (962 245)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.input_2_2
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (51 5)  (979 245)  (979 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (942 246)  (942 246)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g1_4
 (25 6)  (953 246)  (953 246)  routing T_18_15.bnr_op_6 <X> T_18_15.lc_trk_g1_6
 (28 6)  (956 246)  (956 246)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 246)  (959 246)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (40 6)  (968 246)  (968 246)  LC_3 Logic Functioning bit
 (42 6)  (970 246)  (970 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (48 6)  (976 246)  (976 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (978 246)  (978 246)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (981 246)  (981 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (953 247)  (953 247)  routing T_18_15.bnr_op_6 <X> T_18_15.lc_trk_g1_6
 (26 7)  (954 247)  (954 247)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (47 7)  (975 247)  (975 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (979 247)  (979 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (943 248)  (943 248)  routing T_18_15.rgt_op_1 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 248)  (946 248)  routing T_18_15.rgt_op_1 <X> T_18_15.lc_trk_g2_1
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (952 248)  (952 248)  routing T_18_15.tnr_op_3 <X> T_18_15.lc_trk_g2_3
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 248)  (959 248)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.tnl_op_2 <X> T_18_15.lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.tnl_op_2 <X> T_18_15.lc_trk_g2_2
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 249)  (960 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (39 9)  (967 249)  (967 249)  LC_4 Logic Functioning bit
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (48 9)  (976 249)  (976 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (980 249)  (980 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (943 250)  (943 250)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g2_5
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 250)  (952 250)  routing T_18_15.tnr_op_7 <X> T_18_15.lc_trk_g2_7
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 250)  (963 250)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.input_2_5
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (42 10)  (970 250)  (970 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (46 10)  (974 250)  (974 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (979 250)  (979 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (938 251)  (938 251)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_v_t_42
 (14 11)  (942 251)  (942 251)  routing T_18_15.tnl_op_4 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.tnl_op_4 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (946 251)  (946 251)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g2_5
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 251)  (951 251)  routing T_18_15.sp4_v_b_46 <X> T_18_15.lc_trk_g2_6
 (24 11)  (952 251)  (952 251)  routing T_18_15.sp4_v_b_46 <X> T_18_15.lc_trk_g2_6
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (48 11)  (976 251)  (976 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (932 252)  (932 252)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_9
 (15 12)  (943 252)  (943 252)  routing T_18_15.tnr_op_1 <X> T_18_15.lc_trk_g3_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (949 252)  (949 252)  routing T_18_15.rgt_op_3 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.rgt_op_3 <X> T_18_15.lc_trk_g3_3
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (47 12)  (975 252)  (975 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (980 252)  (980 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (933 253)  (933 253)  routing T_18_15.sp4_h_l_44 <X> T_18_15.sp4_v_b_9
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (956 253)  (956 253)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (12 14)  (940 254)  (940 254)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_46
 (15 14)  (943 254)  (943 254)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g3_5
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (953 254)  (953 254)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g3_6
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 254)  (963 254)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.input_2_7
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (52 14)  (980 254)  (980 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (939 255)  (939 255)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_46
 (13 15)  (941 255)  (941 255)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_46
 (15 15)  (943 255)  (943 255)  routing T_18_15.tnr_op_4 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (946 255)  (946 255)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g3_5
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 255)  (954 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 255)  (963 255)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.input_2_7
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit
 (53 15)  (981 255)  (981 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_15

 (21 0)  (1003 240)  (1003 240)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g0_3
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g0_3
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 240)  (1016 240)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (37 0)  (1019 240)  (1019 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (39 0)  (1021 240)  (1021 240)  LC_0 Logic Functioning bit
 (40 0)  (1022 240)  (1022 240)  LC_0 Logic Functioning bit
 (42 0)  (1024 240)  (1024 240)  LC_0 Logic Functioning bit
 (8 1)  (990 241)  (990 241)  routing T_19_15.sp4_h_r_1 <X> T_19_15.sp4_v_b_1
 (30 1)  (1012 241)  (1012 241)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (38 1)  (1020 241)  (1020 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (40 1)  (1022 241)  (1022 241)  LC_0 Logic Functioning bit
 (42 1)  (1024 241)  (1024 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 242)  (1013 242)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (40 2)  (1022 242)  (1022 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (50 2)  (1032 242)  (1032 242)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1004 243)  (1004 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 243)  (1006 243)  routing T_19_15.bot_op_6 <X> T_19_15.lc_trk_g0_6
 (26 3)  (1008 243)  (1008 243)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g1_2 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (39 3)  (1021 243)  (1021 243)  LC_1 Logic Functioning bit
 (40 3)  (1022 243)  (1022 243)  LC_1 Logic Functioning bit
 (41 3)  (1023 243)  (1023 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (15 4)  (997 244)  (997 244)  routing T_19_15.top_op_1 <X> T_19_15.lc_trk_g1_1
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 244)  (1017 244)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.input_2_2
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (42 4)  (1024 244)  (1024 244)  LC_2 Logic Functioning bit
 (18 5)  (1000 245)  (1000 245)  routing T_19_15.top_op_1 <X> T_19_15.lc_trk_g1_1
 (22 5)  (1004 245)  (1004 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 245)  (1006 245)  routing T_19_15.top_op_2 <X> T_19_15.lc_trk_g1_2
 (25 5)  (1007 245)  (1007 245)  routing T_19_15.top_op_2 <X> T_19_15.lc_trk_g1_2
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1015 245)  (1015 245)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.input_2_2
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (42 5)  (1024 245)  (1024 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (1 6)  (983 246)  (983 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (996 246)  (996 246)  routing T_19_15.wire_logic_cluster/lc_4/out <X> T_19_15.lc_trk_g1_4
 (15 6)  (997 246)  (997 246)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g1_5
 (16 6)  (998 246)  (998 246)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g1_5
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.lft_op_6 <X> T_19_15.lc_trk_g1_6
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (40 6)  (1022 246)  (1022 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (42 6)  (1024 246)  (1024 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (50 6)  (1032 246)  (1032 246)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (983 247)  (983 247)  routing T_19_15.glb_netwk_4 <X> T_19_15.glb2local_0
 (17 7)  (999 247)  (999 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 247)  (1006 247)  routing T_19_15.lft_op_6 <X> T_19_15.lc_trk_g1_6
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g2_1 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (42 7)  (1024 247)  (1024 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (16 8)  (998 248)  (998 248)  routing T_19_15.sp4_v_t_12 <X> T_19_15.lc_trk_g2_1
 (17 8)  (999 248)  (999 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1000 248)  (1000 248)  routing T_19_15.sp4_v_t_12 <X> T_19_15.lc_trk_g2_1
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 248)  (1005 248)  routing T_19_15.sp12_v_b_11 <X> T_19_15.lc_trk_g2_3
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 248)  (1009 248)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 248)  (1012 248)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 248)  (1017 248)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.input_2_4
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (14 9)  (996 249)  (996 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (1008 249)  (1008 249)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 249)  (1013 249)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 249)  (1014 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (41 9)  (1023 249)  (1023 249)  LC_4 Logic Functioning bit
 (12 10)  (994 250)  (994 250)  routing T_19_15.sp4_v_b_8 <X> T_19_15.sp4_h_l_45
 (13 10)  (995 250)  (995 250)  routing T_19_15.sp4_v_b_8 <X> T_19_15.sp4_v_t_45
 (26 10)  (1008 250)  (1008 250)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.input_2_5
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (14 11)  (996 251)  (996 251)  routing T_19_15.tnl_op_4 <X> T_19_15.lc_trk_g2_4
 (15 11)  (997 251)  (997 251)  routing T_19_15.tnl_op_4 <X> T_19_15.lc_trk_g2_4
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (1008 251)  (1008 251)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1016 251)  (1016 251)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.input_2_5
 (15 12)  (997 252)  (997 252)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g3_1
 (16 12)  (998 252)  (998 252)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (1008 252)  (1008 252)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 252)  (1013 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 252)  (1016 252)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (1021 252)  (1021 252)  LC_6 Logic Functioning bit
 (42 12)  (1024 252)  (1024 252)  LC_6 Logic Functioning bit
 (45 12)  (1027 252)  (1027 252)  LC_6 Logic Functioning bit
 (50 12)  (1032 252)  (1032 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (38 13)  (1020 253)  (1020 253)  LC_6 Logic Functioning bit
 (43 13)  (1025 253)  (1025 253)  LC_6 Logic Functioning bit
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g3_6
 (28 14)  (1010 254)  (1010 254)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 254)  (1016 254)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 254)  (1017 254)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_7
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (41 14)  (1023 254)  (1023 254)  LC_7 Logic Functioning bit
 (14 15)  (996 255)  (996 255)  routing T_19_15.tnl_op_4 <X> T_19_15.lc_trk_g3_4
 (15 15)  (997 255)  (997 255)  routing T_19_15.tnl_op_4 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 255)  (1008 255)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 255)  (1014 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1015 255)  (1015 255)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_7
 (34 15)  (1016 255)  (1016 255)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.input_2_7
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (38 15)  (1020 255)  (1020 255)  LC_7 Logic Functioning bit
 (40 15)  (1022 255)  (1022 255)  LC_7 Logic Functioning bit
 (42 15)  (1024 255)  (1024 255)  LC_7 Logic Functioning bit


LogicTile_20_15

 (9 0)  (1045 240)  (1045 240)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_h_r_1
 (10 0)  (1046 240)  (1046 240)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_h_r_1
 (4 4)  (1040 244)  (1040 244)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_v_b_3
 (6 4)  (1042 244)  (1042 244)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_v_b_3
 (11 4)  (1047 244)  (1047 244)  routing T_20_15.sp4_h_l_46 <X> T_20_15.sp4_v_b_5
 (13 4)  (1049 244)  (1049 244)  routing T_20_15.sp4_h_l_46 <X> T_20_15.sp4_v_b_5
 (12 5)  (1048 245)  (1048 245)  routing T_20_15.sp4_h_l_46 <X> T_20_15.sp4_v_b_5
 (6 8)  (1042 248)  (1042 248)  routing T_20_15.sp4_h_r_1 <X> T_20_15.sp4_v_b_6
 (8 9)  (1044 249)  (1044 249)  routing T_20_15.sp4_h_l_36 <X> T_20_15.sp4_v_b_7
 (9 9)  (1045 249)  (1045 249)  routing T_20_15.sp4_h_l_36 <X> T_20_15.sp4_v_b_7
 (10 9)  (1046 249)  (1046 249)  routing T_20_15.sp4_h_l_36 <X> T_20_15.sp4_v_b_7
 (19 13)  (1055 253)  (1055 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_15

 (5 5)  (1095 245)  (1095 245)  routing T_21_15.sp4_h_r_3 <X> T_21_15.sp4_v_b_3
 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_6


LogicTile_22_15

 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1163 255)  (1163 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_15

 (3 1)  (1255 241)  (1255 241)  routing T_24_15.sp12_h_l_23 <X> T_24_15.sp12_v_b_0


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_10_14

 (3 0)  (495 224)  (495 224)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_b_0
 (3 1)  (495 225)  (495 225)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_b_0


LogicTile_12_14

 (19 10)  (619 234)  (619 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_14

 (13 14)  (721 238)  (721 238)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_v_t_46
 (12 15)  (720 239)  (720 239)  routing T_14_14.sp4_h_r_11 <X> T_14_14.sp4_v_t_46


LogicTile_15_14

 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (13 6)  (775 230)  (775 230)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_40
 (15 6)  (777 230)  (777 230)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (8 7)  (770 231)  (770 231)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_41
 (9 7)  (771 231)  (771 231)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_41
 (10 7)  (772 231)  (772 231)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_41
 (12 7)  (774 231)  (774 231)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_v_t_40
 (18 7)  (780 231)  (780 231)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 234)  (802 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (30 11)  (792 235)  (792 235)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit


LogicTile_16_14

 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 226)  (820 226)  routing T_16_14.sp4_h_r_0 <X> T_16_14.sp4_v_t_37
 (5 3)  (821 227)  (821 227)  routing T_16_14.sp4_h_r_0 <X> T_16_14.sp4_v_t_37
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (0 5)  (816 229)  (816 229)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (5 5)  (821 229)  (821 229)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_b_3
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_v_b_8 <X> T_16_14.sp4_h_r_8
 (11 9)  (827 233)  (827 233)  routing T_16_14.sp4_v_b_8 <X> T_16_14.sp4_h_r_8
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 234)  (839 234)  routing T_16_14.sp12_v_t_12 <X> T_16_14.lc_trk_g2_7
 (21 12)  (837 236)  (837 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_h_r_43 <X> T_16_14.lc_trk_g3_3
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 238)  (820 238)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_t_44
 (6 14)  (822 238)  (822 238)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_t_44
 (5 15)  (821 239)  (821 239)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_t_44


LogicTile_17_14

 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (52 0)  (926 224)  (926 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (41 1)  (915 225)  (915 225)  LC_0 Logic Functioning bit
 (43 1)  (917 225)  (917 225)  LC_0 Logic Functioning bit
 (44 1)  (918 225)  (918 225)  LC_0 Logic Functioning bit
 (53 1)  (927 225)  (927 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (44 3)  (918 227)  (918 227)  LC_1 Logic Functioning bit
 (47 3)  (921 227)  (921 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (888 228)  (888 228)  routing T_17_14.wire_logic_cluster/lc_0/out <X> T_17_14.lc_trk_g1_0
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.top_op_3 <X> T_17_14.lc_trk_g1_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 229)  (895 229)  routing T_17_14.top_op_3 <X> T_17_14.lc_trk_g1_3
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (44 5)  (918 229)  (918 229)  LC_2 Logic Functioning bit
 (51 5)  (925 229)  (925 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (895 230)  (895 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (6 8)  (880 232)  (880 232)  routing T_17_14.sp4_h_r_1 <X> T_17_14.sp4_v_b_6
 (10 8)  (884 232)  (884 232)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_r_7
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g2_1
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.tnr_op_3 <X> T_17_14.lc_trk_g2_3
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 233)  (897 233)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g2_2
 (24 9)  (898 233)  (898 233)  routing T_17_14.sp4_v_b_42 <X> T_17_14.lc_trk_g2_2
 (5 10)  (879 234)  (879 234)  routing T_17_14.sp4_v_b_6 <X> T_17_14.sp4_h_l_43
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_r_v_b_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (888 236)  (888 236)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (25 12)  (899 236)  (899 236)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g3_2
 (15 13)  (889 237)  (889 237)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 237)  (898 237)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g3_2
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (52 14)  (926 238)  (926 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (46 15)  (920 239)  (920 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (921 239)  (921 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (926 239)  (926 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (927 239)  (927 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_14

 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.top_op_3 <X> T_18_14.lc_trk_g0_3
 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (42 0)  (970 224)  (970 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (21 1)  (949 225)  (949 225)  routing T_18_14.top_op_3 <X> T_18_14.lc_trk_g0_3
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.top_op_2 <X> T_18_14.lc_trk_g0_2
 (25 1)  (953 225)  (953 225)  routing T_18_14.top_op_2 <X> T_18_14.lc_trk_g0_2
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 225)  (961 225)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.input_2_0
 (35 1)  (963 225)  (963 225)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (42 1)  (970 225)  (970 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 226)  (951 226)  routing T_18_14.sp4_v_b_23 <X> T_18_14.lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.sp4_v_b_23 <X> T_18_14.lc_trk_g0_7
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (50 2)  (978 226)  (978 226)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (43 3)  (971 227)  (971 227)  LC_1 Logic Functioning bit
 (47 3)  (975 227)  (975 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (942 228)  (942 228)  routing T_18_14.wire_logic_cluster/lc_0/out <X> T_18_14.lc_trk_g1_0
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.top_op_3 <X> T_18_14.lc_trk_g1_3
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (40 4)  (968 228)  (968 228)  LC_2 Logic Functioning bit
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (949 229)  (949 229)  routing T_18_14.top_op_3 <X> T_18_14.lc_trk_g1_3
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (963 229)  (963 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.input_2_2
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (25 7)  (953 231)  (953 231)  routing T_18_14.top_op_6 <X> T_18_14.lc_trk_g1_6
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (1 8)  (929 232)  (929 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (14 8)  (942 232)  (942 232)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g2_0
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.tnl_op_3 <X> T_18_14.lc_trk_g2_3
 (25 8)  (953 232)  (953 232)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g2_2
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (46 8)  (974 232)  (974 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (976 232)  (976 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (929 233)  (929 233)  routing T_18_14.glb_netwk_4 <X> T_18_14.glb2local_1
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (949 233)  (949 233)  routing T_18_14.tnl_op_3 <X> T_18_14.lc_trk_g2_3
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (41 9)  (969 233)  (969 233)  LC_4 Logic Functioning bit
 (43 9)  (971 233)  (971 233)  LC_4 Logic Functioning bit
 (44 9)  (972 233)  (972 233)  LC_4 Logic Functioning bit
 (47 9)  (975 233)  (975 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (25 10)  (953 234)  (953 234)  routing T_18_14.sp4_v_b_38 <X> T_18_14.lc_trk_g2_6
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 234)  (963 234)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.input_2_5
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (21 11)  (949 235)  (949 235)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 235)  (951 235)  routing T_18_14.sp4_v_b_38 <X> T_18_14.lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_v_b_38 <X> T_18_14.lc_trk_g2_6
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 235)  (963 235)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.input_2_5
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp4_v_t_22 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp4_v_t_22 <X> T_18_14.lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp4_v_t_22 <X> T_18_14.lc_trk_g3_3
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 237)  (953 237)  routing T_18_14.sp4_r_v_b_42 <X> T_18_14.lc_trk_g3_2
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 238)  (942 238)  routing T_18_14.wire_logic_cluster/lc_4/out <X> T_18_14.lc_trk_g3_4
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.wire_logic_cluster/lc_5/out <X> T_18_14.lc_trk_g3_5
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 238)  (963 238)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.input_2_7
 (51 14)  (979 238)  (979 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 239)  (963 239)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.input_2_7
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 226)  (1012 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 226)  (1017 226)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.input_2_1
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (38 2)  (1020 226)  (1020 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (42 2)  (1024 226)  (1024 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 227)  (1010 227)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 227)  (1014 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1015 227)  (1015 227)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.input_2_1
 (34 3)  (1016 227)  (1016 227)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.input_2_1
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (37 3)  (1019 227)  (1019 227)  LC_1 Logic Functioning bit
 (38 3)  (1020 227)  (1020 227)  LC_1 Logic Functioning bit
 (39 3)  (1021 227)  (1021 227)  LC_1 Logic Functioning bit
 (42 3)  (1024 227)  (1024 227)  LC_1 Logic Functioning bit
 (43 3)  (1025 227)  (1025 227)  LC_1 Logic Functioning bit
 (48 3)  (1030 227)  (1030 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (982 228)  (982 228)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 229)  (982 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (14 5)  (996 229)  (996 229)  routing T_19_14.top_op_0 <X> T_19_14.lc_trk_g1_0
 (15 5)  (997 229)  (997 229)  routing T_19_14.top_op_0 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 230)  (1006 230)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g1_7
 (21 7)  (1003 231)  (1003 231)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g1_7
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 232)  (1006 232)  routing T_19_14.tnl_op_3 <X> T_19_14.lc_trk_g2_3
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 232)  (1017 232)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_4
 (51 8)  (1033 232)  (1033 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1003 233)  (1003 233)  routing T_19_14.tnl_op_3 <X> T_19_14.lc_trk_g2_3
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 233)  (1009 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 233)  (1010 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 233)  (1014 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1015 233)  (1015 233)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_4
 (35 9)  (1017 233)  (1017 233)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_4
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (15 10)  (997 234)  (997 234)  routing T_19_14.tnl_op_5 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (1000 235)  (1000 235)  routing T_19_14.tnl_op_5 <X> T_19_14.lc_trk_g2_5
 (21 11)  (1003 235)  (1003 235)  routing T_19_14.sp4_r_v_b_39 <X> T_19_14.lc_trk_g2_7
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 235)  (1006 235)  routing T_19_14.tnl_op_6 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.tnl_op_6 <X> T_19_14.lc_trk_g2_6
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (9 13)  (991 237)  (991 237)  routing T_19_14.sp4_v_t_47 <X> T_19_14.sp4_v_b_10
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 237)  (1009 237)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (53 13)  (1035 237)  (1035 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1005 238)  (1005 238)  routing T_19_14.sp4_h_r_31 <X> T_19_14.lc_trk_g3_7
 (24 14)  (1006 238)  (1006 238)  routing T_19_14.sp4_h_r_31 <X> T_19_14.lc_trk_g3_7
 (15 15)  (997 239)  (997 239)  routing T_19_14.sp4_v_t_33 <X> T_19_14.lc_trk_g3_4
 (16 15)  (998 239)  (998 239)  routing T_19_14.sp4_v_t_33 <X> T_19_14.lc_trk_g3_4
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1003 239)  (1003 239)  routing T_19_14.sp4_h_r_31 <X> T_19_14.lc_trk_g3_7


LogicTile_20_14

 (9 0)  (1045 224)  (1045 224)  routing T_20_14.sp4_h_l_47 <X> T_20_14.sp4_h_r_1
 (10 0)  (1046 224)  (1046 224)  routing T_20_14.sp4_h_l_47 <X> T_20_14.sp4_h_r_1
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (1062 228)  (1062 228)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 228)  (1063 228)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 228)  (1066 228)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 229)  (1066 229)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (40 5)  (1076 229)  (1076 229)  LC_2 Logic Functioning bit
 (41 5)  (1077 229)  (1077 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (43 5)  (1079 229)  (1079 229)  LC_2 Logic Functioning bit
 (47 5)  (1083 229)  (1083 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1084 229)  (1084 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (1037 230)  (1037 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (1037 231)  (1037 231)  routing T_20_14.glb_netwk_4 <X> T_20_14.glb2local_0
 (6 8)  (1042 232)  (1042 232)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_b_6
 (21 8)  (1057 232)  (1057 232)  routing T_20_14.rgt_op_3 <X> T_20_14.lc_trk_g2_3
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 232)  (1060 232)  routing T_20_14.rgt_op_3 <X> T_20_14.lc_trk_g2_3
 (19 10)  (1055 234)  (1055 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (1040 236)  (1040 236)  routing T_20_14.sp4_h_l_38 <X> T_20_14.sp4_v_b_9
 (6 12)  (1042 236)  (1042 236)  routing T_20_14.sp4_h_l_38 <X> T_20_14.sp4_v_b_9
 (5 13)  (1041 237)  (1041 237)  routing T_20_14.sp4_h_l_38 <X> T_20_14.sp4_v_b_9
 (25 14)  (1061 238)  (1061 238)  routing T_20_14.rgt_op_6 <X> T_20_14.lc_trk_g3_6
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1060 239)  (1060 239)  routing T_20_14.rgt_op_6 <X> T_20_14.lc_trk_g3_6


LogicTile_21_14

 (21 0)  (1111 224)  (1111 224)  routing T_21_14.wire_logic_cluster/lc_3/out <X> T_21_14.lc_trk_g0_3
 (22 0)  (1112 224)  (1112 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 226)  (1115 226)  routing T_21_14.sp4_v_t_3 <X> T_21_14.lc_trk_g0_6
 (22 3)  (1112 227)  (1112 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1113 227)  (1113 227)  routing T_21_14.sp4_v_t_3 <X> T_21_14.lc_trk_g0_6
 (25 3)  (1115 227)  (1115 227)  routing T_21_14.sp4_v_t_3 <X> T_21_14.lc_trk_g0_6
 (21 6)  (1111 230)  (1111 230)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g1_7
 (22 6)  (1112 230)  (1112 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1114 230)  (1114 230)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g1_7
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 230)  (1120 230)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 230)  (1121 230)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 230)  (1124 230)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 230)  (1126 230)  LC_3 Logic Functioning bit
 (38 6)  (1128 230)  (1128 230)  LC_3 Logic Functioning bit
 (45 6)  (1135 230)  (1135 230)  LC_3 Logic Functioning bit
 (21 7)  (1111 231)  (1111 231)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g1_7
 (30 7)  (1120 231)  (1120 231)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 231)  (1121 231)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 231)  (1126 231)  LC_3 Logic Functioning bit
 (38 7)  (1128 231)  (1128 231)  LC_3 Logic Functioning bit
 (44 7)  (1134 231)  (1134 231)  LC_3 Logic Functioning bit
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 236)  (1126 236)  LC_6 Logic Functioning bit
 (37 12)  (1127 236)  (1127 236)  LC_6 Logic Functioning bit
 (38 12)  (1128 236)  (1128 236)  LC_6 Logic Functioning bit
 (39 12)  (1129 236)  (1129 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 237)  (1126 237)  LC_6 Logic Functioning bit
 (37 13)  (1127 237)  (1127 237)  LC_6 Logic Functioning bit
 (38 13)  (1128 237)  (1128 237)  LC_6 Logic Functioning bit
 (39 13)  (1129 237)  (1129 237)  LC_6 Logic Functioning bit
 (44 13)  (1134 237)  (1134 237)  LC_6 Logic Functioning bit
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


LogicTile_14_13

 (2 8)  (710 216)  (710 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_13

 (11 6)  (773 214)  (773 214)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_t_40
 (13 6)  (775 214)  (775 214)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_t_40
 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_v_t_40


LogicTile_16_13

 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (53 0)  (869 208)  (869 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.sp4_r_v_b_30 <X> T_16_13.lc_trk_g0_6
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (39 3)  (855 211)  (855 211)  LC_1 Logic Functioning bit
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (14 7)  (830 215)  (830 215)  routing T_16_13.sp4_r_v_b_28 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (837 215)  (837 215)  routing T_16_13.sp4_r_v_b_31 <X> T_16_13.lc_trk_g1_7
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_r_v_b_44 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_13

 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.sp4_r_v_b_33 <X> T_17_13.lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 210)  (888 210)  routing T_17_13.lft_op_4 <X> T_17_13.lc_trk_g0_4
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 210)  (898 210)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g0_7
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 210)  (909 210)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.input_2_1
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (40 2)  (914 210)  (914 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (42 2)  (916 210)  (916 210)  LC_1 Logic Functioning bit
 (48 2)  (922 210)  (922 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (889 211)  (889 211)  routing T_17_13.lft_op_4 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (895 211)  (895 211)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g0_7
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 211)  (909 211)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.input_2_1
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (878 212)  (878 212)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_3
 (6 4)  (880 212)  (880 212)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_3
 (15 4)  (889 212)  (889 212)  routing T_17_13.lft_op_1 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 212)  (892 212)  routing T_17_13.lft_op_1 <X> T_17_13.lc_trk_g1_1
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 212)  (907 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (5 5)  (879 213)  (879 213)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_3
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 213)  (897 213)  routing T_17_13.sp4_v_b_18 <X> T_17_13.lc_trk_g1_2
 (24 5)  (898 213)  (898 213)  routing T_17_13.sp4_v_b_18 <X> T_17_13.lc_trk_g1_2
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 214)  (898 214)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g1_7
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 214)  (907 214)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 214)  (909 214)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.input_2_3
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (40 6)  (914 214)  (914 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (42 6)  (916 214)  (916 214)  LC_3 Logic Functioning bit
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (895 215)  (895 215)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g1_7
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 215)  (906 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 215)  (909 215)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.input_2_3
 (37 7)  (911 215)  (911 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (46 8)  (920 216)  (920 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (19 9)  (893 217)  (893 217)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.tnl_op_2 <X> T_17_13.lc_trk_g2_2
 (25 9)  (899 217)  (899 217)  routing T_17_13.tnl_op_2 <X> T_17_13.lc_trk_g2_2
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (13 10)  (887 218)  (887 218)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_45
 (21 10)  (895 218)  (895 218)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 218)  (909 218)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.input_2_5
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (40 10)  (914 218)  (914 218)  LC_5 Logic Functioning bit
 (41 10)  (915 218)  (915 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (12 11)  (886 219)  (886 219)  routing T_17_13.sp4_h_r_8 <X> T_17_13.sp4_v_t_45
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 219)  (909 219)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.input_2_5
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (899 220)  (899 220)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g3_2
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 220)  (904 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (40 12)  (914 220)  (914 220)  LC_6 Logic Functioning bit
 (43 12)  (917 220)  (917 220)  LC_6 Logic Functioning bit
 (50 12)  (924 220)  (924 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 221)  (888 221)  routing T_17_13.sp4_h_r_24 <X> T_17_13.lc_trk_g3_0
 (15 13)  (889 221)  (889 221)  routing T_17_13.sp4_h_r_24 <X> T_17_13.lc_trk_g3_0
 (16 13)  (890 221)  (890 221)  routing T_17_13.sp4_h_r_24 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_r_v_b_41 <X> T_17_13.lc_trk_g3_1
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (41 13)  (915 221)  (915 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 222)  (888 222)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (15 14)  (889 222)  (889 222)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g3_5
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_v_t_32 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_v_t_26 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_v_t_26 <X> T_17_13.lc_trk_g3_7
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (895 223)  (895 223)  routing T_17_13.sp4_v_t_26 <X> T_17_13.lc_trk_g3_7
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (18 5)  (946 213)  (946 213)  routing T_18_13.sp4_r_v_b_25 <X> T_18_13.lc_trk_g1_1
 (25 6)  (953 214)  (953 214)  routing T_18_13.lft_op_6 <X> T_18_13.lc_trk_g1_6
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (43 6)  (971 214)  (971 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (51 6)  (979 214)  (979 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 215)  (952 215)  routing T_18_13.lft_op_6 <X> T_18_13.lc_trk_g1_6
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 215)  (961 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (34 7)  (962 215)  (962 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.input_2_3
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (14 8)  (942 216)  (942 216)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g2_0
 (14 9)  (942 217)  (942 217)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g2_0
 (16 9)  (944 217)  (944 217)  routing T_18_13.sp4_v_t_21 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_v_b_42 <X> T_18_13.lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.sp4_v_b_42 <X> T_18_13.lc_trk_g2_2
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 218)  (952 218)  routing T_18_13.tnl_op_7 <X> T_18_13.lc_trk_g2_7
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 218)  (963 218)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (40 10)  (968 218)  (968 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (21 11)  (949 219)  (949 219)  routing T_18_13.tnl_op_7 <X> T_18_13.lc_trk_g2_7
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 219)  (961 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (34 11)  (962 219)  (962 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (35 11)  (963 219)  (963 219)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_5
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (40 11)  (968 219)  (968 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (43 11)  (971 219)  (971 219)  LC_5 Logic Functioning bit
 (52 11)  (980 219)  (980 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (6 12)  (934 220)  (934 220)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_v_b_9
 (15 12)  (943 220)  (943 220)  routing T_18_13.tnr_op_1 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (50 12)  (978 220)  (978 220)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (980 220)  (980 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (933 221)  (933 221)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_v_b_9
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (951 221)  (951 221)  routing T_18_13.sp12_v_b_18 <X> T_18_13.lc_trk_g3_2
 (25 13)  (953 221)  (953 221)  routing T_18_13.sp12_v_b_18 <X> T_18_13.lc_trk_g3_2
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 222)  (953 222)  routing T_18_13.sp4_v_b_38 <X> T_18_13.lc_trk_g3_6
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 222)  (963 222)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp4_r_v_b_44 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 223)  (951 223)  routing T_18_13.sp4_v_b_38 <X> T_18_13.lc_trk_g3_6
 (25 15)  (953 223)  (953 223)  routing T_18_13.sp4_v_b_38 <X> T_18_13.lc_trk_g3_6
 (26 15)  (954 223)  (954 223)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 223)  (956 223)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 223)  (961 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (34 15)  (962 223)  (962 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (35 15)  (963 223)  (963 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.input_2_7
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit
 (47 15)  (975 223)  (975 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_19_13

 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 208)  (1012 208)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (47 1)  (1029 209)  (1029 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1033 209)  (1033 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 210)  (999 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1000 211)  (1000 211)  routing T_19_13.sp4_r_v_b_29 <X> T_19_13.lc_trk_g0_5
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (986 212)  (986 212)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_v_b_3
 (6 4)  (988 212)  (988 212)  routing T_19_13.sp4_v_t_42 <X> T_19_13.sp4_v_b_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 218)  (1005 218)  routing T_19_13.sp4_v_b_47 <X> T_19_13.lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.sp4_v_b_47 <X> T_19_13.lc_trk_g2_7
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (22 1)  (1058 209)  (1058 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 209)  (1060 209)  routing T_20_13.top_op_2 <X> T_20_13.lc_trk_g0_2
 (25 1)  (1061 209)  (1061 209)  routing T_20_13.top_op_2 <X> T_20_13.lc_trk_g0_2
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g0_2 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (25 8)  (1061 216)  (1061 216)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g2_2
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 217)  (1059 217)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g2_2
 (24 9)  (1060 217)  (1060 217)  routing T_20_13.sp4_h_r_34 <X> T_20_13.lc_trk_g2_2
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 218)  (1069 218)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 218)  (1072 218)  LC_5 Logic Functioning bit
 (37 10)  (1073 218)  (1073 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (39 10)  (1075 218)  (1075 218)  LC_5 Logic Functioning bit
 (45 10)  (1081 218)  (1081 218)  LC_5 Logic Functioning bit
 (51 10)  (1087 218)  (1087 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (1067 219)  (1067 219)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 219)  (1072 219)  LC_5 Logic Functioning bit
 (37 11)  (1073 219)  (1073 219)  LC_5 Logic Functioning bit
 (38 11)  (1074 219)  (1074 219)  LC_5 Logic Functioning bit
 (39 11)  (1075 219)  (1075 219)  LC_5 Logic Functioning bit
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_13

 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_47
 (9 14)  (1153 222)  (1153 222)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_47
 (10 14)  (1154 222)  (1154 222)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_47


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_14_12

 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (711 204)  (711 204)  routing T_14_12.sp12_v_t_22 <X> T_14_12.sp12_h_r_1


LogicTile_15_12

 (21 0)  (783 192)  (783 192)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g0_3
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g0_3
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g0_3
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp12_h_l_12 <X> T_15_12.lc_trk_g0_7
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp4_r_v_b_27 <X> T_15_12.lc_trk_g1_3
 (21 8)  (783 200)  (783 200)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g2_3
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 200)  (786 200)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g2_3
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 203)  (795 203)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.input_2_5
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (14 12)  (776 204)  (776 204)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g3_0
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.tnr_op_3 <X> T_15_12.lc_trk_g3_3
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (40 12)  (802 204)  (802 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (50 12)  (812 204)  (812 204)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 205)  (777 205)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (46 13)  (808 205)  (808 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_16_12

 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (51 1)  (867 193)  (867 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (28 5)  (844 197)  (844 197)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (26 7)  (842 199)  (842 199)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 199)  (853 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (25 8)  (841 200)  (841 200)  routing T_16_12.sp4_h_r_42 <X> T_16_12.lc_trk_g2_2
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 201)  (839 201)  routing T_16_12.sp4_h_r_42 <X> T_16_12.lc_trk_g2_2
 (24 9)  (840 201)  (840 201)  routing T_16_12.sp4_h_r_42 <X> T_16_12.lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.sp4_h_r_42 <X> T_16_12.lc_trk_g2_2
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 201)  (843 201)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (14 11)  (830 203)  (830 203)  routing T_16_12.sp4_r_v_b_36 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g3_3
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp12_v_b_8 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (830 207)  (830 207)  routing T_16_12.sp4_r_v_b_44 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_17_12

 (12 0)  (886 192)  (886 192)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_h_r_2
 (13 0)  (887 192)  (887 192)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_2
 (21 0)  (895 192)  (895 192)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g0_3
 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 192)  (897 192)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g0_3
 (25 0)  (899 192)  (899 192)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (21 1)  (895 193)  (895 193)  routing T_17_12.sp4_v_b_11 <X> T_17_12.lc_trk_g0_3
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 196)  (900 196)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 196)  (902 196)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 196)  (908 196)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (48 4)  (922 196)  (922 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 197)  (897 197)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g1_2
 (24 5)  (898 197)  (898 197)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g1_2
 (25 5)  (899 197)  (899 197)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g1_2
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 197)  (902 197)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (14 6)  (888 198)  (888 198)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (26 6)  (900 198)  (900 198)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (40 6)  (914 198)  (914 198)  LC_3 Logic Functioning bit
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (15 7)  (889 199)  (889 199)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (901 199)  (901 199)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 199)  (905 199)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 199)  (906 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 199)  (908 199)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.input_2_3
 (35 7)  (909 199)  (909 199)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.input_2_3
 (38 7)  (912 199)  (912 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_8
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 200)  (905 200)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (40 8)  (914 200)  (914 200)  LC_4 Logic Functioning bit
 (43 8)  (917 200)  (917 200)  LC_4 Logic Functioning bit
 (50 8)  (924 200)  (924 200)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (882 201)  (882 201)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_v_b_7
 (12 9)  (886 201)  (886 201)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_v_b_8
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 201)  (899 201)  routing T_17_12.sp4_r_v_b_34 <X> T_17_12.lc_trk_g2_2
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 201)  (902 201)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 201)  (905 201)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (39 9)  (913 201)  (913 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (8 10)  (882 202)  (882 202)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_l_42
 (9 10)  (883 202)  (883 202)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_l_42
 (10 10)  (884 202)  (884 202)  routing T_17_12.sp4_v_t_36 <X> T_17_12.sp4_h_l_42
 (12 10)  (886 202)  (886 202)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_h_l_45
 (21 10)  (895 202)  (895 202)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 202)  (897 202)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (26 10)  (900 202)  (900 202)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (31 10)  (905 202)  (905 202)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (43 10)  (917 202)  (917 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (50 10)  (924 202)  (924 202)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (926 202)  (926 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (885 203)  (885 203)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_h_l_45
 (13 11)  (887 203)  (887 203)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_h_l_45
 (21 11)  (895 203)  (895 203)  routing T_17_12.sp4_v_t_26 <X> T_17_12.lc_trk_g2_7
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 203)  (901 203)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 203)  (902 203)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (37 11)  (911 203)  (911 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (4 12)  (878 204)  (878 204)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_b_9
 (16 12)  (890 204)  (890 204)  routing T_17_12.sp4_v_b_33 <X> T_17_12.lc_trk_g3_1
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.sp4_v_b_33 <X> T_17_12.lc_trk_g3_1
 (5 13)  (879 205)  (879 205)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_b_9
 (18 13)  (892 205)  (892 205)  routing T_17_12.sp4_v_b_33 <X> T_17_12.lc_trk_g3_1
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 206)  (888 206)  routing T_17_12.sp4_h_r_36 <X> T_17_12.lc_trk_g3_4
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (889 207)  (889 207)  routing T_17_12.sp4_h_r_36 <X> T_17_12.lc_trk_g3_4
 (16 15)  (890 207)  (890 207)  routing T_17_12.sp4_h_r_36 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (892 207)  (892 207)  routing T_17_12.sp4_r_v_b_45 <X> T_17_12.lc_trk_g3_5
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_12

 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_0
 (40 0)  (968 192)  (968 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 193)  (962 193)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_0
 (35 1)  (963 193)  (963 193)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_0
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 194)  (952 194)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g0_7
 (26 2)  (954 194)  (954 194)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (42 2)  (970 194)  (970 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (46 2)  (974 194)  (974 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (978 194)  (978 194)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (949 195)  (949 195)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g0_7
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (46 3)  (974 195)  (974 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 195)  (975 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 195)  (976 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (979 195)  (979 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (19 4)  (947 196)  (947 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (949 196)  (949 196)  routing T_18_12.sp4_h_r_11 <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 196)  (951 196)  routing T_18_12.sp4_h_r_11 <X> T_18_12.lc_trk_g1_3
 (24 4)  (952 196)  (952 196)  routing T_18_12.sp4_h_r_11 <X> T_18_12.lc_trk_g1_3
 (21 6)  (949 198)  (949 198)  routing T_18_12.sp4_h_l_2 <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 198)  (951 198)  routing T_18_12.sp4_h_l_2 <X> T_18_12.lc_trk_g1_7
 (24 6)  (952 198)  (952 198)  routing T_18_12.sp4_h_l_2 <X> T_18_12.lc_trk_g1_7
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 198)  (963 198)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (40 6)  (968 198)  (968 198)  LC_3 Logic Functioning bit
 (42 6)  (970 198)  (970 198)  LC_3 Logic Functioning bit
 (53 6)  (981 198)  (981 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_3
 (35 7)  (963 199)  (963 199)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_3
 (37 7)  (965 199)  (965 199)  LC_3 Logic Functioning bit
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (1 8)  (929 200)  (929 200)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 200)  (951 200)  routing T_18_12.sp4_v_t_30 <X> T_18_12.lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.sp4_v_t_30 <X> T_18_12.lc_trk_g2_3
 (1 9)  (929 201)  (929 201)  routing T_18_12.glb_netwk_4 <X> T_18_12.glb2local_1
 (10 9)  (938 201)  (938 201)  routing T_18_12.sp4_h_r_2 <X> T_18_12.sp4_v_b_7
 (15 10)  (943 202)  (943 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (16 10)  (944 202)  (944 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 202)  (946 202)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 202)  (968 202)  LC_5 Logic Functioning bit
 (42 10)  (970 202)  (970 202)  LC_5 Logic Functioning bit
 (9 11)  (937 203)  (937 203)  routing T_18_12.sp4_v_b_7 <X> T_18_12.sp4_v_t_42
 (18 11)  (946 203)  (946 203)  routing T_18_12.sp4_h_r_45 <X> T_18_12.lc_trk_g2_5
 (19 11)  (947 203)  (947 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp4_r_v_b_39 <X> T_18_12.lc_trk_g2_7
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (954 203)  (954 203)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (12 12)  (940 204)  (940 204)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_r_11
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g3_3
 (26 12)  (954 204)  (954 204)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 204)  (956 204)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 204)  (959 204)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 204)  (961 204)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (50 12)  (978 204)  (978 204)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (949 205)  (949 205)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g3_3
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 205)  (953 205)  routing T_18_12.sp4_r_v_b_42 <X> T_18_12.lc_trk_g3_2
 (26 13)  (954 205)  (954 205)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 205)  (956 205)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 205)  (957 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 205)  (958 205)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (15 14)  (943 206)  (943 206)  routing T_18_12.sp4_v_t_32 <X> T_18_12.lc_trk_g3_5
 (16 14)  (944 206)  (944 206)  routing T_18_12.sp4_v_t_32 <X> T_18_12.lc_trk_g3_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (949 206)  (949 206)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g3_7
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (42 14)  (970 206)  (970 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (50 14)  (978 206)  (978 206)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (944 207)  (944 207)  routing T_18_12.sp12_v_b_12 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g3_7
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp12_v_t_21 <X> T_18_12.lc_trk_g3_6
 (25 15)  (953 207)  (953 207)  routing T_18_12.sp12_v_t_21 <X> T_18_12.lc_trk_g3_6
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (40 15)  (968 207)  (968 207)  LC_7 Logic Functioning bit
 (42 15)  (970 207)  (970 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit
 (46 15)  (974 207)  (974 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_12

 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 192)  (1017 192)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_0
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (52 0)  (1034 192)  (1034 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 193)  (1009 193)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_0
 (35 1)  (1017 193)  (1017 193)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (39 1)  (1021 193)  (1021 193)  LC_0 Logic Functioning bit
 (41 1)  (1023 193)  (1023 193)  LC_0 Logic Functioning bit
 (43 1)  (1025 193)  (1025 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 196)  (982 196)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (14 5)  (996 197)  (996 197)  routing T_19_12.top_op_0 <X> T_19_12.lc_trk_g1_0
 (15 5)  (997 197)  (997 197)  routing T_19_12.top_op_0 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1000 201)  (1000 201)  routing T_19_12.sp4_r_v_b_33 <X> T_19_12.lc_trk_g2_1
 (12 10)  (994 202)  (994 202)  routing T_19_12.sp4_v_t_45 <X> T_19_12.sp4_h_l_45
 (11 11)  (993 203)  (993 203)  routing T_19_12.sp4_v_t_45 <X> T_19_12.sp4_h_l_45
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 203)  (1007 203)  routing T_19_12.sp4_r_v_b_38 <X> T_19_12.lc_trk_g2_6
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (24 12)  (1006 204)  (1006 204)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (21 13)  (1003 205)  (1003 205)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 207)  (1003 207)  routing T_19_12.sp4_r_v_b_47 <X> T_19_12.lc_trk_g3_7


LogicTile_20_12

 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1036 196)  (1036 196)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (1055 196)  (1055 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (8 5)  (1044 197)  (1044 197)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_v_b_4
 (10 5)  (1046 197)  (1046 197)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_v_b_4
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (4 9)  (1040 201)  (1040 201)  routing T_20_12.sp4_h_l_47 <X> T_20_12.sp4_h_r_6
 (5 9)  (1041 201)  (1041 201)  routing T_20_12.sp4_h_r_6 <X> T_20_12.sp4_v_b_6
 (6 9)  (1042 201)  (1042 201)  routing T_20_12.sp4_h_l_47 <X> T_20_12.sp4_h_r_6
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 201)  (1059 201)  routing T_20_12.sp4_v_b_42 <X> T_20_12.lc_trk_g2_2
 (24 9)  (1060 201)  (1060 201)  routing T_20_12.sp4_v_b_42 <X> T_20_12.lc_trk_g2_2
 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (48 9)  (1084 201)  (1084 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (1044 202)  (1044 202)  routing T_20_12.sp4_v_t_42 <X> T_20_12.sp4_h_l_42
 (9 10)  (1045 202)  (1045 202)  routing T_20_12.sp4_v_t_42 <X> T_20_12.sp4_h_l_42
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.sp4_r_v_b_43 <X> T_20_12.lc_trk_g3_3
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_26_12

 (3 9)  (1351 201)  (1351 201)  routing T_26_12.sp12_h_l_22 <X> T_26_12.sp12_v_b_1


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_12_11

 (13 12)  (613 188)  (613 188)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_v_b_11


LogicTile_14_11

 (2 8)  (710 184)  (710 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_11

 (13 9)  (775 185)  (775 185)  routing T_15_11.sp4_v_t_38 <X> T_15_11.sp4_h_r_8


LogicTile_16_11

 (10 1)  (826 177)  (826 177)  routing T_16_11.sp4_h_r_8 <X> T_16_11.sp4_v_b_1
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (26 3)  (842 179)  (842 179)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 179)  (853 179)  LC_1 Logic Functioning bit
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (40 3)  (856 179)  (856 179)  LC_1 Logic Functioning bit
 (42 3)  (858 179)  (858 179)  LC_1 Logic Functioning bit
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 184)  (839 184)  routing T_16_11.sp12_v_b_11 <X> T_16_11.lc_trk_g2_3
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (837 189)  (837 189)  routing T_16_11.sp4_r_v_b_43 <X> T_16_11.lc_trk_g3_3
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_11

 (14 1)  (888 177)  (888 177)  routing T_17_11.sp4_r_v_b_35 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp4_v_b_18 <X> T_17_11.lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.sp4_v_b_18 <X> T_17_11.lc_trk_g0_2
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 178)  (885 178)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_v_t_39
 (21 2)  (895 178)  (895 178)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 178)  (897 178)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (26 2)  (900 178)  (900 178)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 178)  (902 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 178)  (909 178)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_1
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (40 2)  (914 178)  (914 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (8 3)  (882 179)  (882 179)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_36
 (9 3)  (883 179)  (883 179)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_36
 (15 3)  (889 179)  (889 179)  routing T_17_11.sp4_v_t_9 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_v_t_9 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (895 179)  (895 179)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (28 3)  (902 179)  (902 179)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 179)  (909 179)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.input_2_1
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (40 3)  (914 179)  (914 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (889 180)  (889 180)  routing T_17_11.lft_op_1 <X> T_17_11.lc_trk_g1_1
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 180)  (892 180)  routing T_17_11.lft_op_1 <X> T_17_11.lc_trk_g1_1
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 180)  (902 180)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (40 4)  (914 180)  (914 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (50 4)  (924 180)  (924 180)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (40 5)  (914 181)  (914 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (15 6)  (889 182)  (889 182)  routing T_17_11.sp4_v_b_21 <X> T_17_11.lc_trk_g1_5
 (16 6)  (890 182)  (890 182)  routing T_17_11.sp4_v_b_21 <X> T_17_11.lc_trk_g1_5
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (895 182)  (895 182)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 182)  (897 182)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g1_7
 (28 6)  (902 182)  (902 182)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 182)  (905 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 182)  (909 182)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.input_2_3
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (40 6)  (914 182)  (914 182)  LC_3 Logic Functioning bit
 (42 6)  (916 182)  (916 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (895 183)  (895 183)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g1_7
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (907 183)  (907 183)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.input_2_3
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (40 7)  (914 183)  (914 183)  LC_3 Logic Functioning bit
 (42 7)  (916 183)  (916 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (15 8)  (889 184)  (889 184)  routing T_17_11.sp4_v_t_28 <X> T_17_11.lc_trk_g2_1
 (16 8)  (890 184)  (890 184)  routing T_17_11.sp4_v_t_28 <X> T_17_11.lc_trk_g2_1
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (895 184)  (895 184)  routing T_17_11.sp4_v_t_14 <X> T_17_11.lc_trk_g2_3
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 184)  (897 184)  routing T_17_11.sp4_v_t_14 <X> T_17_11.lc_trk_g2_3
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 184)  (902 184)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 184)  (907 184)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (40 8)  (914 184)  (914 184)  LC_4 Logic Functioning bit
 (41 8)  (915 184)  (915 184)  LC_4 Logic Functioning bit
 (50 8)  (924 184)  (924 184)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.tnl_op_2 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.tnl_op_2 <X> T_17_11.lc_trk_g2_2
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (40 9)  (914 185)  (914 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp12_v_b_21 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 186)  (897 186)  routing T_17_11.sp4_h_r_31 <X> T_17_11.lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.sp4_h_r_31 <X> T_17_11.lc_trk_g2_7
 (8 11)  (882 187)  (882 187)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_42
 (9 11)  (883 187)  (883 187)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_42
 (10 11)  (884 187)  (884 187)  routing T_17_11.sp4_h_r_1 <X> T_17_11.sp4_v_t_42
 (18 11)  (892 187)  (892 187)  routing T_17_11.sp12_v_b_21 <X> T_17_11.lc_trk_g2_5
 (21 11)  (895 187)  (895 187)  routing T_17_11.sp4_h_r_31 <X> T_17_11.lc_trk_g2_7
 (14 12)  (888 188)  (888 188)  routing T_17_11.sp4_h_l_21 <X> T_17_11.lc_trk_g3_0
 (15 12)  (889 188)  (889 188)  routing T_17_11.tnl_op_1 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 188)  (901 188)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (15 13)  (889 189)  (889 189)  routing T_17_11.sp4_h_l_21 <X> T_17_11.lc_trk_g3_0
 (16 13)  (890 189)  (890 189)  routing T_17_11.sp4_h_l_21 <X> T_17_11.lc_trk_g3_0
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (892 189)  (892 189)  routing T_17_11.tnl_op_1 <X> T_17_11.lc_trk_g3_1
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (40 13)  (914 189)  (914 189)  LC_6 Logic Functioning bit
 (46 13)  (920 189)  (920 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_11

 (14 0)  (942 176)  (942 176)  routing T_18_11.sp4_h_r_8 <X> T_18_11.lc_trk_g0_0
 (26 0)  (954 176)  (954 176)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 176)  (959 176)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 176)  (961 176)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (40 0)  (968 176)  (968 176)  LC_0 Logic Functioning bit
 (43 0)  (971 176)  (971 176)  LC_0 Logic Functioning bit
 (45 0)  (973 176)  (973 176)  LC_0 Logic Functioning bit
 (15 1)  (943 177)  (943 177)  routing T_18_11.sp4_h_r_8 <X> T_18_11.lc_trk_g0_0
 (16 1)  (944 177)  (944 177)  routing T_18_11.sp4_h_r_8 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 177)  (951 177)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g0_2
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 177)  (959 177)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (965 177)  (965 177)  LC_0 Logic Functioning bit
 (39 1)  (967 177)  (967 177)  LC_0 Logic Functioning bit
 (40 1)  (968 177)  (968 177)  LC_0 Logic Functioning bit
 (42 1)  (970 177)  (970 177)  LC_0 Logic Functioning bit
 (47 1)  (975 177)  (975 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 178)  (942 178)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g0_4
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 178)  (962 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 178)  (963 178)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.input_2_1
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (40 2)  (968 178)  (968 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (52 2)  (980 178)  (980 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (943 179)  (943 179)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 179)  (961 179)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.input_2_1
 (34 3)  (962 179)  (962 179)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.input_2_1
 (35 3)  (963 179)  (963 179)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.input_2_1
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (37 3)  (965 179)  (965 179)  LC_1 Logic Functioning bit
 (38 3)  (966 179)  (966 179)  LC_1 Logic Functioning bit
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (9 5)  (937 181)  (937 181)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_v_b_4
 (10 5)  (938 181)  (938 181)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_v_b_4
 (12 8)  (940 184)  (940 184)  routing T_18_11.sp4_v_t_45 <X> T_18_11.sp4_h_r_8
 (16 8)  (944 184)  (944 184)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g2_1
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (946 184)  (946 184)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g2_1
 (18 9)  (946 185)  (946 185)  routing T_18_11.sp4_v_b_33 <X> T_18_11.lc_trk_g2_1
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.bnl_op_1 <X> T_18_11.lc_trk_g3_1
 (18 13)  (946 189)  (946 189)  routing T_18_11.bnl_op_1 <X> T_18_11.lc_trk_g3_1
 (19 13)  (947 189)  (947 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (951 191)  (951 191)  routing T_18_11.sp12_v_t_21 <X> T_18_11.lc_trk_g3_6
 (25 15)  (953 191)  (953 191)  routing T_18_11.sp12_v_t_21 <X> T_18_11.lc_trk_g3_6


LogicTile_19_11

 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 176)  (1010 176)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 176)  (1016 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (42 0)  (1024 176)  (1024 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (52 0)  (1034 176)  (1034 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (986 177)  (986 177)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_r_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 177)  (1012 177)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 177)  (1015 177)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.input_2_0
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (993 178)  (993 178)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_t_39
 (15 2)  (997 178)  (997 178)  routing T_19_11.sp4_h_r_21 <X> T_19_11.lc_trk_g0_5
 (16 2)  (998 178)  (998 178)  routing T_19_11.sp4_h_r_21 <X> T_19_11.lc_trk_g0_5
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 178)  (1000 178)  routing T_19_11.sp4_h_r_21 <X> T_19_11.lc_trk_g0_5
 (14 3)  (996 179)  (996 179)  routing T_19_11.sp4_r_v_b_28 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1000 179)  (1000 179)  routing T_19_11.sp4_h_r_21 <X> T_19_11.lc_trk_g0_5
 (0 4)  (982 180)  (982 180)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 180)  (1006 180)  routing T_19_11.bot_op_3 <X> T_19_11.lc_trk_g1_3
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 180)  (1017 180)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_2
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (43 4)  (1025 180)  (1025 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (52 4)  (1034 180)  (1034 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (982 181)  (982 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 181)  (1009 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1015 181)  (1015 181)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_2
 (34 5)  (1016 181)  (1016 181)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_2
 (35 5)  (1017 181)  (1017 181)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.input_2_2
 (37 5)  (1019 181)  (1019 181)  LC_2 Logic Functioning bit
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (42 5)  (1024 181)  (1024 181)  LC_2 Logic Functioning bit
 (21 8)  (1003 184)  (1003 184)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 184)  (1005 184)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (21 9)  (1003 185)  (1003 185)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (8 10)  (990 186)  (990 186)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_42
 (9 10)  (991 186)  (991 186)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_l_42
 (4 12)  (986 188)  (986 188)  routing T_19_11.sp4_v_t_44 <X> T_19_11.sp4_v_b_9
 (15 12)  (997 188)  (997 188)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g3_1
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 188)  (1000 188)  routing T_19_11.rgt_op_1 <X> T_19_11.lc_trk_g3_1
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1007 188)  (1007 188)  routing T_19_11.sp4_v_t_23 <X> T_19_11.lc_trk_g3_2
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 188)  (1015 188)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (38 12)  (1020 188)  (1020 188)  LC_6 Logic Functioning bit
 (45 12)  (1027 188)  (1027 188)  LC_6 Logic Functioning bit
 (47 12)  (1029 188)  (1029 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1005 189)  (1005 189)  routing T_19_11.sp4_v_t_23 <X> T_19_11.lc_trk_g3_2
 (25 13)  (1007 189)  (1007 189)  routing T_19_11.sp4_v_t_23 <X> T_19_11.lc_trk_g3_2
 (26 13)  (1008 189)  (1008 189)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 189)  (1009 189)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 189)  (1010 189)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 189)  (1013 189)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 189)  (1018 189)  LC_6 Logic Functioning bit
 (37 13)  (1019 189)  (1019 189)  LC_6 Logic Functioning bit
 (38 13)  (1020 189)  (1020 189)  LC_6 Logic Functioning bit
 (39 13)  (1021 189)  (1021 189)  LC_6 Logic Functioning bit
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1005 190)  (1005 190)  routing T_19_11.sp4_v_b_47 <X> T_19_11.lc_trk_g3_7
 (24 14)  (1006 190)  (1006 190)  routing T_19_11.sp4_v_b_47 <X> T_19_11.lc_trk_g3_7
 (14 15)  (996 191)  (996 191)  routing T_19_11.sp4_r_v_b_44 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_20_11

 (8 0)  (1044 176)  (1044 176)  routing T_20_11.sp4_h_l_36 <X> T_20_11.sp4_h_r_1
 (13 1)  (1049 177)  (1049 177)  routing T_20_11.sp4_v_t_44 <X> T_20_11.sp4_h_r_2
 (22 1)  (1058 177)  (1058 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1059 177)  (1059 177)  routing T_20_11.sp4_h_r_2 <X> T_20_11.lc_trk_g0_2
 (24 1)  (1060 177)  (1060 177)  routing T_20_11.sp4_h_r_2 <X> T_20_11.lc_trk_g0_2
 (25 1)  (1061 177)  (1061 177)  routing T_20_11.sp4_h_r_2 <X> T_20_11.lc_trk_g0_2
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g0_2 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1059 184)  (1059 184)  routing T_20_11.sp12_v_b_11 <X> T_20_11.lc_trk_g2_3
 (32 12)  (1068 188)  (1068 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 188)  (1069 188)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 188)  (1072 188)  LC_6 Logic Functioning bit
 (37 12)  (1073 188)  (1073 188)  LC_6 Logic Functioning bit
 (38 12)  (1074 188)  (1074 188)  LC_6 Logic Functioning bit
 (39 12)  (1075 188)  (1075 188)  LC_6 Logic Functioning bit
 (45 12)  (1081 188)  (1081 188)  LC_6 Logic Functioning bit
 (31 13)  (1067 189)  (1067 189)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 189)  (1072 189)  LC_6 Logic Functioning bit
 (37 13)  (1073 189)  (1073 189)  LC_6 Logic Functioning bit
 (38 13)  (1074 189)  (1074 189)  LC_6 Logic Functioning bit
 (39 13)  (1075 189)  (1075 189)  LC_6 Logic Functioning bit
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 190)  (1051 190)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g3_5
 (16 14)  (1052 190)  (1052 190)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g3_5
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1054 190)  (1054 190)  routing T_20_11.sp4_h_l_24 <X> T_20_11.lc_trk_g3_5


LogicTile_21_11

 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 176)  (1123 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 176)  (1124 176)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (37 0)  (1127 176)  (1127 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (39 0)  (1129 176)  (1129 176)  LC_0 Logic Functioning bit
 (45 0)  (1135 176)  (1135 176)  LC_0 Logic Functioning bit
 (46 0)  (1136 176)  (1136 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (1126 177)  (1126 177)  LC_0 Logic Functioning bit
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (38 1)  (1128 177)  (1128 177)  LC_0 Logic Functioning bit
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (44 1)  (1134 177)  (1134 177)  LC_0 Logic Functioning bit
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 178)  (1091 178)  routing T_21_11.glb_netwk_6 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 178)  (1095 178)  routing T_21_11.sp4_v_t_43 <X> T_21_11.sp4_h_l_37
 (4 3)  (1094 179)  (1094 179)  routing T_21_11.sp4_v_t_43 <X> T_21_11.sp4_h_l_37
 (6 3)  (1096 179)  (1096 179)  routing T_21_11.sp4_v_t_43 <X> T_21_11.sp4_h_l_37
 (14 13)  (1104 189)  (1104 189)  routing T_21_11.sp4_h_r_24 <X> T_21_11.lc_trk_g3_0
 (15 13)  (1105 189)  (1105 189)  routing T_21_11.sp4_h_r_24 <X> T_21_11.lc_trk_g3_0
 (16 13)  (1106 189)  (1106 189)  routing T_21_11.sp4_h_r_24 <X> T_21_11.lc_trk_g3_0
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (1090 190)  (1090 190)  routing T_21_11.glb_netwk_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_11

 (8 1)  (1260 177)  (1260 177)  routing T_24_11.sp4_h_l_36 <X> T_24_11.sp4_v_b_1
 (9 1)  (1261 177)  (1261 177)  routing T_24_11.sp4_h_l_36 <X> T_24_11.sp4_v_b_1
 (11 12)  (1263 188)  (1263 188)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11
 (13 12)  (1265 188)  (1265 188)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11
 (12 13)  (1264 189)  (1264 189)  routing T_24_11.sp4_h_l_40 <X> T_24_11.sp4_v_b_11


LogicTile_29_11

 (3 1)  (1513 177)  (1513 177)  routing T_29_11.sp12_h_l_23 <X> T_29_11.sp12_v_b_0


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23


LogicTile_12_10

 (6 0)  (606 160)  (606 160)  routing T_12_10.sp4_h_r_7 <X> T_12_10.sp4_v_b_0


LogicTile_13_10

 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 162)  (685 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 162)  (687 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 162)  (688 162)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 162)  (694 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (46 2)  (700 162)  (700 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (30 3)  (684 163)  (684 163)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 163)  (685 163)  routing T_13_10.lc_trk_g3_7 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 163)  (694 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 164)  (677 164)  routing T_13_10.sp4_h_r_3 <X> T_13_10.lc_trk_g1_3
 (24 4)  (678 164)  (678 164)  routing T_13_10.sp4_h_r_3 <X> T_13_10.lc_trk_g1_3
 (21 5)  (675 165)  (675 165)  routing T_13_10.sp4_h_r_3 <X> T_13_10.lc_trk_g1_3
 (22 14)  (676 174)  (676 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (677 174)  (677 174)  routing T_13_10.sp12_v_b_23 <X> T_13_10.lc_trk_g3_7
 (21 15)  (675 175)  (675 175)  routing T_13_10.sp12_v_b_23 <X> T_13_10.lc_trk_g3_7


LogicTile_14_10

 (3 12)  (711 172)  (711 172)  routing T_14_10.sp12_v_t_22 <X> T_14_10.sp12_h_r_1


LogicTile_16_10

 (13 9)  (829 169)  (829 169)  routing T_16_10.sp4_v_t_38 <X> T_16_10.sp4_h_r_8


LogicTile_17_10

 (3 0)  (877 160)  (877 160)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_v_b_0
 (27 2)  (901 162)  (901 162)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 162)  (902 162)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 162)  (904 162)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 162)  (905 162)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 162)  (908 162)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 162)  (910 162)  LC_1 Logic Functioning bit
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (38 2)  (912 162)  (912 162)  LC_1 Logic Functioning bit
 (40 2)  (914 162)  (914 162)  LC_1 Logic Functioning bit
 (42 2)  (916 162)  (916 162)  LC_1 Logic Functioning bit
 (27 3)  (901 163)  (901 163)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 163)  (903 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 163)  (904 163)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 163)  (906 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (908 163)  (908 163)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.input_2_1
 (35 3)  (909 163)  (909 163)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.input_2_1
 (37 3)  (911 163)  (911 163)  LC_1 Logic Functioning bit
 (40 3)  (914 163)  (914 163)  LC_1 Logic Functioning bit
 (42 3)  (916 163)  (916 163)  LC_1 Logic Functioning bit
 (14 4)  (888 164)  (888 164)  routing T_17_10.sp4_v_b_0 <X> T_17_10.lc_trk_g1_0
 (25 4)  (899 164)  (899 164)  routing T_17_10.sp4_v_b_2 <X> T_17_10.lc_trk_g1_2
 (16 5)  (890 165)  (890 165)  routing T_17_10.sp4_v_b_0 <X> T_17_10.lc_trk_g1_0
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 165)  (897 165)  routing T_17_10.sp4_v_b_2 <X> T_17_10.lc_trk_g1_2
 (5 6)  (879 166)  (879 166)  routing T_17_10.sp4_v_t_44 <X> T_17_10.sp4_h_l_38
 (15 6)  (889 166)  (889 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (16 6)  (890 166)  (890 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 166)  (892 166)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (4 7)  (878 167)  (878 167)  routing T_17_10.sp4_v_t_44 <X> T_17_10.sp4_h_l_38
 (6 7)  (880 167)  (880 167)  routing T_17_10.sp4_v_t_44 <X> T_17_10.sp4_h_l_38
 (18 7)  (892 167)  (892 167)  routing T_17_10.sp4_h_r_21 <X> T_17_10.lc_trk_g1_5
 (9 11)  (883 171)  (883 171)  routing T_17_10.sp4_v_b_11 <X> T_17_10.sp4_v_t_42
 (10 11)  (884 171)  (884 171)  routing T_17_10.sp4_v_b_11 <X> T_17_10.sp4_v_t_42
 (21 14)  (895 174)  (895 174)  routing T_17_10.sp4_v_t_26 <X> T_17_10.lc_trk_g3_7
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 174)  (897 174)  routing T_17_10.sp4_v_t_26 <X> T_17_10.lc_trk_g3_7
 (21 15)  (895 175)  (895 175)  routing T_17_10.sp4_v_t_26 <X> T_17_10.lc_trk_g3_7


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 164)  (928 164)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (1 4)  (929 164)  (929 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 164)  (943 164)  routing T_18_10.sp4_v_b_17 <X> T_18_10.lc_trk_g1_1
 (16 4)  (944 164)  (944 164)  routing T_18_10.sp4_v_b_17 <X> T_18_10.lc_trk_g1_1
 (17 4)  (945 164)  (945 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (1 5)  (929 165)  (929 165)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (22 9)  (950 169)  (950 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 169)  (951 169)  routing T_18_10.sp4_v_b_42 <X> T_18_10.lc_trk_g2_2
 (24 9)  (952 169)  (952 169)  routing T_18_10.sp4_v_b_42 <X> T_18_10.lc_trk_g2_2
 (27 10)  (955 170)  (955 170)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 170)  (959 170)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (41 10)  (969 170)  (969 170)  LC_5 Logic Functioning bit
 (43 10)  (971 170)  (971 170)  LC_5 Logic Functioning bit
 (45 10)  (973 170)  (973 170)  LC_5 Logic Functioning bit
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 171)  (951 171)  routing T_18_10.sp4_v_b_46 <X> T_18_10.lc_trk_g2_6
 (24 11)  (952 171)  (952 171)  routing T_18_10.sp4_v_b_46 <X> T_18_10.lc_trk_g2_6
 (26 11)  (954 171)  (954 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 171)  (955 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 171)  (956 171)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 171)  (959 171)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (39 11)  (967 171)  (967 171)  LC_5 Logic Functioning bit
 (46 11)  (974 171)  (974 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.tnl_op_2 <X> T_18_10.lc_trk_g3_2
 (25 13)  (953 173)  (953 173)  routing T_18_10.tnl_op_2 <X> T_18_10.lc_trk_g3_2
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_10

 (14 3)  (996 163)  (996 163)  routing T_19_10.sp4_r_v_b_28 <X> T_19_10.lc_trk_g0_4
 (17 3)  (999 163)  (999 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 4)  (1010 164)  (1010 164)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 164)  (1012 164)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 164)  (1013 164)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 164)  (1015 164)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 164)  (1016 164)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 164)  (1017 164)  routing T_19_10.lc_trk_g0_4 <X> T_19_10.input_2_2
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (40 4)  (1022 164)  (1022 164)  LC_2 Logic Functioning bit
 (41 4)  (1023 164)  (1023 164)  LC_2 Logic Functioning bit
 (42 4)  (1024 164)  (1024 164)  LC_2 Logic Functioning bit
 (28 5)  (1010 165)  (1010 165)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 165)  (1011 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 165)  (1013 165)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 165)  (1014 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (1020 165)  (1020 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (26 6)  (1008 166)  (1008 166)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 166)  (1010 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 166)  (1012 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 166)  (1015 166)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 166)  (1016 166)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (38 6)  (1020 166)  (1020 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (40 6)  (1022 166)  (1022 166)  LC_3 Logic Functioning bit
 (43 6)  (1025 166)  (1025 166)  LC_3 Logic Functioning bit
 (50 6)  (1032 166)  (1032 166)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (1010 167)  (1010 167)  routing T_19_10.lc_trk_g2_5 <X> T_19_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 167)  (1011 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (38 7)  (1020 167)  (1020 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (14 9)  (996 169)  (996 169)  routing T_19_10.sp4_r_v_b_32 <X> T_19_10.lc_trk_g2_0
 (17 9)  (999 169)  (999 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (15 10)  (997 170)  (997 170)  routing T_19_10.sp4_h_r_45 <X> T_19_10.lc_trk_g2_5
 (16 10)  (998 170)  (998 170)  routing T_19_10.sp4_h_r_45 <X> T_19_10.lc_trk_g2_5
 (17 10)  (999 170)  (999 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1000 170)  (1000 170)  routing T_19_10.sp4_h_r_45 <X> T_19_10.lc_trk_g2_5
 (18 11)  (1000 171)  (1000 171)  routing T_19_10.sp4_h_r_45 <X> T_19_10.lc_trk_g2_5
 (15 12)  (997 172)  (997 172)  routing T_19_10.sp4_v_t_28 <X> T_19_10.lc_trk_g3_1
 (16 12)  (998 172)  (998 172)  routing T_19_10.sp4_v_t_28 <X> T_19_10.lc_trk_g3_1
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 14)  (1003 174)  (1003 174)  routing T_19_10.sp4_v_t_18 <X> T_19_10.lc_trk_g3_7
 (22 14)  (1004 174)  (1004 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 174)  (1005 174)  routing T_19_10.sp4_v_t_18 <X> T_19_10.lc_trk_g3_7
 (22 15)  (1004 175)  (1004 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 175)  (1006 175)  routing T_19_10.tnr_op_6 <X> T_19_10.lc_trk_g3_6


LogicTile_20_10

 (5 9)  (1041 169)  (1041 169)  routing T_20_10.sp4_h_r_6 <X> T_20_10.sp4_v_b_6


LogicTile_22_10

 (8 5)  (1152 165)  (1152 165)  routing T_22_10.sp4_h_l_47 <X> T_22_10.sp4_v_b_4
 (9 5)  (1153 165)  (1153 165)  routing T_22_10.sp4_h_l_47 <X> T_22_10.sp4_v_b_4
 (10 5)  (1154 165)  (1154 165)  routing T_22_10.sp4_h_l_47 <X> T_22_10.sp4_v_b_4


LogicTile_24_10

 (6 11)  (1258 171)  (1258 171)  routing T_24_10.sp4_h_r_6 <X> T_24_10.sp4_h_l_43


LogicTile_26_10

 (3 13)  (1351 173)  (1351 173)  routing T_26_10.sp12_h_l_22 <X> T_26_10.sp12_h_r_1
 (36 14)  (1384 174)  (1384 174)  LC_7 Logic Functioning bit
 (37 14)  (1385 174)  (1385 174)  LC_7 Logic Functioning bit
 (38 14)  (1386 174)  (1386 174)  LC_7 Logic Functioning bit
 (39 14)  (1387 174)  (1387 174)  LC_7 Logic Functioning bit
 (40 14)  (1388 174)  (1388 174)  LC_7 Logic Functioning bit
 (41 14)  (1389 174)  (1389 174)  LC_7 Logic Functioning bit
 (42 14)  (1390 174)  (1390 174)  LC_7 Logic Functioning bit
 (43 14)  (1391 174)  (1391 174)  LC_7 Logic Functioning bit
 (46 14)  (1394 174)  (1394 174)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (36 15)  (1384 175)  (1384 175)  LC_7 Logic Functioning bit
 (37 15)  (1385 175)  (1385 175)  LC_7 Logic Functioning bit
 (38 15)  (1386 175)  (1386 175)  LC_7 Logic Functioning bit
 (39 15)  (1387 175)  (1387 175)  LC_7 Logic Functioning bit
 (40 15)  (1388 175)  (1388 175)  LC_7 Logic Functioning bit
 (41 15)  (1389 175)  (1389 175)  LC_7 Logic Functioning bit
 (42 15)  (1390 175)  (1390 175)  LC_7 Logic Functioning bit
 (43 15)  (1391 175)  (1391 175)  LC_7 Logic Functioning bit
 (46 15)  (1394 175)  (1394 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_29_10

 (4 12)  (1514 172)  (1514 172)  routing T_29_10.sp4_h_l_38 <X> T_29_10.sp4_v_b_9
 (6 12)  (1516 172)  (1516 172)  routing T_29_10.sp4_h_l_38 <X> T_29_10.sp4_v_b_9
 (5 13)  (1515 173)  (1515 173)  routing T_29_10.sp4_h_l_38 <X> T_29_10.sp4_v_b_9


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (6 4)  (1732 164)  (1732 164)  routing T_33_10.span12_horz_13 <X> T_33_10.lc_trk_g0_5
 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (8 11)  (882 155)  (882 155)  routing T_17_9.sp4_h_r_1 <X> T_17_9.sp4_v_t_42
 (9 11)  (883 155)  (883 155)  routing T_17_9.sp4_h_r_1 <X> T_17_9.sp4_v_t_42
 (10 11)  (884 155)  (884 155)  routing T_17_9.sp4_h_r_1 <X> T_17_9.sp4_v_t_42
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (12 12)  (940 156)  (940 156)  routing T_18_9.sp4_v_t_46 <X> T_18_9.sp4_h_r_11
 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (19 13)  (947 157)  (947 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (1 2)  (983 146)  (983 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (985 148)  (985 148)  routing T_19_9.sp12_v_t_23 <X> T_19_9.sp12_h_r_0
 (9 7)  (991 151)  (991 151)  routing T_19_9.sp4_v_b_4 <X> T_19_9.sp4_v_t_41
 (16 8)  (998 152)  (998 152)  routing T_19_9.sp4_v_b_33 <X> T_19_9.lc_trk_g2_1
 (17 8)  (999 152)  (999 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 152)  (1000 152)  routing T_19_9.sp4_v_b_33 <X> T_19_9.lc_trk_g2_1
 (32 8)  (1014 152)  (1014 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 152)  (1015 152)  routing T_19_9.lc_trk_g2_1 <X> T_19_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 152)  (1018 152)  LC_4 Logic Functioning bit
 (37 8)  (1019 152)  (1019 152)  LC_4 Logic Functioning bit
 (38 8)  (1020 152)  (1020 152)  LC_4 Logic Functioning bit
 (39 8)  (1021 152)  (1021 152)  LC_4 Logic Functioning bit
 (45 8)  (1027 152)  (1027 152)  LC_4 Logic Functioning bit
 (46 8)  (1028 152)  (1028 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (1000 153)  (1000 153)  routing T_19_9.sp4_v_b_33 <X> T_19_9.lc_trk_g2_1
 (36 9)  (1018 153)  (1018 153)  LC_4 Logic Functioning bit
 (37 9)  (1019 153)  (1019 153)  LC_4 Logic Functioning bit
 (38 9)  (1020 153)  (1020 153)  LC_4 Logic Functioning bit
 (39 9)  (1021 153)  (1021 153)  LC_4 Logic Functioning bit
 (44 9)  (1026 153)  (1026 153)  LC_4 Logic Functioning bit
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (982 158)  (982 158)  routing T_19_9.glb_netwk_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (0 2)  (1090 146)  (1090 146)  routing T_21_9.glb_netwk_6 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 146)  (1091 146)  routing T_21_9.glb_netwk_6 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 146)  (1092 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 4)  (1095 148)  (1095 148)  routing T_21_9.sp4_h_l_37 <X> T_21_9.sp4_h_r_3
 (4 5)  (1094 149)  (1094 149)  routing T_21_9.sp4_h_l_37 <X> T_21_9.sp4_h_r_3
 (31 6)  (1121 150)  (1121 150)  routing T_21_9.lc_trk_g2_6 <X> T_21_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 150)  (1122 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 150)  (1123 150)  routing T_21_9.lc_trk_g2_6 <X> T_21_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 150)  (1126 150)  LC_3 Logic Functioning bit
 (37 6)  (1127 150)  (1127 150)  LC_3 Logic Functioning bit
 (38 6)  (1128 150)  (1128 150)  LC_3 Logic Functioning bit
 (39 6)  (1129 150)  (1129 150)  LC_3 Logic Functioning bit
 (45 6)  (1135 150)  (1135 150)  LC_3 Logic Functioning bit
 (31 7)  (1121 151)  (1121 151)  routing T_21_9.lc_trk_g2_6 <X> T_21_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 151)  (1126 151)  LC_3 Logic Functioning bit
 (37 7)  (1127 151)  (1127 151)  LC_3 Logic Functioning bit
 (38 7)  (1128 151)  (1128 151)  LC_3 Logic Functioning bit
 (39 7)  (1129 151)  (1129 151)  LC_3 Logic Functioning bit
 (44 7)  (1134 151)  (1134 151)  LC_3 Logic Functioning bit
 (46 7)  (1136 151)  (1136 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 10)  (1115 154)  (1115 154)  routing T_21_9.sp4_h_r_46 <X> T_21_9.lc_trk_g2_6
 (22 11)  (1112 155)  (1112 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 155)  (1113 155)  routing T_21_9.sp4_h_r_46 <X> T_21_9.lc_trk_g2_6
 (24 11)  (1114 155)  (1114 155)  routing T_21_9.sp4_h_r_46 <X> T_21_9.lc_trk_g2_6
 (25 11)  (1115 155)  (1115 155)  routing T_21_9.sp4_h_r_46 <X> T_21_9.lc_trk_g2_6
 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (1090 158)  (1090 158)  routing T_21_9.glb_netwk_4 <X> T_21_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 158)  (1091 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (6 9)  (1312 153)  (1312 153)  routing T_25_9.sp4_h_l_43 <X> T_25_9.sp4_h_r_6
 (4 12)  (1310 156)  (1310 156)  routing T_25_9.sp4_h_l_38 <X> T_25_9.sp4_v_b_9
 (6 12)  (1312 156)  (1312 156)  routing T_25_9.sp4_h_l_38 <X> T_25_9.sp4_v_b_9
 (5 13)  (1311 157)  (1311 157)  routing T_25_9.sp4_h_l_38 <X> T_25_9.sp4_v_b_9


LogicTile_26_9



LogicTile_27_9

 (2 8)  (1404 152)  (1404 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_9



LogicTile_29_9

 (4 8)  (1514 152)  (1514 152)  routing T_29_9.sp4_h_l_43 <X> T_29_9.sp4_v_b_6
 (5 9)  (1515 153)  (1515 153)  routing T_29_9.sp4_h_l_43 <X> T_29_9.sp4_v_b_6


LogicTile_30_9

 (3 2)  (1567 146)  (1567 146)  routing T_30_9.sp12_v_t_23 <X> T_30_9.sp12_h_l_23
 (4 12)  (1568 156)  (1568 156)  routing T_30_9.sp4_h_l_44 <X> T_30_9.sp4_v_b_9
 (5 13)  (1569 157)  (1569 157)  routing T_30_9.sp4_h_l_44 <X> T_30_9.sp4_v_b_9


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8

 (3 4)  (75 132)  (75 132)  routing T_2_8.sp12_v_t_23 <X> T_2_8.sp12_h_r_0


LogicTile_3_8



LogicTile_4_8

 (3 4)  (183 132)  (183 132)  routing T_4_8.sp12_v_t_23 <X> T_4_8.sp12_h_r_0


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (2 12)  (602 140)  (602 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_8



LogicTile_14_8

 (2 12)  (710 140)  (710 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_8

 (12 15)  (774 143)  (774 143)  routing T_15_8.sp4_h_l_46 <X> T_15_8.sp4_v_t_46


LogicTile_16_8



LogicTile_17_8

 (4 0)  (878 128)  (878 128)  routing T_17_8.sp4_v_t_41 <X> T_17_8.sp4_v_b_0
 (6 0)  (880 128)  (880 128)  routing T_17_8.sp4_v_t_41 <X> T_17_8.sp4_v_b_0
 (12 15)  (886 143)  (886 143)  routing T_17_8.sp4_h_l_46 <X> T_17_8.sp4_v_t_46


LogicTile_18_8

 (3 12)  (931 140)  (931 140)  routing T_18_8.sp12_v_t_22 <X> T_18_8.sp12_h_r_1


LogicTile_19_8

 (8 11)  (990 139)  (990 139)  routing T_19_8.sp4_v_b_4 <X> T_19_8.sp4_v_t_42
 (10 11)  (992 139)  (992 139)  routing T_19_8.sp4_v_b_4 <X> T_19_8.sp4_v_t_42


LogicTile_20_8

 (4 13)  (1040 141)  (1040 141)  routing T_20_8.sp4_v_t_41 <X> T_20_8.sp4_h_r_9


LogicTile_21_8

 (0 2)  (1090 130)  (1090 130)  routing T_21_8.glb_netwk_6 <X> T_21_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 130)  (1091 130)  routing T_21_8.glb_netwk_6 <X> T_21_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 130)  (1092 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (1104 134)  (1104 134)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (14 7)  (1104 135)  (1104 135)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (15 7)  (1105 135)  (1105 135)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (16 7)  (1106 135)  (1106 135)  routing T_21_8.sp4_h_l_9 <X> T_21_8.lc_trk_g1_4
 (17 7)  (1107 135)  (1107 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (31 12)  (1121 140)  (1121 140)  routing T_21_8.lc_trk_g1_4 <X> T_21_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 140)  (1122 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 140)  (1124 140)  routing T_21_8.lc_trk_g1_4 <X> T_21_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 140)  (1126 140)  LC_6 Logic Functioning bit
 (37 12)  (1127 140)  (1127 140)  LC_6 Logic Functioning bit
 (38 12)  (1128 140)  (1128 140)  LC_6 Logic Functioning bit
 (39 12)  (1129 140)  (1129 140)  LC_6 Logic Functioning bit
 (45 12)  (1135 140)  (1135 140)  LC_6 Logic Functioning bit
 (7 13)  (1097 141)  (1097 141)  Column buffer control bit: LH_colbuf_cntl_4

 (36 13)  (1126 141)  (1126 141)  LC_6 Logic Functioning bit
 (37 13)  (1127 141)  (1127 141)  LC_6 Logic Functioning bit
 (38 13)  (1128 141)  (1128 141)  LC_6 Logic Functioning bit
 (39 13)  (1129 141)  (1129 141)  LC_6 Logic Functioning bit
 (44 13)  (1134 141)  (1134 141)  LC_6 Logic Functioning bit
 (46 13)  (1136 141)  (1136 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1090 142)  (1090 142)  routing T_21_8.glb_netwk_4 <X> T_21_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 142)  (1091 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 143)  (1097 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (8 0)  (1260 128)  (1260 128)  routing T_24_8.sp4_h_l_36 <X> T_24_8.sp4_h_r_1


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 10)  (1404 138)  (1404 138)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_28_8

 (8 1)  (1464 129)  (1464 129)  routing T_28_8.sp4_h_l_36 <X> T_28_8.sp4_v_b_1
 (9 1)  (1465 129)  (1465 129)  routing T_28_8.sp4_h_l_36 <X> T_28_8.sp4_v_b_1


LogicTile_29_8



LogicTile_30_8

 (11 0)  (1575 128)  (1575 128)  routing T_30_8.sp4_h_l_45 <X> T_30_8.sp4_v_b_2
 (13 0)  (1577 128)  (1577 128)  routing T_30_8.sp4_h_l_45 <X> T_30_8.sp4_v_b_2
 (12 1)  (1576 129)  (1576 129)  routing T_30_8.sp4_h_l_45 <X> T_30_8.sp4_v_b_2


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_7_7

 (26 0)  (368 112)  (368 112)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (37 0)  (379 112)  (379 112)  LC_0 Logic Functioning bit
 (39 0)  (381 112)  (381 112)  LC_0 Logic Functioning bit
 (40 0)  (382 112)  (382 112)  LC_0 Logic Functioning bit
 (42 0)  (384 112)  (384 112)  LC_0 Logic Functioning bit
 (53 0)  (395 112)  (395 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (371 113)  (371 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 113)  (378 113)  LC_0 Logic Functioning bit
 (38 1)  (380 113)  (380 113)  LC_0 Logic Functioning bit
 (41 1)  (383 113)  (383 113)  LC_0 Logic Functioning bit
 (43 1)  (385 113)  (385 113)  LC_0 Logic Functioning bit
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0


LogicTile_10_7

 (19 6)  (511 118)  (511 118)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_7

 (9 9)  (609 121)  (609 121)  routing T_12_7.sp4_v_t_46 <X> T_12_7.sp4_v_b_7
 (10 9)  (610 121)  (610 121)  routing T_12_7.sp4_v_t_46 <X> T_12_7.sp4_v_b_7


LogicTile_16_7

 (8 5)  (824 117)  (824 117)  routing T_16_7.sp4_v_t_36 <X> T_16_7.sp4_v_b_4
 (10 5)  (826 117)  (826 117)  routing T_16_7.sp4_v_t_36 <X> T_16_7.sp4_v_b_4


LogicTile_18_7

 (3 4)  (931 116)  (931 116)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_r_0


LogicTile_19_7

 (3 4)  (985 116)  (985 116)  routing T_19_7.sp12_v_t_23 <X> T_19_7.sp12_h_r_0


LogicTile_24_7

 (8 5)  (1260 117)  (1260 117)  routing T_24_7.sp4_v_t_36 <X> T_24_7.sp4_v_b_4
 (10 5)  (1262 117)  (1262 117)  routing T_24_7.sp4_v_t_36 <X> T_24_7.sp4_v_b_4
 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_v_t_46 <X> T_24_7.sp4_v_b_11


LogicTile_26_7

 (2 8)  (1350 120)  (1350 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_7

 (5 0)  (1515 112)  (1515 112)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_h_r_0
 (4 1)  (1514 113)  (1514 113)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_h_r_0
 (2 12)  (1512 124)  (1512 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_32_7

 (8 8)  (1680 120)  (1680 120)  routing T_32_7.sp4_h_l_46 <X> T_32_7.sp4_h_r_7
 (10 8)  (1682 120)  (1682 120)  routing T_32_7.sp4_h_l_46 <X> T_32_7.sp4_h_r_7


IO_Tile_33_7

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_7 <X> T_33_7.span4_vert_b_1
 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_horz_7 <X> T_33_7.span4_vert_b_1
 (13 7)  (1739 119)  (1739 119)  routing T_33_7.span4_horz_37 <X> T_33_7.span4_vert_b_2


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 4)  (399 100)  (399 100)  routing T_8_6.sp12_v_t_23 <X> T_8_6.sp12_h_r_0


LogicTile_12_6

 (6 4)  (606 100)  (606 100)  routing T_12_6.sp4_v_t_37 <X> T_12_6.sp4_v_b_3
 (5 5)  (605 101)  (605 101)  routing T_12_6.sp4_v_t_37 <X> T_12_6.sp4_v_b_3
 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (2 4)  (710 100)  (710 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (710 108)  (710 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_6

 (6 2)  (880 98)  (880 98)  routing T_17_6.sp4_h_l_42 <X> T_17_6.sp4_v_t_37
 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39
 (12 15)  (886 111)  (886 111)  routing T_17_6.sp4_h_l_46 <X> T_17_6.sp4_v_t_46


LogicTile_20_6

 (11 0)  (1047 96)  (1047 96)  routing T_20_6.sp4_v_t_43 <X> T_20_6.sp4_v_b_2
 (13 0)  (1049 96)  (1049 96)  routing T_20_6.sp4_v_t_43 <X> T_20_6.sp4_v_b_2


LogicTile_22_6

 (8 9)  (1152 105)  (1152 105)  routing T_22_6.sp4_v_t_41 <X> T_22_6.sp4_v_b_7
 (10 9)  (1154 105)  (1154 105)  routing T_22_6.sp4_v_t_41 <X> T_22_6.sp4_v_b_7


LogicTile_29_6

 (19 4)  (1529 100)  (1529 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 12)  (1515 108)  (1515 108)  routing T_29_6.sp4_v_t_44 <X> T_29_6.sp4_h_r_9


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 103)  (1730 103)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_vert_b_6 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 108)  (1730 108)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g1_4
 (4 13)  (1730 109)  (1730 109)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g1_4
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_16_5

 (2 12)  (818 92)  (818 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_5

 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_19_5

 (10 7)  (992 87)  (992 87)  routing T_19_5.sp4_h_l_46 <X> T_19_5.sp4_v_t_41


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


RAM_Tile_25_5

 (11 4)  (1317 84)  (1317 84)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_5
 (13 4)  (1319 84)  (1319 84)  routing T_25_5.sp4_v_t_44 <X> T_25_5.sp4_v_b_5


LogicTile_28_5

 (2 14)  (1458 94)  (1458 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_5

 (4 8)  (1514 88)  (1514 88)  routing T_29_5.sp4_v_t_43 <X> T_29_5.sp4_v_b_6


LogicTile_30_5

 (13 1)  (1577 81)  (1577 81)  routing T_30_5.sp4_v_t_44 <X> T_30_5.sp4_h_r_2


LogicTile_31_5

 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6
 (6 9)  (1624 89)  (1624 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (4 3)  (1730 83)  (1730 83)  routing T_33_5.span4_horz_26 <X> T_33_5.lc_trk_g0_2
 (5 3)  (1731 83)  (1731 83)  routing T_33_5.span4_horz_26 <X> T_33_5.lc_trk_g0_2
 (6 3)  (1732 83)  (1732 83)  routing T_33_5.span4_horz_26 <X> T_33_5.lc_trk_g0_2
 (7 3)  (1733 83)  (1733 83)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_2 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (8 5)  (188 69)  (188 69)  routing T_4_4.sp4_h_r_4 <X> T_4_4.sp4_v_b_4


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (8 6)  (404 70)  (404 70)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_h_l_41
 (9 6)  (405 70)  (405 70)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_h_l_41
 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_10_4

 (4 8)  (496 72)  (496 72)  routing T_10_4.sp4_v_t_43 <X> T_10_4.sp4_v_b_6


LogicTile_16_4

 (2 12)  (818 76)  (818 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_4

 (4 0)  (878 64)  (878 64)  routing T_17_4.sp4_v_t_37 <X> T_17_4.sp4_v_b_0


LogicTile_18_4

 (3 12)  (931 76)  (931 76)  routing T_18_4.sp12_v_t_22 <X> T_18_4.sp12_h_r_1


LogicTile_19_4

 (10 7)  (992 71)  (992 71)  routing T_19_4.sp4_h_l_46 <X> T_19_4.sp4_v_t_41


LogicTile_26_4

 (19 9)  (1367 73)  (1367 73)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_28_4

 (4 12)  (1460 76)  (1460 76)  routing T_28_4.sp4_v_t_36 <X> T_28_4.sp4_v_b_9
 (6 12)  (1462 76)  (1462 76)  routing T_28_4.sp4_v_t_36 <X> T_28_4.sp4_v_b_9


LogicTile_30_4

 (10 8)  (1574 72)  (1574 72)  routing T_30_4.sp4_v_t_39 <X> T_30_4.sp4_h_r_7
 (3 13)  (1567 77)  (1567 77)  routing T_30_4.sp12_h_l_22 <X> T_30_4.sp12_h_r_1


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span12_horz_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span12_horz_5 <X> T_33_4.lc_trk_g0_5
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span12_horz_5 <X> T_33_4.lc_trk_g0_5
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7


LogicTile_7_3

 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (4 4)  (604 52)  (604 52)  routing T_12_3.sp4_v_t_42 <X> T_12_3.sp4_v_b_3
 (6 4)  (606 52)  (606 52)  routing T_12_3.sp4_v_t_42 <X> T_12_3.sp4_v_b_3


LogicTile_16_3

 (4 0)  (820 48)  (820 48)  routing T_16_3.sp4_v_t_41 <X> T_16_3.sp4_v_b_0
 (6 0)  (822 48)  (822 48)  routing T_16_3.sp4_v_t_41 <X> T_16_3.sp4_v_b_0


LogicTile_17_3

 (19 6)  (893 54)  (893 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_24_3

 (3 4)  (1255 52)  (1255 52)  routing T_24_3.sp12_v_t_23 <X> T_24_3.sp12_h_r_0
 (9 5)  (1261 53)  (1261 53)  routing T_24_3.sp4_v_t_41 <X> T_24_3.sp4_v_b_4
 (13 12)  (1265 60)  (1265 60)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_11


LogicTile_26_3

 (19 15)  (1367 63)  (1367 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_3

 (5 8)  (1515 56)  (1515 56)  routing T_29_3.sp4_h_l_38 <X> T_29_3.sp4_h_r_6
 (4 9)  (1514 57)  (1514 57)  routing T_29_3.sp4_h_l_38 <X> T_29_3.sp4_h_r_6
 (4 13)  (1514 61)  (1514 61)  routing T_29_3.sp4_v_t_41 <X> T_29_3.sp4_h_r_9


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 60)  (1730 60)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (4 13)  (1730 61)  (1730 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (5 13)  (1731 61)  (1731 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (6 13)  (1732 61)  (1732 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (7 13)  (1733 61)  (1733 61)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_12_2

 (6 8)  (606 40)  (606 40)  routing T_12_2.sp4_v_t_38 <X> T_12_2.sp4_v_b_6
 (5 9)  (605 41)  (605 41)  routing T_12_2.sp4_v_t_38 <X> T_12_2.sp4_v_b_6


LogicTile_20_2

 (13 0)  (1049 32)  (1049 32)  routing T_20_2.sp4_v_t_39 <X> T_20_2.sp4_v_b_2


LogicTile_22_2

 (8 13)  (1152 45)  (1152 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10
 (10 13)  (1154 45)  (1154 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g1_7


RAM_Tile_25_1

 (11 8)  (1317 24)  (1317 24)  routing T_25_1.sp4_v_t_40 <X> T_25_1.sp4_v_b_8
 (12 9)  (1318 25)  (1318 25)  routing T_25_1.sp4_v_t_40 <X> T_25_1.sp4_v_b_8


LogicTile_26_1

 (13 1)  (1361 17)  (1361 17)  routing T_26_1.sp4_v_t_44 <X> T_26_1.sp4_h_r_2


LogicTile_29_1

 (5 8)  (1515 24)  (1515 24)  routing T_29_1.sp4_v_t_43 <X> T_29_1.sp4_h_r_6


LogicTile_30_1

 (12 4)  (1576 20)  (1576 20)  routing T_30_1.sp4_h_l_39 <X> T_30_1.sp4_h_r_5
 (13 5)  (1577 21)  (1577 21)  routing T_30_1.sp4_h_l_39 <X> T_30_1.sp4_h_r_5


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span4_horz_29 <X> T_33_1.lc_trk_g0_5
 (6 4)  (1732 20)  (1732 20)  routing T_33_1.span4_horz_29 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (8 5)  (1734 21)  (1734 21)  routing T_33_1.span4_horz_29 <X> T_33_1.lc_trk_g0_5
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_horz_43 <X> T_33_1.lc_trk_g1_3
 (6 10)  (1732 26)  (1732 26)  routing T_33_1.span4_horz_43 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 26)  (1734 26)  routing T_33_1.span4_horz_43 <X> T_33_1.lc_trk_g1_3
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (8 11)  (1734 27)  (1734 27)  routing T_33_1.span4_horz_43 <X> T_33_1.lc_trk_g1_3
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (5 0)  (197 15)  (197 15)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (6 0)  (198 15)  (198 15)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (7 0)  (199 15)  (199 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (200 15)  (200 15)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (8 1)  (200 14)  (200 14)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (413 4)  (413 4)  routing T_8_0.span4_horz_r_11 <X> T_8_0.lc_trk_g1_3
 (7 10)  (415 4)  (415 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (416 4)  (416 4)  routing T_8_0.span4_horz_r_11 <X> T_8_0.lc_trk_g1_3


IO_Tile_10_0

 (12 12)  (526 3)  (526 3)  routing T_10_0.span4_vert_43 <X> T_10_0.span4_horz_l_15


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span4_horz_r_11 <X> T_11_0.lc_trk_g0_3
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (5 2)  (617 12)  (617 12)  routing T_12_0.span4_vert_27 <X> T_12_0.lc_trk_g0_3
 (6 2)  (618 12)  (618 12)  routing T_12_0.span4_vert_27 <X> T_12_0.lc_trk_g0_3
 (7 2)  (619 12)  (619 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (620 13)  (620 13)  routing T_12_0.span4_vert_27 <X> T_12_0.lc_trk_g0_3
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (617 4)  (617 4)  routing T_12_0.span4_vert_19 <X> T_12_0.lc_trk_g1_3
 (6 10)  (618 4)  (618 4)  routing T_12_0.span4_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_3 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (11 12)  (687 3)  (687 3)  routing T_13_0.span4_horz_r_3 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (4 10)  (778 4)  (778 4)  routing T_15_0.span4_horz_r_10 <X> T_15_0.lc_trk_g1_2
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (5 11)  (779 5)  (779 5)  routing T_15_0.span4_horz_r_10 <X> T_15_0.lc_trk_g1_2
 (7 11)  (781 5)  (781 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_2 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (4 1)  (832 14)  (832 14)  routing T_16_0.span4_vert_24 <X> T_16_0.lc_trk_g0_0
 (5 1)  (833 14)  (833 14)  routing T_16_0.span4_vert_24 <X> T_16_0.lc_trk_g0_0
 (6 1)  (834 14)  (834 14)  routing T_16_0.span4_vert_24 <X> T_16_0.lc_trk_g0_0
 (7 1)  (835 14)  (835 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (12 6)  (908 8)  (908 8)  routing T_17_0.span4_vert_37 <X> T_17_0.span4_horz_l_14
 (12 12)  (908 3)  (908 3)  routing T_17_0.span4_vert_43 <X> T_17_0.span4_horz_l_15


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_15 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_15 <X> T_20_0.lc_trk_g0_7
 (8 7)  (1056 9)  (1056 9)  routing T_20_0.span4_vert_15 <X> T_20_0.lc_trk_g0_7


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1269 12)  (1269 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (6 2)  (1270 12)  (1270 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (7 2)  (1271 12)  (1271 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1272 12)  (1272 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (4 5)  (1268 10)  (1268 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_3 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (4 0)  (1322 15)  (1322 15)  routing T_25_0.span4_vert_8 <X> T_25_0.lc_trk_g0_0
 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_8 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_8 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (4 4)  (1472 11)  (1472 11)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g0_4 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (4 5)  (1472 10)  (1472 10)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (5 5)  (1473 10)  (1473 10)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (6 5)  (1474 10)  (1474 10)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (7 5)  (1475 10)  (1475 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0


