{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734091384639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734091384650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 19:03:02 2024 " "Processing started: Fri Dec 13 19:03:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734091384650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091384650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off implement -c implement " "Command: quartus_map --read_settings_files=on --write_settings_files=off implement -c implement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091384650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734091385707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734091385707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/audio_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/audio_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../source_new/audio_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/audio_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/clk_12m.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/clk_12m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_12M " "Found entity 1: clk_12M" {  } { { "../source_new/clk_12M.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/clk_12M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/clk_400k.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/clk_400k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_400K " "Found entity 1: clk_400K" {  } { { "../source_new/clk_400K.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/clk_400K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "is_config IS_CONFIG config_codec.sv(5) " "Verilog HDL Declaration information at config_codec.sv(5): object \"is_config\" differs only in case from object \"IS_CONFIG\" in the same scope" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091398092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done config_codec.sv(38) " "Verilog HDL Declaration information at config_codec.sv(38): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091398092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/config_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/config_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 config_codec " "Found entity 1: config_codec" {  } { { "../source_new/config_codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/config_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/count_addr_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/count_addr_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_addr_RAM " "Found entity 1: count_addr_RAM" {  } { { "../source_new/count_addr_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/count_addr_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/fir_pipeline2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/fir_pipeline2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_pipeline2 " "Found entity 1: FIR_pipeline2" {  } { { "../source_new/FIR_pipeline2.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/FIR_pipeline2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/gain.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/gain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gain " "Found entity 1: gain" {  } { { "../source_new/gain.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/gain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START i2c_protocol.sv(4) " "Verilog HDL Declaration information at i2c_protocol.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091398127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE i2c_protocol.sv(11) " "Verilog HDL Declaration information at i2c_protocol.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734091398127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/i2c_protocol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/i2c_protocol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_protocol " "Found entity 1: i2c_protocol" {  } { { "../source_new/i2c_protocol.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/i2c_protocol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../source_new/multi.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF " "Found entity 1: my_DFF" {  } { { "../source_new/my_DFF.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/my_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/my_dff_40.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/my_dff_40.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF_40 " "Found entity 1: my_DFF_40" {  } { { "../source_new/my_DFF_40.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/my_DFF_40.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/paralell_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/paralell_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 paralell_serial " "Found entity 1: paralell_serial" {  } { { "../source_new/paralell_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/paralell_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/single_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/single_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_RAM " "Found entity 1: single_port_RAM" {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/tb_config_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/tb_config_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_config_top " "Found entity 1: tb_config_top" {  } { { "../source_new/tb_config_top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/tb_config_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source_new/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source_new/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/fir_transpose.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/fir_transpose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_transpose " "Found entity 1: FIR_transpose" {  } { { "../src/FIR_transpose.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/FIR_transpose.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/fir_pipeline3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/fir_pipeline3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_pipeline3 " "Found entity 1: FIR_pipeline3" {  } { { "../src/FIR_pipeline3.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/FIR_pipeline3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734091398217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091398217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734091398330 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_red top.sv(14) " "Output port \"led_red\" at top.sv(14) has no driver" {  } { { "../source_new/top.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734091398341 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_400K clk_400K:clock_gen_400K " "Elaborating entity \"clk_400K\" for hierarchy \"clk_400K:clock_gen_400K\"" {  } { { "../source_new/top.sv" "clock_gen_400K" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091398381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_12M clk_12M:clock_gen_12M " "Elaborating entity \"clk_12M\" for hierarchy \"clk_12M:clock_gen_12M\"" {  } { { "../source_new/top.sv" "clock_gen_12M" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091398392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_RAM single_port_RAM:data_in_RAM " "Elaborating entity \"single_port_RAM\" for hierarchy \"single_port_RAM:data_in_RAM\"" {  } { { "../source_new/top.sv" "data_in_RAM" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734091398398 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "load data from text file ... single_port_RAM.sv(18) " "Verilog HDL Display System Task info at single_port_RAM.sv(18): load data from text file ..." {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091401530 "|top|single_port_RAM:data_in_RAM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "199999 0 262143 single_port_RAM.sv(19) " "Verilog HDL warning at single_port_RAM.sv(19): number of words (199999) in memory file does not match the number of elements in the address range \[0:262143\]" {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1734091401740 "|top|single_port_RAM:data_in_RAM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "completed single_port_RAM.sv(20) " "Verilog HDL Display System Task info at single_port_RAM.sv(20): completed" {  } { { "../source_new/single_port_RAM.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source_new/single_port_RAM.sv" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734091401926 "|top|single_port_RAM:data_in_RAM"}
