# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../implementation/AddRoundKey.vhd" \
"../../../../../../implementation/AddRoundKey_tb.vhd" \

# Do not sort compile order
nosort
