<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="i_stream2filter_c_shift_ram_0_1_synth_1" LaunchDir="D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="i_stream2filter_c_shift_ram_0_3_synth_1" LaunchDir="D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="i_stream2filter_c_shift_ram_0_1_synth_1"/>
	</Run>
	<Run Id="i_stream2filter_c_shift_ram_0_4_synth_1" LaunchDir="D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="i_stream2filter_c_shift_ram_0_1_synth_1"/>
	</Run>
	<Run Id="i_stream2filter_c_shift_ram_0_5_synth_1" LaunchDir="D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.runs/i_stream2filter_c_shift_ram_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="i_stream2filter_c_shift_ram_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

