{
  "sha": "98602811d838077269e361e9d807fe530c780011",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OTg2MDI4MTFkODM4MDc3MjY5ZTM2MWU5ZDgwN2ZlNTMwYzc4MDAxMQ==",
  "commit": {
    "author": {
      "name": "Jim Wilson",
      "email": "jimw@sifive.com",
      "date": "2019-07-05T07:19:11Z"
    },
    "committer": {
      "name": "Jim Wilson",
      "email": "jimw@sifive.com",
      "date": "2019-07-05T07:19:11Z"
    },
    "message": "Kito's 5-part patch set to improve .insn support.\n\n\tFrom Kito Cheng <kito.cheng@sifive.com>\n\tgas/ChangeLog\n\t* doc/c-riscv.texi (Instruction Formats): Add r4 type.\n\t* testsuite/gas/riscv/insn.d: Add testcase for r4 type.\n\t* testsuite/gas/riscv/insn.s: Ditto.\n\t* doc/c-riscv.texi (Instruction Formats): Add b and j type.\n\t* testsuite/gas/riscv/insn.d: Add test case for b and j type.\n\t* testsuite/gas/riscv/insn.s: Ditto.\n\t* testsuite/gas/riscv/insn.s: Correct instruction type for load\n\tand store.\n\t* testsuite/gas/riscv/insn.d: Using regular expression to match\n\taddress.\n\t* doc/c-riscv.texi (Instruction Formats): Fix encoding table for SB\n\ttype and fix typo.\n\topcode/ChangeLog\n\t* riscv-opc.c (riscv_insn_types): Add r4 type.\n\t* riscv-opc.c (riscv_insn_types): Add b and j type.\n\t* opcodes/riscv-opc.c (riscv_insn_types): Remove incorrect\n\tformat for sb type and correct s type.",
    "tree": {
      "sha": "adddb9536e0ae27b31da8d1ae46e64fab62cda67",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/adddb9536e0ae27b31da8d1ae46e64fab62cda67"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/98602811d838077269e361e9d807fe530c780011",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/98602811d838077269e361e9d807fe530c780011",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/98602811d838077269e361e9d807fe530c780011",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/98602811d838077269e361e9d807fe530c780011/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "a0b6cbf69db7427cfdf054092062fcf82eef9a58",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a0b6cbf69db7427cfdf054092062fcf82eef9a58",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/a0b6cbf69db7427cfdf054092062fcf82eef9a58"
    }
  ],
  "stats": {
    "total": 190,
    "additions": 133,
    "deletions": 57
  },
  "files": [
    {
      "sha": "97048657fb8503d8a1ce42c4429df3ca81cf7d53",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 19,
      "deletions": 0,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/98602811d838077269e361e9d807fe530c780011/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/98602811d838077269e361e9d807fe530c780011/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=98602811d838077269e361e9d807fe530c780011",
      "patch": "@@ -1,3 +1,22 @@\n+2019-07-05  Kito Cheng <kito.cheng@sifive.com>\n+\n+\t* doc/c-riscv.texi (Instruction Formats): Add r4 type.\n+\t* testsuite/gas/riscv/insn.d: Add testcase for r4 type.\n+\t* testsuite/gas/riscv/insn.s: Ditto.\n+\n+\t* doc/c-riscv.texi (Instruction Formats): Add b and j type.\n+\t* testsuite/gas/riscv/insn.d: Add test case for b and j type.\n+\t* testsuite/gas/riscv/insn.s: Ditto.\n+\n+\t* testsuite/gas/riscv/insn.s: Correct instruction type for load\n+\tand store.\n+\n+\t* testsuite/gas/riscv/insn.d: Using regular expression to match\n+\taddress.\n+\n+\t* doc/c-riscv.texi (Instruction Formats): Fix encoding table for SB\n+\ttype and fix typo.\n+\n 2019-07-04  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/tc-i386.c (md_parse_option): Don't blindly accept all"
    },
    {
      "sha": "9bc8c82ab101a51e1d2e3580fd67b587b05885c7",
      "filename": "gas/doc/c-riscv.texi",
      "status": "modified",
      "additions": 9,
      "deletions": 5,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/98602811d838077269e361e9d807fe530c780011/gas/doc/c-riscv.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/98602811d838077269e361e9d807fe530c780011/gas/doc/c-riscv.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-riscv.texi?ref=98602811d838077269e361e9d807fe530c780011",
      "patch": "@@ -286,7 +286,7 @@ Opcode space for msub instruction.\n @item AMO\n Opcode space for atomic memory operation instructions.\n \n-@item MISC_IMM\n+@item MISC_MEM\n Opcode space for misc instructions.\n \n @item SYSTEM\n@@ -318,6 +318,7 @@ with the @samp{.insn} pseudo directive:\n @end verbatim\n \n @item R type with 4 register operands: .insn r opcode, func3, func2, rd, rs1, rs2, rs3\n+@itemx R4 type: .insn r4 opcode, func3, func2, rd, rs1, rs2, rs3\n @verbatim\n +-----+-------+-----+-----+-------+----+-------------+\n | rs3 | func2 | rs2 | rs1 | func3 | rd |      opcode |\n@@ -343,11 +344,13 @@ with the @samp{.insn} pseudo directive:\n \n @item SB type: .insn sb opcode, func3, rd, rs1, symbol\n @itemx SB type: .insn sb opcode, func3, rd, simm12(rs1)\n+@itemx B type: .insn s opcode, func3, rd, rs1, symbol\n+@itemx B type: .insn s opcode, func3, rd, simm12(rs1)\n @verbatim\n-+--------------+-----+-----+-------+-------------+-------------+\n-| simm21[11:5] | rs2 | rs1 | func3 | simm12[4:0] |      opcode |\n-+--------------+-----+-----+-------+-------------+-------------+\n-31             25    20    15      12            7             0\n++------------+--------------+-----+-----+-------+-------------+-------------+--------+\n+| simm12[12] | simm12[10:5] | rs2 | rs1 | func3 | simm12[4:1] | simm12[11]] | opcode |\n++------------+--------------+-----+-----+-------+-------------+-------------+--------+\n+31          30            25    20    15      12           7            0\n @end verbatim\n \n @item U type: .insn u opcode, rd, simm20\n@@ -359,6 +362,7 @@ with the @samp{.insn} pseudo directive:\n @end verbatim\n \n @item UJ type: .insn uj opcode, rd, symbol\n+@itemx J type: .insn j opcode, rd, symbol\n @verbatim\n +------------+--------------+------------+---------------+----+-------------+\n | simm20[20] | simm20[10:1] | simm20[11] | simm20[19:12] | rd |      opcode |"
    },
    {
      "sha": "47b3a8e11cb01caef0d4f41ff9818078442f6163",
      "filename": "gas/testsuite/gas/riscv/insn.d",
      "status": "modified",
      "additions": 56,
      "deletions": 43,
      "changes": 99,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/98602811d838077269e361e9d807fe530c780011/gas/testsuite/gas/riscv/insn.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/98602811d838077269e361e9d807fe530c780011/gas/testsuite/gas/riscv/insn.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/insn.d?ref=98602811d838077269e361e9d807fe530c780011",
      "patch": "@@ -7,46 +7,59 @@\n Disassembly of section .text:\n \n 0+000 <target>:\n-[ \t]+0:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+4:[ \t]+00d58513[ \t]+addi[ \t]+a0,a1,13\n-[ \t]+8:[ \t]+00a58567[ \t]+jalr[ \t]+a0,10\\(a1\\)\n-[ \t]+c:[ \t]+00458503[ \t]+lb[ \t]+a0,4\\(a1\\)\n-[ \t]+10:[ \t]+feb508e3[ \t]+beq[ \t]+a0,a1,0 \\<target\\>\n-[\t]+10: R_RISCV_BRANCH[\t]+target\n-[ \t]+14:[ \t]+00a58223[ \t]+sb[ \t]+a0,4\\(a1\\)\n-[ \t]+18:[ \t]+00fff537[ \t]+lui[ \t]+a0,0xfff\n-[ \t]+1c:[ \t]+fe5ff56f[ \t]+jal[ \t]+a0,0 \\<target\\>\n-[\t]+1c: R_RISCV_JAL[\t]+target\n-[ \t]+20:[ \t]+0511[ \t]+addi[ \t]+a0,a0,4\n-[ \t]+22:[ \t]+852e[ \t]+mv[ \t]+a0,a1\n-[ \t]+24:[ \t]+002c[ \t]+addi[ \t]+a1,sp,8\n-[ \t]+26:[ \t]+dde9[ \t]+beqz[ \t]+a1,0 \\<target\\>\n-[\t]+26: R_RISCV_RVC_BRANCH[\t]+target\n-[ \t]+28:[ \t]+bfe1[ \t]+j[ \t]+0 \\<target\\>\n-[\t]+28: R_RISCV_RVC_JUMP[\t]+target\n-[ \t]+2a:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+2e:[ \t]+00d58513[ \t]+addi[ \t]+a0,a1,13\n-[ \t]+32:[ \t]+00a58567[ \t]+jalr[ \t]+a0,10\\(a1\\)\n-[ \t]+36:[ \t]+00458503[ \t]+lb[ \t]+a0,4\\(a1\\)\n-[ \t]+3a:[ \t]+fcb503e3[ \t]+beq[ \t]+a0,a1,0 \\<target\\>\n-[\t]+3a: R_RISCV_BRANCH[\t]+target\n-[ \t]+3e:[ \t]+00a58223[ \t]+sb[ \t]+a0,4\\(a1\\)\n-[ \t]+42:[ \t]+00fff537[ \t]+lui[ \t]+a0,0xfff\n-[ \t]+46:[ \t]+fbbff56f[ \t]+jal[ \t]+a0,0 \\<target\\>\n-[\t]+46: R_RISCV_JAL[\t]+target\n-[ \t]+4a:[ \t]+0511[ \t]+addi[ \t]+a0,a0,4\n-[ \t]+4c:[ \t]+852e[ \t]+mv[ \t]+a0,a1\n-[ \t]+4e:[ \t]+002c[ \t]+addi[ \t]+a1,sp,8\n-[ \t]+50:[ \t]+8d6d[ \t]+and[ \t]+a0,a0,a1\n-[ \t]+52:[ \t]+d5dd[ \t]+beqz[ \t]+a1,0 \\<target\\>\n-[\t]+52: R_RISCV_RVC_BRANCH[\t]+target\n-[ \t]+54:[ \t]+b775[ \t]+j[ \t]+0 \\<target\\>\n-[\t]+54: R_RISCV_RVC_JUMP[\t]+target\n-[ \t]+56:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n-[ \t]+5a:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+5e:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+62:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+66:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+6a:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+6e:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n-[ \t]+72:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00d58513[ \t]+addi[ \t]+a0,a1,13\n+[^:]+:[ \t]+00a58567[ \t]+jalr[ \t]+a0,10\\(a1\\)\n+[^:]+:[ \t]+00458503[ \t]+lb[ \t]+a0,4\\(a1\\)\n+[^:]+:[ \t]+feb508e3[ \t]+beq[ \t]+a0,a1,0 \\<target\\>\n+[^:]+: R_RISCV_BRANCH[\t]+target\n+[^:]+:[ \t]+feb506e3[ \t]+beq[ \t]+a0,a1,0 \\<target\\>\n+[^:]+: R_RISCV_BRANCH[\t]+target\n+[^:]+:[ \t]+00a58223[ \t]+sb[ \t]+a0,4\\(a1\\)\n+[^:]+:[ \t]+00fff537[ \t]+lui[ \t]+a0,0xfff\n+[^:]+:[ \t]+fe1ff56f[ \t]+jal[ \t]+a0,0 \\<target\\>\n+[^:]+: R_RISCV_JAL[\t]+target\n+[^:]+:[ \t]+fddff56f[ \t]+jal[ \t]+a0,0 \\<target\\>\n+[^:]+: R_RISCV_JAL[\t]+target\n+[^:]+:[ \t]+0511[ \t]+addi[ \t]+a0,a0,4\n+[^:]+:[ \t]+852e[ \t]+mv[ \t]+a0,a1\n+[^:]+:[ \t]+002c[ \t]+addi[ \t]+a1,sp,8\n+[^:]+:[ \t]+d9e9[ \t]+beqz[ \t]+a1,0 \\<target\\>\n+[^:]+: R_RISCV_RVC_BRANCH[\t]+target\n+[^:]+:[ \t]+bfc1[ \t]+j[ \t]+0 \\<target\\>\n+[^:]+: R_RISCV_RVC_JUMP[\t]+target\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00d58513[ \t]+addi[ \t]+a0,a1,13\n+[^:]+:[ \t]+00a58567[ \t]+jalr[ \t]+a0,10\\(a1\\)\n+[^:]+:[ \t]+00458503[ \t]+lb[ \t]+a0,4\\(a1\\)\n+[^:]+:[ \t]+fab50fe3[ \t]+beq[ \t]+a0,a1,0 \\<target\\>\n+[^:]+: R_RISCV_BRANCH[\t]+target\n+[^:]+:[ \t]+fab50de3[ \t]+beq[ \t]+a0,a1,0 \\<target\\>\n+[^:]+: R_RISCV_BRANCH[\t]+target\n+[^:]+:[ \t]+00a58223[ \t]+sb[ \t]+a0,4\\(a1\\)\n+[^:]+:[ \t]+00fff537[ \t]+lui[ \t]+a0,0xfff\n+[^:]+:[ \t]+fafff56f[ \t]+jal[ \t]+a0,0 \\<target\\>\n+[^:]+: R_RISCV_JAL[\t]+target\n+[^:]+:[ \t]+fabff56f[ \t]+jal[ \t]+a0,0 \\<target\\>\n+[^:]+: R_RISCV_JAL[\t]+target\n+[^:]+:[ \t]+0511[ \t]+addi[ \t]+a0,a0,4\n+[^:]+:[ \t]+852e[ \t]+mv[ \t]+a0,a1\n+[^:]+:[ \t]+002c[ \t]+addi[ \t]+a1,sp,8\n+[^:]+:[ \t]+8d6d[ \t]+and[ \t]+a0,a0,a1\n+[^:]+:[ \t]+ddd9[ \t]+beqz[ \t]+a1,0 \\<target\\>\n+[^:]+: R_RISCV_RVC_BRANCH[\t]+target\n+[^:]+:[ \t]+bf71[ \t]+j[ \t]+0 \\<target\\>\n+[^:]+: R_RISCV_RVC_JUMP[\t]+target\n+[^:]+:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n+[^:]+:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n+[^:]+:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n+[^:]+:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n+[^:]+:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n+[^:]+:[ \t]+68c58543[ \t]+fmadd.s[ \t]+fa0,fa1,fa2,fa3,rne\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2\n+[^:]+:[ \t]+00c58533[ \t]+add[ \t]+a0,a1,a2"
    },
    {
      "sha": "6c08f49d43bb7b6bea4a0474fb9e7f4e22d50ffb",
      "filename": "gas/testsuite/gas/riscv/insn.s",
      "status": "modified",
      "additions": 14,
      "deletions": 5,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/98602811d838077269e361e9d807fe530c780011/gas/testsuite/gas/riscv/insn.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/98602811d838077269e361e9d807fe530c780011/gas/testsuite/gas/riscv/insn.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/riscv/insn.s?ref=98602811d838077269e361e9d807fe530c780011",
      "patch": "@@ -2,11 +2,13 @@ target:\n \t.insn r  0x33,  0,  0, a0, a1, a2\n \t.insn i  0x13,  0, a0, a1, 13\n \t.insn i  0x67,  0, a0, 10(a1)\n-\t.insn s   0x3,  0, a0, 4(a1)\n+\t.insn i   0x3,  0, a0, 4(a1)\n \t.insn sb 0x63,  0, a0, a1, target\n-\t.insn sb 0x23,  0, a0, 4(a1)\n+\t.insn b  0x63,  0, a0, a1, target\n+\t.insn s  0x23,  0, a0, 4(a1)\n \t.insn u  0x37, a0, 0xfff\n \t.insn uj 0x6f, a0, target\n+\t.insn j  0x6f, a0, target\n \n \t.insn ci 0x1, 0x0, a0, 4\n \t.insn cr 0x2, 0x8, a0, a1\n@@ -17,11 +19,13 @@ target:\n \t.insn r  OP,  0,  0, a0, a1, a2\n \t.insn i  OP_IMM,  0, a0, a1, 13\n \t.insn i  JALR,  0, a0, 10(a1)\n-\t.insn s  LOAD,  0, a0, 4(a1)\n+\t.insn i  LOAD,  0, a0, 4(a1)\n \t.insn sb BRANCH,  0, a0, a1, target\n-\t.insn sb STORE,  0, a0, 4(a1)\n+\t.insn b  BRANCH,  0, a0, a1, target\n+\t.insn s  STORE,  0, a0, 4(a1)\n \t.insn u  LUI, a0, 0xfff\n \t.insn uj JAL, a0, target\n+\t.insn j  JAL, a0, target\n \n \t.insn ci C1, 0x0, a0, 4\n \t.insn cr C2, 0x8, a0, a1\n@@ -30,7 +34,12 @@ target:\n \t.insn cb C1, 0x6, a1, target\n \t.insn cj C1, 0x5, target\n \n-\t.insn r MADD, 0, 0, a0, a1, a2, a3\n+\t.insn r  MADD, 0, 0, a0, a1, a2, a3\n+\t.insn r4 MADD, 0, 0, a0, a1, a2, a3\n+\t.insn r4 MADD, 0, 0, fa0, a1, a2, a3\n+\t.insn r4 MADD, 0, 0, fa0, fa1, a2, a3\n+\t.insn r4 MADD, 0, 0, fa0, fa1, fa2, a3\n+\t.insn r4 MADD, 0, 0, fa0, fa1, fa2, fa3\n \t.insn r  0x33,  0,  0, fa0, a1, a2\n \t.insn r  0x33,  0,  0, a0, fa1, a2\n \t.insn r  0x33,  0,  0, fa0, fa1, a2"
    },
    {
      "sha": "85a2842e30b9efe0408a4c7f7579133f2191acc5",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/98602811d838077269e361e9d807fe530c780011/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/98602811d838077269e361e9d807fe530c780011/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=98602811d838077269e361e9d807fe530c780011",
      "patch": "@@ -1,3 +1,12 @@\n+2019-07-05  Kito Cheng <kito.cheng@sifive.com>\n+\n+\t* riscv-opc.c (riscv_insn_types): Add r4 type.\n+\n+\t* riscv-opc.c (riscv_insn_types): Add b and j type.\n+\n+\t* opcodes/riscv-opc.c (riscv_insn_types): Remove incorrect\n+\tformat for sb type and correct s type.\n+\n 2019-07-02  Richard Sandiford  <richard.sandiford@arm.com>\n \n \t* aarch64-tbl.h (aarch64_opcode): Set C_SCAN_MOVPRFX for the"
    },
    {
      "sha": "113d1a58c12fcaa6c6f61c60c9b5cfe3f2104192",
      "filename": "opcodes/riscv-opc.c",
      "status": "modified",
      "additions": 26,
      "deletions": 4,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/98602811d838077269e361e9d807fe530c780011/opcodes/riscv-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/98602811d838077269e361e9d807fe530c780011/opcodes/riscv-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/riscv-opc.c?ref=98602811d838077269e361e9d807fe530c780011",
      "patch": "@@ -812,6 +812,23 @@ const struct riscv_opcode riscv_insn_types[] =\n {\"r\",       0, {\"I\", 0},  \"O4,F3,F2,d,S,T,R\",   0,    0,  match_opcode, 0 },\n {\"r\",       0, {\"I\", 0},  \"O4,F3,F2,D,S,T,R\",   0,    0,  match_opcode, 0 },\n \n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,s,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,s,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,S,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,S,t,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,s,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,s,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,S,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,S,T,r\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,s,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,s,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,S,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,S,t,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,s,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,s,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,d,S,T,R\",   0,    0,  match_opcode, 0 },\n+{\"r4\",      0, {\"I\", 0},  \"O4,F3,F2,D,S,T,R\",   0,    0,  match_opcode, 0 },\n+\n {\"i\",       0, {\"I\", 0},  \"O4,F3,d,s,j\",        0,    0,  match_opcode, 0 },\n {\"i\",       0, {\"I\", 0},  \"O4,F3,D,s,j\",        0,    0,  match_opcode, 0 },\n {\"i\",       0, {\"I\", 0},  \"O4,F3,d,S,j\",        0,    0,  match_opcode, 0 },\n@@ -820,23 +837,28 @@ const struct riscv_opcode riscv_insn_types[] =\n {\"i\",       0, {\"I\", 0},  \"O4,F3,d,o(s)\",       0,    0,  match_opcode, 0 },\n {\"i\",       0, {\"I\", 0},  \"O4,F3,D,o(s)\",       0,    0,  match_opcode, 0 },\n \n-{\"s\",       0, {\"I\", 0},  \"O4,F3,d,o(s)\",       0,    0,  match_opcode, 0 },\n-{\"s\",       0, {\"I\", 0},  \"O4,F3,D,o(s)\",       0,    0,  match_opcode, 0 },\n+{\"s\",       0, {\"I\", 0},  \"O4,F3,t,q(s)\",       0,    0,  match_opcode, 0 },\n+{\"s\",       0, {\"I\", 0},  \"O4,F3,T,q(s)\",       0,    0,  match_opcode, 0 },\n \n {\"sb\",      0, {\"I\", 0},  \"O4,F3,s,t,p\",        0,    0,  match_opcode, 0 },\n {\"sb\",      0, {\"I\", 0},  \"O4,F3,S,t,p\",        0,    0,  match_opcode, 0 },\n {\"sb\",      0, {\"I\", 0},  \"O4,F3,s,T,p\",        0,    0,  match_opcode, 0 },\n {\"sb\",      0, {\"I\", 0},  \"O4,F3,S,T,p\",        0,    0,  match_opcode, 0 },\n \n-{\"sb\",      0, {\"I\", 0},  \"O4,F3,t,q(s)\",       0,    0,  match_opcode, 0 },\n-{\"sb\",      0, {\"I\", 0},  \"O4,F3,T,q(s)\",       0,    0,  match_opcode, 0 },\n+{\"b\",      0, {\"I\", 0},  \"O4,F3,s,t,p\",        0,    0,  match_opcode, 0 },\n+{\"b\",      0, {\"I\", 0},  \"O4,F3,S,t,p\",        0,    0,  match_opcode, 0 },\n+{\"b\",      0, {\"I\", 0},  \"O4,F3,s,T,p\",        0,    0,  match_opcode, 0 },\n+{\"b\",      0, {\"I\", 0},  \"O4,F3,S,T,p\",        0,    0,  match_opcode, 0 },\n \n {\"u\",       0, {\"I\", 0},  \"O4,d,u\",             0,    0,  match_opcode, 0 },\n {\"u\",       0, {\"I\", 0},  \"O4,D,u\",             0,    0,  match_opcode, 0 },\n \n {\"uj\",      0, {\"I\", 0},  \"O4,d,a\",             0,    0,  match_opcode, 0 },\n {\"uj\",      0, {\"I\", 0},  \"O4,D,a\",             0,    0,  match_opcode, 0 },\n \n+{\"j\",      0, {\"I\", 0},  \"O4,d,a\",             0,    0,  match_opcode, 0 },\n+{\"j\",      0, {\"I\", 0},  \"O4,D,a\",             0,    0,  match_opcode, 0 },\n+\n {\"cr\",      0, {\"C\", 0},  \"O2,CF4,d,CV\",        0,    0,  match_opcode, 0 },\n {\"cr\",      0, {\"C\", 0},  \"O2,CF4,D,CV\",        0,    0,  match_opcode, 0 },\n {\"cr\",      0, {\"C\", 0},  \"O2,CF4,d,CT\",        0,    0,  match_opcode, 0 },"
    }
  ]
}