// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tancalc_tancalc_HH_
#define _tancalc_tancalc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tancalc_dataflow_parent_loop_proc.h"
#include "tancalc_data_read_1.h"
#include "tancalc_tancalc_control_s_axi.h"
#include "tancalc_tancalc_gmem0_m_axi.h"
#include "tancalc_tancalc_gmem1_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct tancalc_tancalc : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const5;
    sc_signal< sc_lv<2> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<4> > ap_var_for_const10;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<512> > ap_var_for_const8;


    // Module declarations
    tancalc_tancalc(sc_module_name name);
    SC_HAS_PROCESS(tancalc_tancalc);

    ~tancalc_tancalc();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    tancalc_tancalc_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* tancalc_control_s_axi_U;
    tancalc_tancalc_gmem0_m_axi<0,512,64,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* tancalc_gmem0_m_axi_U;
    tancalc_tancalc_gmem1_m_axi<0,32,64,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* tancalc_gmem1_m_axi_U;
    tancalc_dataflow_parent_loop_proc* grp_dataflow_parent_loop_proc_fu_635;
    tancalc_data_read_1* grp_data_read_1_fu_771;
    sc_signal< sc_logic > ap_rst_reg_2;
    sc_signal< sc_logic > ap_rst_reg_1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > input_V;
    sc_signal< sc_lv<64> > output_r;
    sc_signal< sc_logic > gmem1_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln95_fu_942_p2;
    sc_signal< sc_logic > gmem1_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > gmem1_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_logic > gmem0_ARVALID;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_lv<64> > gmem0_ARADDR;
    sc_signal< sc_lv<1> > gmem0_ARID;
    sc_signal< sc_lv<32> > gmem0_ARLEN;
    sc_signal< sc_lv<3> > gmem0_ARSIZE;
    sc_signal< sc_lv<2> > gmem0_ARBURST;
    sc_signal< sc_lv<2> > gmem0_ARLOCK;
    sc_signal< sc_lv<4> > gmem0_ARCACHE;
    sc_signal< sc_lv<3> > gmem0_ARPROT;
    sc_signal< sc_lv<4> > gmem0_ARQOS;
    sc_signal< sc_lv<4> > gmem0_ARREGION;
    sc_signal< sc_lv<1> > gmem0_ARUSER;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_logic > gmem0_RREADY;
    sc_signal< sc_lv<512> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_logic > gmem1_AWVALID;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_logic > gmem1_WVALID;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_lv<32> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_logic > gmem1_BREADY;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_lv<64> > gmem1_addr_reg_3403;
    sc_signal< sc_lv<58> > input_V1_reg_3409;
    sc_signal< sc_lv<11> > cmpr_chunk_num_fu_948_p2;
    sc_signal< sc_lv<11> > cmpr_chunk_num_reg_3425;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< sc_lv<16> > shl_ln_fu_1470_p3;
    sc_signal< sc_lv<16> > shl_ln_reg_4070;
    sc_signal< sc_lv<1024> > cmpr_local_0_V_reg_4075;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_data_read_1_fu_771_ap_ready;
    sc_signal< sc_logic > grp_data_read_1_fu_771_ap_done;
    sc_signal< sc_lv<1024> > cmpr_local_1_V_reg_4080;
    sc_signal< sc_lv<1024> > cmpr_local_2_V_reg_4085;
    sc_signal< sc_lv<1024> > cmpr_local_3_V_reg_4090;
    sc_signal< sc_lv<1024> > cmpr_local_4_V_reg_4095;
    sc_signal< sc_lv<1024> > cmpr_local_5_V_reg_4100;
    sc_signal< sc_lv<1024> > cmpr_local_6_V_reg_4105;
    sc_signal< sc_lv<1024> > cmpr_local_7_V_reg_4110;
    sc_signal< sc_lv<1024> > cmpr_local_8_V_reg_4115;
    sc_signal< sc_lv<1024> > cmpr_local_9_V_reg_4120;
    sc_signal< sc_lv<1024> > cmpr_local_10_V_reg_4125;
    sc_signal< sc_lv<1024> > cmpr_local_11_V_reg_4130;
    sc_signal< sc_lv<1024> > cmpr_local_12_V_reg_4135;
    sc_signal< sc_lv<1024> > cmpr_local_13_V_reg_4140;
    sc_signal< sc_lv<1024> > cmpr_local_14_V_reg_4145;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_reg_4150;
    sc_signal< sc_lv<1024> > cmpr_local_16_V_reg_4155;
    sc_signal< sc_lv<1024> > cmpr_local_17_V_reg_4160;
    sc_signal< sc_lv<1024> > cmpr_local_18_V_reg_4165;
    sc_signal< sc_lv<1024> > cmpr_local_19_V_reg_4170;
    sc_signal< sc_lv<1024> > cmpr_local_20_V_reg_4175;
    sc_signal< sc_lv<1024> > cmpr_local_21_V_reg_4180;
    sc_signal< sc_lv<1024> > cmpr_local_22_V_reg_4185;
    sc_signal< sc_lv<1024> > cmpr_local_23_V_reg_4190;
    sc_signal< sc_lv<1024> > cmpr_local_24_V_reg_4195;
    sc_signal< sc_lv<1024> > cmpr_local_25_V_reg_4200;
    sc_signal< sc_lv<1024> > cmpr_local_26_V_reg_4205;
    sc_signal< sc_lv<1024> > cmpr_local_27_V_reg_4210;
    sc_signal< sc_lv<1024> > cmpr_local_28_V_reg_4215;
    sc_signal< sc_lv<1024> > cmpr_local_29_V_reg_4220;
    sc_signal< sc_lv<1024> > cmpr_local_30_V_reg_4225;
    sc_signal< sc_lv<1024> > cmpr_local_31_V_reg_4230;
    sc_signal< sc_lv<1024> > cmpr_local_32_V_reg_4235;
    sc_signal< sc_lv<1024> > cmpr_local_33_V_reg_4240;
    sc_signal< sc_lv<1024> > cmpr_local_34_V_reg_4245;
    sc_signal< sc_lv<1024> > cmpr_local_35_V_reg_4250;
    sc_signal< sc_lv<1024> > cmpr_local_36_V_reg_4255;
    sc_signal< sc_lv<1024> > cmpr_local_37_V_reg_4260;
    sc_signal< sc_lv<1024> > cmpr_local_38_V_reg_4265;
    sc_signal< sc_lv<1024> > cmpr_local_39_V_reg_4270;
    sc_signal< sc_lv<1024> > cmpr_local_40_V_reg_4275;
    sc_signal< sc_lv<1024> > cmpr_local_41_V_reg_4280;
    sc_signal< sc_lv<1024> > cmpr_local_42_V_reg_4285;
    sc_signal< sc_lv<1024> > cmpr_local_43_V_reg_4290;
    sc_signal< sc_lv<1024> > cmpr_local_44_V_reg_4295;
    sc_signal< sc_lv<1024> > cmpr_local_45_V_reg_4300;
    sc_signal< sc_lv<1024> > cmpr_local_46_V_reg_4305;
    sc_signal< sc_lv<1024> > cmpr_local_47_V_reg_4310;
    sc_signal< sc_lv<1024> > cmpr_local_48_V_reg_4315;
    sc_signal< sc_lv<1024> > cmpr_local_49_V_reg_4320;
    sc_signal< sc_lv<1024> > cmpr_local_50_V_reg_4325;
    sc_signal< sc_lv<1024> > cmpr_local_51_V_reg_4330;
    sc_signal< sc_lv<1024> > cmpr_local_52_V_reg_4335;
    sc_signal< sc_lv<1024> > cmpr_local_53_V_reg_4340;
    sc_signal< sc_lv<1024> > cmpr_local_54_V_reg_4345;
    sc_signal< sc_lv<1024> > cmpr_local_55_V_reg_4350;
    sc_signal< sc_lv<1024> > cmpr_local_56_V_reg_4355;
    sc_signal< sc_lv<1024> > cmpr_local_57_V_reg_4360;
    sc_signal< sc_lv<1024> > cmpr_local_58_V_reg_4365;
    sc_signal< sc_lv<1024> > cmpr_local_59_V_reg_4370;
    sc_signal< sc_lv<1024> > cmpr_local_60_V_reg_4375;
    sc_signal< sc_lv<1024> > cmpr_local_61_V_reg_4380;
    sc_signal< sc_lv<1024> > cmpr_local_62_V_reg_4385;
    sc_signal< sc_lv<1024> > cmpr_local_63_V_reg_4390;
    sc_signal< sc_lv<11> > cmprpop_local_0_V_reg_4395;
    sc_signal< sc_lv<11> > cmprpop_local_1_V_reg_4400;
    sc_signal< sc_lv<11> > cmprpop_local_2_V_reg_4405;
    sc_signal< sc_lv<11> > cmprpop_local_3_V_reg_4410;
    sc_signal< sc_lv<11> > cmprpop_local_4_V_reg_4415;
    sc_signal< sc_lv<11> > cmprpop_local_5_V_reg_4420;
    sc_signal< sc_lv<11> > cmprpop_local_6_V_reg_4425;
    sc_signal< sc_lv<11> > cmprpop_local_7_V_reg_4430;
    sc_signal< sc_lv<11> > cmprpop_local_8_V_reg_4435;
    sc_signal< sc_lv<11> > cmprpop_local_9_V_reg_4440;
    sc_signal< sc_lv<11> > cmprpop_local_10_V_reg_4445;
    sc_signal< sc_lv<11> > cmprpop_local_11_V_reg_4450;
    sc_signal< sc_lv<11> > cmprpop_local_12_V_reg_4455;
    sc_signal< sc_lv<11> > cmprpop_local_13_V_reg_4460;
    sc_signal< sc_lv<11> > cmprpop_local_14_V_reg_4465;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_reg_4470;
    sc_signal< sc_lv<11> > cmprpop_local_16_V_reg_4475;
    sc_signal< sc_lv<11> > cmprpop_local_17_V_reg_4480;
    sc_signal< sc_lv<11> > cmprpop_local_18_V_reg_4485;
    sc_signal< sc_lv<11> > cmprpop_local_19_V_reg_4490;
    sc_signal< sc_lv<11> > cmprpop_local_20_V_reg_4495;
    sc_signal< sc_lv<11> > cmprpop_local_21_V_reg_4500;
    sc_signal< sc_lv<11> > cmprpop_local_22_V_reg_4505;
    sc_signal< sc_lv<11> > cmprpop_local_23_V_reg_4510;
    sc_signal< sc_lv<11> > cmprpop_local_24_V_reg_4515;
    sc_signal< sc_lv<11> > cmprpop_local_25_V_reg_4520;
    sc_signal< sc_lv<11> > cmprpop_local_26_V_reg_4525;
    sc_signal< sc_lv<11> > cmprpop_local_27_V_reg_4530;
    sc_signal< sc_lv<11> > cmprpop_local_28_V_reg_4535;
    sc_signal< sc_lv<11> > cmprpop_local_29_V_reg_4540;
    sc_signal< sc_lv<11> > cmprpop_local_30_V_reg_4545;
    sc_signal< sc_lv<11> > cmprpop_local_31_V_reg_4550;
    sc_signal< sc_lv<11> > cmprpop_local_32_V_reg_4555;
    sc_signal< sc_lv<11> > cmprpop_local_33_V_reg_4560;
    sc_signal< sc_lv<11> > cmprpop_local_34_V_reg_4565;
    sc_signal< sc_lv<11> > cmprpop_local_35_V_reg_4570;
    sc_signal< sc_lv<11> > cmprpop_local_36_V_reg_4575;
    sc_signal< sc_lv<11> > cmprpop_local_37_V_reg_4580;
    sc_signal< sc_lv<11> > cmprpop_local_38_V_reg_4585;
    sc_signal< sc_lv<11> > cmprpop_local_39_V_reg_4590;
    sc_signal< sc_lv<11> > cmprpop_local_40_V_reg_4595;
    sc_signal< sc_lv<11> > cmprpop_local_41_V_reg_4600;
    sc_signal< sc_lv<11> > cmprpop_local_42_V_reg_4605;
    sc_signal< sc_lv<11> > cmprpop_local_43_V_reg_4610;
    sc_signal< sc_lv<11> > cmprpop_local_44_V_reg_4615;
    sc_signal< sc_lv<11> > cmprpop_local_45_V_reg_4620;
    sc_signal< sc_lv<11> > cmprpop_local_46_V_reg_4625;
    sc_signal< sc_lv<11> > cmprpop_local_47_V_reg_4630;
    sc_signal< sc_lv<11> > cmprpop_local_48_V_reg_4635;
    sc_signal< sc_lv<11> > cmprpop_local_49_V_reg_4640;
    sc_signal< sc_lv<11> > cmprpop_local_50_V_reg_4645;
    sc_signal< sc_lv<11> > cmprpop_local_51_V_reg_4650;
    sc_signal< sc_lv<11> > cmprpop_local_52_V_reg_4655;
    sc_signal< sc_lv<11> > cmprpop_local_53_V_reg_4660;
    sc_signal< sc_lv<11> > cmprpop_local_54_V_reg_4665;
    sc_signal< sc_lv<11> > cmprpop_local_55_V_reg_4670;
    sc_signal< sc_lv<11> > cmprpop_local_56_V_reg_4675;
    sc_signal< sc_lv<11> > cmprpop_local_57_V_reg_4680;
    sc_signal< sc_lv<11> > cmprpop_local_58_V_reg_4685;
    sc_signal< sc_lv<11> > cmprpop_local_59_V_reg_4690;
    sc_signal< sc_lv<11> > cmprpop_local_60_V_reg_4695;
    sc_signal< sc_lv<11> > cmprpop_local_61_V_reg_4700;
    sc_signal< sc_lv<11> > cmprpop_local_62_V_reg_4705;
    sc_signal< sc_lv<11> > cmprpop_local_63_V_reg_4710;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWVALID;
    sc_signal< sc_lv<64> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWADDR;
    sc_signal< sc_lv<1> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWID;
    sc_signal< sc_lv<32> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWLEN;
    sc_signal< sc_lv<3> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWBURST;
    sc_signal< sc_lv<2> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWPROT;
    sc_signal< sc_lv<4> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWQOS;
    sc_signal< sc_lv<4> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWREGION;
    sc_signal< sc_lv<1> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_AWUSER;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_WVALID;
    sc_signal< sc_lv<512> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_WDATA;
    sc_signal< sc_lv<64> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_WSTRB;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_WLAST;
    sc_signal< sc_lv<1> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_WID;
    sc_signal< sc_lv<1> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_WUSER;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARVALID;
    sc_signal< sc_lv<64> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARADDR;
    sc_signal< sc_lv<1> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARID;
    sc_signal< sc_lv<32> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARLEN;
    sc_signal< sc_lv<3> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARBURST;
    sc_signal< sc_lv<2> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARPROT;
    sc_signal< sc_lv<4> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARQOS;
    sc_signal< sc_lv<4> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARREGION;
    sc_signal< sc_lv<1> > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_ARUSER;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_RREADY;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_m_axi_input_V_BREADY;
    sc_signal< sc_lv<32> > grp_dataflow_parent_loop_proc_fu_635_result_o;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_result_o_ap_vld;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_ap_start;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_ap_done;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_ap_ready;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_ap_idle;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_ap_continue;
    sc_signal< sc_logic > grp_data_read_1_fu_771_ap_start;
    sc_signal< sc_logic > grp_data_read_1_fu_771_ap_idle;
    sc_signal< sc_logic > grp_data_read_1_fu_771_m_axi_input_V_AWVALID;
    sc_signal< sc_lv<64> > grp_data_read_1_fu_771_m_axi_input_V_AWADDR;
    sc_signal< sc_lv<1> > grp_data_read_1_fu_771_m_axi_input_V_AWID;
    sc_signal< sc_lv<32> > grp_data_read_1_fu_771_m_axi_input_V_AWLEN;
    sc_signal< sc_lv<3> > grp_data_read_1_fu_771_m_axi_input_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_data_read_1_fu_771_m_axi_input_V_AWBURST;
    sc_signal< sc_lv<2> > grp_data_read_1_fu_771_m_axi_input_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_data_read_1_fu_771_m_axi_input_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_data_read_1_fu_771_m_axi_input_V_AWPROT;
    sc_signal< sc_lv<4> > grp_data_read_1_fu_771_m_axi_input_V_AWQOS;
    sc_signal< sc_lv<4> > grp_data_read_1_fu_771_m_axi_input_V_AWREGION;
    sc_signal< sc_lv<1> > grp_data_read_1_fu_771_m_axi_input_V_AWUSER;
    sc_signal< sc_logic > grp_data_read_1_fu_771_m_axi_input_V_WVALID;
    sc_signal< sc_lv<512> > grp_data_read_1_fu_771_m_axi_input_V_WDATA;
    sc_signal< sc_lv<64> > grp_data_read_1_fu_771_m_axi_input_V_WSTRB;
    sc_signal< sc_logic > grp_data_read_1_fu_771_m_axi_input_V_WLAST;
    sc_signal< sc_lv<1> > grp_data_read_1_fu_771_m_axi_input_V_WID;
    sc_signal< sc_lv<1> > grp_data_read_1_fu_771_m_axi_input_V_WUSER;
    sc_signal< sc_logic > grp_data_read_1_fu_771_m_axi_input_V_ARVALID;
    sc_signal< sc_lv<64> > grp_data_read_1_fu_771_m_axi_input_V_ARADDR;
    sc_signal< sc_lv<1> > grp_data_read_1_fu_771_m_axi_input_V_ARID;
    sc_signal< sc_lv<32> > grp_data_read_1_fu_771_m_axi_input_V_ARLEN;
    sc_signal< sc_lv<3> > grp_data_read_1_fu_771_m_axi_input_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_data_read_1_fu_771_m_axi_input_V_ARBURST;
    sc_signal< sc_lv<2> > grp_data_read_1_fu_771_m_axi_input_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_data_read_1_fu_771_m_axi_input_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_data_read_1_fu_771_m_axi_input_V_ARPROT;
    sc_signal< sc_lv<4> > grp_data_read_1_fu_771_m_axi_input_V_ARQOS;
    sc_signal< sc_lv<4> > grp_data_read_1_fu_771_m_axi_input_V_ARREGION;
    sc_signal< sc_lv<1> > grp_data_read_1_fu_771_m_axi_input_V_ARUSER;
    sc_signal< sc_logic > grp_data_read_1_fu_771_m_axi_input_V_RREADY;
    sc_signal< sc_logic > grp_data_read_1_fu_771_m_axi_input_V_BREADY;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_0;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_1;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_2;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_3;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_4;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_5;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_6;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_7;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_8;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_9;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_10;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_11;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_12;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_13;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_14;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_15;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_16;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_17;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_18;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_19;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_20;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_21;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_22;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_23;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_24;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_25;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_26;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_27;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_28;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_29;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_30;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_31;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_32;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_33;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_34;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_35;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_36;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_37;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_38;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_39;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_40;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_41;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_42;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_43;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_44;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_45;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_46;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_47;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_48;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_49;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_50;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_51;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_52;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_53;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_54;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_55;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_56;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_57;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_58;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_59;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_60;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_61;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_62;
    sc_signal< sc_lv<1024> > grp_data_read_1_fu_771_ap_return_63;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_64;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_65;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_66;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_67;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_68;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_69;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_70;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_71;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_72;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_73;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_74;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_75;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_76;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_77;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_78;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_79;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_80;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_81;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_82;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_83;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_84;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_85;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_86;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_87;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_88;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_89;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_90;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_91;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_92;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_93;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_94;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_95;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_96;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_97;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_98;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_99;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_100;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_101;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_102;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_103;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_104;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_105;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_106;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_107;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_108;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_109;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_110;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_111;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_112;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_113;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_114;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_115;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_116;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_117;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_118;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_119;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_120;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_121;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_122;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_123;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_124;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_125;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_126;
    sc_signal< sc_lv<11> > grp_data_read_1_fu_771_ap_return_127;
    sc_signal< sc_lv<11> > cmpr_chunk_num_0_i_reg_624;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_proc_fu_635_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_proc_fu_635_ap_done;
    sc_signal< bool > ap_block_state5_on_subcall_done;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc_fu_635_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_proc_fu_635_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_proc_fu_635_ap_done;
    sc_signal< sc_lv<32> > result_fu_592;
    sc_signal< sc_logic > grp_data_read_1_fu_771_ap_start_reg;
    sc_signal< sc_lv<64> > empty_fu_917_p1;
    sc_signal< sc_lv<1024> > cmpr_local_0_V_1_fu_80;
    sc_signal< sc_lv<1024> > cmpr_local_1_V_1_fu_84;
    sc_signal< sc_lv<1024> > cmpr_local_2_V_1_fu_88;
    sc_signal< sc_lv<1024> > cmpr_local_3_V_1_fu_92;
    sc_signal< sc_lv<1024> > cmpr_local_4_V_1_fu_96;
    sc_signal< sc_lv<1024> > cmpr_local_5_V_1_fu_100;
    sc_signal< sc_lv<1024> > cmpr_local_6_V_1_fu_104;
    sc_signal< sc_lv<1024> > cmpr_local_7_V_1_fu_108;
    sc_signal< sc_lv<1024> > cmpr_local_8_V_1_fu_112;
    sc_signal< sc_lv<1024> > cmpr_local_9_V_1_fu_116;
    sc_signal< sc_lv<1024> > cmpr_local_10_V_1_fu_120;
    sc_signal< sc_lv<1024> > cmpr_local_11_V_1_fu_124;
    sc_signal< sc_lv<1024> > cmpr_local_12_V_1_fu_128;
    sc_signal< sc_lv<1024> > cmpr_local_13_V_1_fu_132;
    sc_signal< sc_lv<1024> > cmpr_local_14_V_1_fu_136;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_1_fu_140;
    sc_signal< sc_lv<1024> > cmpr_local_16_V_1_fu_144;
    sc_signal< sc_lv<1024> > cmpr_local_17_V_1_fu_148;
    sc_signal< sc_lv<1024> > cmpr_local_18_V_1_fu_152;
    sc_signal< sc_lv<1024> > cmpr_local_19_V_1_fu_156;
    sc_signal< sc_lv<1024> > cmpr_local_20_V_1_fu_160;
    sc_signal< sc_lv<1024> > cmpr_local_21_V_1_fu_164;
    sc_signal< sc_lv<1024> > cmpr_local_22_V_1_fu_168;
    sc_signal< sc_lv<1024> > cmpr_local_23_V_1_fu_172;
    sc_signal< sc_lv<1024> > cmpr_local_24_V_1_fu_176;
    sc_signal< sc_lv<1024> > cmpr_local_25_V_1_fu_180;
    sc_signal< sc_lv<1024> > cmpr_local_26_V_1_fu_184;
    sc_signal< sc_lv<1024> > cmpr_local_27_V_1_fu_188;
    sc_signal< sc_lv<1024> > cmpr_local_28_V_1_fu_192;
    sc_signal< sc_lv<1024> > cmpr_local_29_V_1_fu_196;
    sc_signal< sc_lv<1024> > cmpr_local_30_V_1_fu_200;
    sc_signal< sc_lv<1024> > cmpr_local_31_V_1_fu_204;
    sc_signal< sc_lv<1024> > cmpr_local_32_V_1_fu_208;
    sc_signal< sc_lv<1024> > cmpr_local_33_V_1_fu_212;
    sc_signal< sc_lv<1024> > cmpr_local_34_V_1_fu_216;
    sc_signal< sc_lv<1024> > cmpr_local_35_V_1_fu_220;
    sc_signal< sc_lv<1024> > cmpr_local_36_V_1_fu_224;
    sc_signal< sc_lv<1024> > cmpr_local_37_V_1_fu_228;
    sc_signal< sc_lv<1024> > cmpr_local_38_V_1_fu_232;
    sc_signal< sc_lv<1024> > cmpr_local_39_V_1_fu_236;
    sc_signal< sc_lv<1024> > cmpr_local_40_V_1_fu_240;
    sc_signal< sc_lv<1024> > cmpr_local_41_V_1_fu_244;
    sc_signal< sc_lv<1024> > cmpr_local_42_V_1_fu_248;
    sc_signal< sc_lv<1024> > cmpr_local_43_V_1_fu_252;
    sc_signal< sc_lv<1024> > cmpr_local_44_V_1_fu_256;
    sc_signal< sc_lv<1024> > cmpr_local_45_V_1_fu_260;
    sc_signal< sc_lv<1024> > cmpr_local_46_V_1_fu_264;
    sc_signal< sc_lv<1024> > cmpr_local_47_V_1_fu_268;
    sc_signal< sc_lv<1024> > cmpr_local_48_V_1_fu_272;
    sc_signal< sc_lv<1024> > cmpr_local_49_V_1_fu_276;
    sc_signal< sc_lv<1024> > cmpr_local_50_V_1_fu_280;
    sc_signal< sc_lv<1024> > cmpr_local_51_V_1_fu_284;
    sc_signal< sc_lv<1024> > cmpr_local_52_V_1_fu_288;
    sc_signal< sc_lv<1024> > cmpr_local_53_V_1_fu_292;
    sc_signal< sc_lv<1024> > cmpr_local_54_V_1_fu_296;
    sc_signal< sc_lv<1024> > cmpr_local_55_V_1_fu_300;
    sc_signal< sc_lv<1024> > cmpr_local_56_V_1_fu_304;
    sc_signal< sc_lv<1024> > cmpr_local_57_V_1_fu_308;
    sc_signal< sc_lv<1024> > cmpr_local_58_V_1_fu_312;
    sc_signal< sc_lv<1024> > cmpr_local_59_V_1_fu_316;
    sc_signal< sc_lv<1024> > cmpr_local_60_V_1_fu_320;
    sc_signal< sc_lv<1024> > cmpr_local_61_V_1_fu_324;
    sc_signal< sc_lv<1024> > cmpr_local_62_V_1_fu_328;
    sc_signal< sc_lv<1024> > cmpr_local_63_V_1_fu_332;
    sc_signal< sc_lv<11> > cmprpop_local_0_V_1_fu_336;
    sc_signal< sc_lv<11> > cmprpop_local_1_V_1_fu_340;
    sc_signal< sc_lv<11> > cmprpop_local_2_V_1_fu_344;
    sc_signal< sc_lv<11> > cmprpop_local_3_V_1_fu_348;
    sc_signal< sc_lv<11> > cmprpop_local_4_V_1_fu_352;
    sc_signal< sc_lv<11> > cmprpop_local_5_V_1_fu_356;
    sc_signal< sc_lv<11> > cmprpop_local_6_V_1_fu_360;
    sc_signal< sc_lv<11> > cmprpop_local_7_V_1_fu_364;
    sc_signal< sc_lv<11> > cmprpop_local_8_V_1_fu_368;
    sc_signal< sc_lv<11> > cmprpop_local_9_V_1_fu_372;
    sc_signal< sc_lv<11> > cmprpop_local_10_V_1_fu_376;
    sc_signal< sc_lv<11> > cmprpop_local_11_V_1_fu_380;
    sc_signal< sc_lv<11> > cmprpop_local_12_V_1_fu_384;
    sc_signal< sc_lv<11> > cmprpop_local_13_V_1_fu_388;
    sc_signal< sc_lv<11> > cmprpop_local_14_V_1_fu_392;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_1_fu_396;
    sc_signal< sc_lv<11> > cmprpop_local_16_V_1_fu_400;
    sc_signal< sc_lv<11> > cmprpop_local_17_V_1_fu_404;
    sc_signal< sc_lv<11> > cmprpop_local_18_V_1_fu_408;
    sc_signal< sc_lv<11> > cmprpop_local_19_V_1_fu_412;
    sc_signal< sc_lv<11> > cmprpop_local_20_V_1_fu_416;
    sc_signal< sc_lv<11> > cmprpop_local_21_V_1_fu_420;
    sc_signal< sc_lv<11> > cmprpop_local_22_V_1_fu_424;
    sc_signal< sc_lv<11> > cmprpop_local_23_V_1_fu_428;
    sc_signal< sc_lv<11> > cmprpop_local_24_V_1_fu_432;
    sc_signal< sc_lv<11> > cmprpop_local_25_V_1_fu_436;
    sc_signal< sc_lv<11> > cmprpop_local_26_V_1_fu_440;
    sc_signal< sc_lv<11> > cmprpop_local_27_V_1_fu_444;
    sc_signal< sc_lv<11> > cmprpop_local_28_V_1_fu_448;
    sc_signal< sc_lv<11> > cmprpop_local_29_V_1_fu_452;
    sc_signal< sc_lv<11> > cmprpop_local_30_V_1_fu_456;
    sc_signal< sc_lv<11> > cmprpop_local_31_V_1_fu_460;
    sc_signal< sc_lv<11> > cmprpop_local_32_V_1_fu_464;
    sc_signal< sc_lv<11> > cmprpop_local_33_V_1_fu_468;
    sc_signal< sc_lv<11> > cmprpop_local_34_V_1_fu_472;
    sc_signal< sc_lv<11> > cmprpop_local_35_V_1_fu_476;
    sc_signal< sc_lv<11> > cmprpop_local_36_V_1_fu_480;
    sc_signal< sc_lv<11> > cmprpop_local_37_V_1_fu_484;
    sc_signal< sc_lv<11> > cmprpop_local_38_V_1_fu_488;
    sc_signal< sc_lv<11> > cmprpop_local_39_V_1_fu_492;
    sc_signal< sc_lv<11> > cmprpop_local_40_V_1_fu_496;
    sc_signal< sc_lv<11> > cmprpop_local_41_V_1_fu_500;
    sc_signal< sc_lv<11> > cmprpop_local_42_V_1_fu_504;
    sc_signal< sc_lv<11> > cmprpop_local_43_V_1_fu_508;
    sc_signal< sc_lv<11> > cmprpop_local_44_V_1_fu_512;
    sc_signal< sc_lv<11> > cmprpop_local_45_V_1_fu_516;
    sc_signal< sc_lv<11> > cmprpop_local_46_V_1_fu_520;
    sc_signal< sc_lv<11> > cmprpop_local_47_V_1_fu_524;
    sc_signal< sc_lv<11> > cmprpop_local_48_V_1_fu_528;
    sc_signal< sc_lv<11> > cmprpop_local_49_V_1_fu_532;
    sc_signal< sc_lv<11> > cmprpop_local_50_V_1_fu_536;
    sc_signal< sc_lv<11> > cmprpop_local_51_V_1_fu_540;
    sc_signal< sc_lv<11> > cmprpop_local_52_V_1_fu_544;
    sc_signal< sc_lv<11> > cmprpop_local_53_V_1_fu_548;
    sc_signal< sc_lv<11> > cmprpop_local_54_V_1_fu_552;
    sc_signal< sc_lv<11> > cmprpop_local_55_V_1_fu_556;
    sc_signal< sc_lv<11> > cmprpop_local_56_V_1_fu_560;
    sc_signal< sc_lv<11> > cmprpop_local_57_V_1_fu_564;
    sc_signal< sc_lv<11> > cmprpop_local_58_V_1_fu_568;
    sc_signal< sc_lv<11> > cmprpop_local_59_V_1_fu_572;
    sc_signal< sc_lv<11> > cmprpop_local_60_V_1_fu_576;
    sc_signal< sc_lv<11> > cmprpop_local_61_V_1_fu_580;
    sc_signal< sc_lv<11> > cmprpop_local_62_V_1_fu_584;
    sc_signal< sc_lv<11> > cmprpop_local_63_V_1_fu_588;
    sc_signal< sc_lv<62> > output3_fu_907_p4;
    sc_signal< sc_lv<10> > trunc_ln97_fu_1466_p1;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_A;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_state2_io();
    void thread_ap_block_state5_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_dataflow_parent_loop_proc_fu_635_ap_done();
    void thread_ap_sync_grp_dataflow_parent_loop_proc_fu_635_ap_ready();
    void thread_cmpr_chunk_num_fu_948_p2();
    void thread_empty_fu_917_p1();
    void thread_gmem0_ARADDR();
    void thread_gmem0_ARBURST();
    void thread_gmem0_ARCACHE();
    void thread_gmem0_ARID();
    void thread_gmem0_ARLEN();
    void thread_gmem0_ARLOCK();
    void thread_gmem0_ARPROT();
    void thread_gmem0_ARQOS();
    void thread_gmem0_ARREGION();
    void thread_gmem0_ARSIZE();
    void thread_gmem0_ARUSER();
    void thread_gmem0_ARVALID();
    void thread_gmem0_RREADY();
    void thread_gmem1_AWVALID();
    void thread_gmem1_BREADY();
    void thread_gmem1_WVALID();
    void thread_gmem1_blk_n_AW();
    void thread_gmem1_blk_n_B();
    void thread_gmem1_blk_n_W();
    void thread_grp_data_read_1_fu_771_ap_start();
    void thread_grp_dataflow_parent_loop_proc_fu_635_ap_continue();
    void thread_grp_dataflow_parent_loop_proc_fu_635_ap_start();
    void thread_icmp_ln95_fu_942_p2();
    void thread_output3_fu_907_p4();
    void thread_shl_ln_fu_1470_p3();
    void thread_trunc_ln97_fu_1466_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
