17:45:49 DEBUG : Logs will be stored at 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/IDE.log'.
17:45:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\temp_xsdb_launch_script.tcl
17:45:51 INFO  : Registering command handlers for Vitis TCF services
17:45:51 INFO  : Platform repository initialization has completed.
17:45:53 INFO  : XSCT server has started successfully.
17:45:53 INFO  : Successfully done setting XSCT server connection channel  
17:45:53 INFO  : plnx-install-location is set to ''
17:45:53 INFO  : Successfully done query RDI_DATADIR 
17:45:53 INFO  : Successfully done setting workspace for the tool. 
17:46:55 INFO  : Result from executing command 'getProjects': PID_Controller_Platform
17:46:55 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:38:47 DEBUG : Logs will be stored at 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/IDE.log'.
20:38:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\temp_xsdb_launch_script.tcl
20:38:50 INFO  : XSCT server has started successfully.
20:38:50 INFO  : plnx-install-location is set to ''
20:38:50 INFO  : Successfully done setting XSCT server connection channel  
20:38:50 INFO  : Successfully done setting workspace for the tool. 
20:38:51 INFO  : Successfully done query RDI_DATADIR 
20:38:51 INFO  : Registering command handlers for Vitis TCF services
20:38:51 INFO  : Platform repository initialization has completed.
20:43:51 INFO  : Result from executing command 'getProjects': PID_Controller_Platform
20:43:51 INFO  : Result from executing command 'getPlatforms': PID_Controller_Platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/PID_Controller_Platform/export/PID_Controller_Platform/PID_Controller_Platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:43:51 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:43:52 INFO  : Updating application flags with new BSP settings...
20:43:52 INFO  : Successfully updated application flags for project PID_Controller_Application.
20:46:40 INFO  : Hardware specification for platform project 'PID_Controller_Platform' is updated.
20:46:51 INFO  : Result from executing command 'getProjects': PID_Controller_Platform
20:46:51 INFO  : Result from executing command 'getPlatforms': PID_Controller_Platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/PID_Controller_Platform/export/PID_Controller_Platform/PID_Controller_Platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:47:12 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:48:27 INFO  : Result from executing command 'getProjects': PID_Controller_Platform;platform
20:48:27 INFO  : Result from executing command 'getPlatforms': PID_Controller_Platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/PID_Controller_Platform/export/PID_Controller_Platform/PID_Controller_Platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:49:01 INFO  : Result from executing command 'getProjects': platform
20:49:01 INFO  : Result from executing command 'getPlatforms': platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platform/export/platform/platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:49:05 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:49:05 ERROR : Failed to get platform details for the project 'PID_Controller_Application'. Cannot sync application flags.
20:49:54 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:49:54 INFO  : Updating application flags with new BSP settings...
20:49:54 INFO  : Successfully updated application flags for project PID_Controller_Application.
20:50:32 INFO  : Result from executing command 'getProjects': platform
20:50:32 INFO  : Result from executing command 'getPlatforms': platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platform/export/platform/platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:50:57 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:51:21 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:51:25 INFO  : Result from executing command 'removePlatformRepo': 
20:51:30 INFO  : Result from executing command 'getProjects': platform
20:51:31 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:51:31 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:51:50 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:57:06 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
20:57:37 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
17:58:52 DEBUG : Logs will be stored at 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/IDE.log'.
17:58:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\temp_xsdb_launch_script.tcl
17:58:56 INFO  : Platform repository initialization has completed.
17:58:56 INFO  : Registering command handlers for Vitis TCF services
17:58:56 INFO  : XSCT server has started successfully.
17:58:56 INFO  : Successfully done setting XSCT server connection channel  
17:58:56 INFO  : plnx-install-location is set to ''
17:58:56 INFO  : Successfully done setting workspace for the tool. 
17:58:56 INFO  : Successfully done query RDI_DATADIR 
17:59:51 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:00:36 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:01:22 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:02:59 DEBUG : Logs will be stored at 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/IDE.log'.
18:02:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\temp_xsdb_launch_script.tcl
18:03:01 INFO  : XSCT server has started successfully.
18:03:01 INFO  : Successfully done setting XSCT server connection channel  
18:03:01 INFO  : plnx-install-location is set to ''
18:03:01 INFO  : Successfully done setting workspace for the tool. 
18:03:02 INFO  : Successfully done query RDI_DATADIR 
18:03:02 INFO  : Platform repository initialization has completed.
18:03:02 INFO  : Registering command handlers for Vitis TCF services
18:03:20 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:03:26 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:03:42 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:03:59 INFO  : Result from executing command 'removePlatformRepo': 
18:04:05 INFO  : Result from executing command 'getProjects': platform
18:04:05 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:04:05 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:04:42 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:05:54 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:06:21 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:07:07 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:08:04 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:08:43 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:09:30 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:10:41 INFO  : Successfully generated C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\PID_Controller_Application\src\lscript.ld.
18:10:41 INFO  : Applying linker script to all configurations of project PID_Controller_Application.
18:10:41 INFO  : Setting rebuild state to true for all configurations of project PID_Controller_Application.
18:10:53 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:11:31 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:13:30 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:13:48 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:14:41 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:15:40 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:16:25 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:16:38 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:17:03 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:17:19 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:17:34 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:17:46 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:18:57 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:19:34 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:20:26 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:20:32 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:20:50 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:21:02 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:22:58 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:24:49 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:25:02 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:26:06 INFO  : No changes in MSS file content so sources will not be generated.
18:27:56 INFO  : Result from executing command 'getProjects': platform
18:27:56 INFO  : Result from executing command 'getPlatforms': platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platform/export/platform/platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:27:56 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:28:06 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:28:20 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:28:29 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:28:45 INFO  : Result from executing command 'removePlatformRepo': 
18:28:50 INFO  : Result from executing command 'getProjects': platform
18:28:50 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:28:51 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:29:04 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:29:36 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:29:51 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:32:07 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:32:30 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:32:41 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:32:50 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:34:27 INFO  : Result from executing command 'getProjects': platform
18:34:27 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:34:31 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:34:37 INFO  : Result from executing command 'getProjects': platform
18:34:37 INFO  : Result from executing command 'getPlatforms': platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platform/export/platform/platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:34:43 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:34:55 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:35:27 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:35:31 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:39:03 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:39:16 INFO  : Result from executing command 'removePlatformRepo': 
18:39:17 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:39:17 ERROR : Failed to get platform details for the project 'PID_Controller_Application'. Cannot sync application flags.
18:39:22 INFO  : Result from executing command 'getProjects': platform
18:39:22 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:39:56 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:41:05 INFO  : Successfully generated C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\PID_Controller_Application\src\lscript.ld.
18:41:05 INFO  : Applying linker script to all configurations of project PID_Controller_Application.
18:41:05 INFO  : Setting rebuild state to true for all configurations of project PID_Controller_Application.
18:41:10 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:43:52 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:44:54 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:44:56 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:45:08 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:45:55 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:47:14 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:47:42 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:47:53 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:47:56 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:48:29 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:48:37 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:48:44 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:48:52 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:49:28 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:49:49 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:50:02 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:50:08 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:50:16 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:50:53 INFO  : Result from executing command 'getProjects': platform
18:50:53 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:50:57 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:51:03 INFO  : Result from executing command 'getProjects': platform
18:51:03 INFO  : Result from executing command 'getPlatforms': platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platform/export/platform/platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:51:06 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:52:20 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:52:28 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:52:51 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:53:17 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:53:30 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:53:35 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:54:08 INFO  : Hardware specification for platform project 'platform' is updated.
18:54:21 INFO  : Result from executing command 'getProjects': platform
18:54:21 INFO  : Result from executing command 'getPlatforms': platform|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platform/export/platform/platform.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:54:21 INFO  : Checking for BSP changes to sync application flags for project 'PID_Controller_Application'...
18:55:29 ERROR : An unexpected exception occurred in the module 'reading platform'
18:56:13 INFO  : Result from executing command 'getProjects': platformV2
18:56:13 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:57:16 INFO  : Result from executing command 'getProjects': platformV2
18:57:16 INFO  : Result from executing command 'getPlatforms': platformV2|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/platformV2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:57:17 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
18:57:32 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
18:57:39 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
18:57:55 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
18:58:07 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
18:59:03 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:30:46 DEBUG : Logs will be stored at 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/IDE.log'.
20:30:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\temp_xsdb_launch_script.tcl
20:30:48 INFO  : XSCT server has started successfully.
20:30:48 INFO  : Successfully done setting XSCT server connection channel  
20:30:48 INFO  : plnx-install-location is set to ''
20:30:48 INFO  : Successfully done setting workspace for the tool. 
20:30:49 INFO  : Registering command handlers for Vitis TCF services
20:30:49 INFO  : Platform repository initialization has completed.
20:30:49 INFO  : Successfully done query RDI_DATADIR 
20:35:40 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:36:03 INFO  : Bit file 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit' is generated.
20:36:41 INFO  : Bit file 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit' is generated.
20:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:36:46 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:13 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:37:13 INFO  : 'jtag frequency' command is executed.
20:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:37:15 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:37:15 INFO  : Context for processor 'microblaze_0' is selected.
20:37:15 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:37:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:15 INFO  : Context for processor 'microblaze_0' is selected.
20:37:15 INFO  : System reset is completed.
20:37:18 INFO  : 'after 3000' command is executed.
20:37:18 INFO  : Context for processor 'microblaze_0' is selected.
20:37:18 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:37:18 INFO  : Context for processor 'microblaze_0' is selected.
20:37:18 INFO  : 'con' command is executed.
20:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:18 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:37:41 INFO  : Disconnected from the channel tcfchan#1.
20:37:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:42 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:37:42 INFO  : 'jtag frequency' command is executed.
20:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:37:45 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:37:45 INFO  : Context for processor 'microblaze_0' is selected.
20:37:45 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:37:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:45 INFO  : Context for processor 'microblaze_0' is selected.
20:37:45 INFO  : System reset is completed.
20:37:48 INFO  : 'after 3000' command is executed.
20:37:48 INFO  : Context for processor 'microblaze_0' is selected.
20:37:48 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:37:48 INFO  : Context for processor 'microblaze_0' is selected.
20:37:48 INFO  : 'con' command is executed.
20:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:48 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:38:09 INFO  : Disconnected from the channel tcfchan#2.
20:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:10 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:38:10 INFO  : 'jtag frequency' command is executed.
20:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:38:13 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:38:13 INFO  : Context for processor 'microblaze_0' is selected.
20:38:13 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:38:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:38:13 INFO  : Context for processor 'microblaze_0' is selected.
20:38:13 INFO  : System reset is completed.
20:38:16 INFO  : 'after 3000' command is executed.
20:38:16 INFO  : Context for processor 'microblaze_0' is selected.
20:38:16 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:38:16 INFO  : Context for processor 'microblaze_0' is selected.
20:38:16 INFO  : 'con' command is executed.
20:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:38:16 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:39:06 INFO  : Result from executing command 'getProjects': platformV2
20:39:06 INFO  : Result from executing command 'getPlatforms': platformV2|C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/platformV2.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:39:07 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:39:07 INFO  : Updating application flags with new BSP settings...
20:39:07 INFO  : Successfully updated application flags for project applicationV2.
20:39:13 INFO  : Disconnected from the channel tcfchan#3.
20:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:14 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:39:14 INFO  : 'jtag frequency' command is executed.
20:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:39:16 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:39:17 INFO  : Context for processor 'microblaze_0' is selected.
20:39:17 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:39:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:39:17 INFO  : Context for processor 'microblaze_0' is selected.
20:39:17 INFO  : System reset is completed.
20:39:20 INFO  : 'after 3000' command is executed.
20:39:20 INFO  : Context for processor 'microblaze_0' is selected.
20:39:20 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:39:20 INFO  : Context for processor 'microblaze_0' is selected.
20:39:20 INFO  : 'con' command is executed.
20:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:39:20 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:39:50 INFO  : Disconnected from the channel tcfchan#5.
20:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:40:00 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:40:00 INFO  : 'jtag frequency' command is executed.
20:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:40:02 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:40:02 INFO  : Context for processor 'microblaze_0' is selected.
20:40:02 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:40:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:40:02 INFO  : Context for processor 'microblaze_0' is selected.
20:40:02 INFO  : System reset is completed.
20:40:05 INFO  : 'after 3000' command is executed.
20:40:05 INFO  : Context for processor 'microblaze_0' is selected.
20:40:06 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:40:06 INFO  : Context for processor 'microblaze_0' is selected.
20:40:06 INFO  : 'con' command is executed.
20:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:40:06 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:06 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:40:06 INFO  : 'jtag frequency' command is executed.
20:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:40:08 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:40:08 INFO  : Context for processor 'microblaze_0' is selected.
20:40:08 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:40:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:40:08 INFO  : Context for processor 'microblaze_0' is selected.
20:40:08 INFO  : System reset is completed.
20:40:11 INFO  : 'after 3000' command is executed.
20:40:11 INFO  : Context for processor 'microblaze_0' is selected.
20:40:12 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:40:12 INFO  : Context for processor 'microblaze_0' is selected.
20:40:12 INFO  : 'con' command is executed.
20:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:40:12 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:40:49 INFO  : Disconnected from the channel tcfchan#6.
20:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:51 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:40:51 INFO  : 'jtag frequency' command is executed.
20:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:40:53 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:40:53 INFO  : Context for processor 'microblaze_0' is selected.
20:40:53 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:40:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:40:53 INFO  : Context for processor 'microblaze_0' is selected.
20:40:53 INFO  : System reset is completed.
20:40:56 INFO  : 'after 3000' command is executed.
20:40:56 INFO  : Context for processor 'microblaze_0' is selected.
20:40:56 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:40:56 INFO  : Context for processor 'microblaze_0' is selected.
20:40:56 INFO  : 'con' command is executed.
20:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:40:56 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:42:32 INFO  : Disconnected from the channel tcfchan#7.
20:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:33 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:42:33 INFO  : 'jtag frequency' command is executed.
20:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:42:35 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:42:35 INFO  : Context for processor 'microblaze_0' is selected.
20:42:35 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:42:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:42:35 INFO  : Context for processor 'microblaze_0' is selected.
20:42:35 INFO  : System reset is completed.
20:42:38 INFO  : 'after 3000' command is executed.
20:42:38 INFO  : Context for processor 'microblaze_0' is selected.
20:42:38 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:42:38 INFO  : Context for processor 'microblaze_0' is selected.
20:42:38 INFO  : 'con' command is executed.
20:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:42:38 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:43:16 INFO  : Disconnected from the channel tcfchan#8.
20:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:43:17 INFO  : 'jtag frequency' command is executed.
20:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:43:19 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:43:19 INFO  : Context for processor 'microblaze_0' is selected.
20:43:19 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:43:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:43:19 INFO  : Context for processor 'microblaze_0' is selected.
20:43:19 INFO  : System reset is completed.
20:43:22 INFO  : 'after 3000' command is executed.
20:43:22 INFO  : Context for processor 'microblaze_0' is selected.
20:43:23 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:43:23 INFO  : Context for processor 'microblaze_0' is selected.
20:43:23 INFO  : 'con' command is executed.
20:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:43:23 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:44:14 INFO  : Disconnected from the channel tcfchan#9.
20:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:15 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:44:15 INFO  : 'jtag frequency' command is executed.
20:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:44:17 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:44:17 INFO  : Context for processor 'microblaze_0' is selected.
20:44:17 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:44:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:44:17 INFO  : Context for processor 'microblaze_0' is selected.
20:44:17 INFO  : System reset is completed.
20:44:20 INFO  : 'after 3000' command is executed.
20:44:20 INFO  : Context for processor 'microblaze_0' is selected.
20:44:20 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:44:20 INFO  : Context for processor 'microblaze_0' is selected.
20:44:20 INFO  : 'con' command is executed.
20:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:44:20 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:46:21 INFO  : No changes in MSS file content so sources will not be generated.
20:47:28 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:48:23 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:49:02 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:49:37 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:49:44 INFO  : Disconnected from the channel tcfchan#10.
20:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:46 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:49:46 INFO  : 'jtag frequency' command is executed.
20:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:49:48 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:49:48 INFO  : Context for processor 'microblaze_0' is selected.
20:49:48 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:49:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:49:48 INFO  : Context for processor 'microblaze_0' is selected.
20:49:48 INFO  : System reset is completed.
20:49:51 INFO  : 'after 3000' command is executed.
20:49:51 INFO  : Context for processor 'microblaze_0' is selected.
20:49:51 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:49:51 INFO  : Context for processor 'microblaze_0' is selected.
20:49:51 INFO  : 'con' command is executed.
20:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:49:51 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:55:25 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:55:40 INFO  : Disconnected from the channel tcfchan#11.
20:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:55:41 INFO  : 'jtag frequency' command is executed.
20:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:55:44 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:55:44 INFO  : Context for processor 'microblaze_0' is selected.
20:55:44 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:55:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:44 INFO  : Context for processor 'microblaze_0' is selected.
20:55:44 INFO  : System reset is completed.
20:55:47 INFO  : 'after 3000' command is executed.
20:55:47 INFO  : Context for processor 'microblaze_0' is selected.
20:55:47 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:55:47 INFO  : Context for processor 'microblaze_0' is selected.
20:55:47 INFO  : 'con' command is executed.
20:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:55:47 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
20:57:35 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:58:02 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:58:13 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
20:58:18 INFO  : Disconnected from the channel tcfchan#12.
20:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:58:19 INFO  : 'jtag frequency' command is executed.
20:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:58:21 ERROR : 'fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit' is cancelled.
20:58:21 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit' is cancelled.
20:58:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:58:21 ERROR : 'fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit' is cancelled.
20:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
20:58:29 INFO  : 'jtag frequency' command is executed.
20:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
20:58:31 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
20:58:31 INFO  : Context for processor 'microblaze_0' is selected.
20:58:31 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
20:58:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:58:31 INFO  : Context for processor 'microblaze_0' is selected.
20:58:31 INFO  : System reset is completed.
20:58:34 INFO  : 'after 3000' command is executed.
20:58:34 INFO  : Context for processor 'microblaze_0' is selected.
20:58:34 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
20:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

20:58:34 INFO  : Context for processor 'microblaze_0' is selected.
20:58:34 INFO  : 'con' command is executed.
20:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:58:34 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:05:19 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:05:24 INFO  : Disconnected from the channel tcfchan#13.
21:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:25 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:05:25 INFO  : 'jtag frequency' command is executed.
21:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:05:27 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:05:27 INFO  : Context for processor 'microblaze_0' is selected.
21:05:27 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:05:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:05:27 INFO  : Context for processor 'microblaze_0' is selected.
21:05:27 INFO  : System reset is completed.
21:05:30 INFO  : 'after 3000' command is executed.
21:05:30 INFO  : Context for processor 'microblaze_0' is selected.
21:05:30 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:05:31 INFO  : Context for processor 'microblaze_0' is selected.
21:05:31 INFO  : 'con' command is executed.
21:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:05:31 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:06:28 INFO  : Disconnected from the channel tcfchan#14.
21:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:29 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:06:29 INFO  : 'jtag frequency' command is executed.
21:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:06:31 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:06:31 INFO  : Context for processor 'microblaze_0' is selected.
21:06:31 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:06:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:06:31 INFO  : Context for processor 'microblaze_0' is selected.
21:06:31 INFO  : System reset is completed.
21:06:34 INFO  : 'after 3000' command is executed.
21:06:34 INFO  : Context for processor 'microblaze_0' is selected.
21:06:35 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:06:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:06:35 INFO  : Context for processor 'microblaze_0' is selected.
21:06:35 INFO  : 'con' command is executed.
21:06:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:06:35 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:09:02 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:09:20 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:09:23 INFO  : Disconnected from the channel tcfchan#15.
21:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:24 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:09:24 INFO  : 'jtag frequency' command is executed.
21:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:09:26 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:09:26 INFO  : Context for processor 'microblaze_0' is selected.
21:09:26 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:09:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:09:26 INFO  : Context for processor 'microblaze_0' is selected.
21:09:26 INFO  : System reset is completed.
21:09:29 INFO  : 'after 3000' command is executed.
21:09:29 INFO  : Context for processor 'microblaze_0' is selected.
21:09:30 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:09:30 INFO  : Context for processor 'microblaze_0' is selected.
21:09:30 INFO  : 'con' command is executed.
21:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:09:30 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:10:37 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:10:51 INFO  : Disconnected from the channel tcfchan#16.
21:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:52 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:10:52 INFO  : 'jtag frequency' command is executed.
21:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:10:54 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:10:54 INFO  : Context for processor 'microblaze_0' is selected.
21:10:54 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:10:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:10:54 INFO  : Context for processor 'microblaze_0' is selected.
21:10:54 INFO  : System reset is completed.
21:10:57 INFO  : 'after 3000' command is executed.
21:10:57 INFO  : Context for processor 'microblaze_0' is selected.
21:10:58 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:10:58 INFO  : Context for processor 'microblaze_0' is selected.
21:10:58 INFO  : 'con' command is executed.
21:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:10:58 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:14:22 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:14:56 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:16:09 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:16:35 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:16:50 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:17:07 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:17:21 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:17:25 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:17:37 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:18:21 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:19:02 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:19:25 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:21:43 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:21:51 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:21:54 INFO  : Disconnected from the channel tcfchan#17.
21:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:55 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:21:55 INFO  : 'jtag frequency' command is executed.
21:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:21:58 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:21:58 INFO  : Context for processor 'microblaze_0' is selected.
21:21:58 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:21:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:21:58 INFO  : Context for processor 'microblaze_0' is selected.
21:21:58 INFO  : System reset is completed.
21:22:01 INFO  : 'after 3000' command is executed.
21:22:01 INFO  : Context for processor 'microblaze_0' is selected.
21:22:01 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:22:01 INFO  : Context for processor 'microblaze_0' is selected.
21:22:01 INFO  : 'con' command is executed.
21:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:22:01 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:24:14 INFO  : Result from executing command 'getProjects': platformV2
21:24:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:24:19 INFO  : Disconnected from the channel tcfchan#18.
21:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:24:20 INFO  : 'jtag frequency' command is executed.
21:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:24:23 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:24:23 INFO  : Context for processor 'microblaze_0' is selected.
21:24:23 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:24:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:24:23 INFO  : Context for processor 'microblaze_0' is selected.
21:24:23 INFO  : System reset is completed.
21:24:26 INFO  : 'after 3000' command is executed.
21:24:26 INFO  : Context for processor 'microblaze_0' is selected.
21:24:26 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:24:26 INFO  : Context for processor 'microblaze_0' is selected.
21:24:26 INFO  : 'con' command is executed.
21:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:24:26 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:25:40 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:25:40 INFO  : Updating application flags with new BSP settings...
21:25:40 INFO  : Successfully updated application flags for project applicationV2.
21:26:10 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:26:16 INFO  : Disconnected from the channel tcfchan#20.
21:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:26:17 INFO  : 'jtag frequency' command is executed.
21:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:26:19 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:26:19 INFO  : Context for processor 'microblaze_0' is selected.
21:26:20 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:26:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:26:20 INFO  : Context for processor 'microblaze_0' is selected.
21:26:20 INFO  : System reset is completed.
21:26:23 INFO  : 'after 3000' command is executed.
21:26:23 INFO  : Context for processor 'microblaze_0' is selected.
21:26:23 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:26:23 INFO  : Context for processor 'microblaze_0' is selected.
21:26:23 INFO  : 'con' command is executed.
21:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:26:23 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:26:56 INFO  : Disconnected from the channel tcfchan#21.
21:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:57 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:26:57 INFO  : 'jtag frequency' command is executed.
21:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:26:59 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:26:59 INFO  : Context for processor 'microblaze_0' is selected.
21:26:59 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:26:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:26:59 INFO  : Context for processor 'microblaze_0' is selected.
21:26:59 INFO  : System reset is completed.
21:27:02 INFO  : 'after 3000' command is executed.
21:27:02 INFO  : Context for processor 'microblaze_0' is selected.
21:27:03 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:27:03 INFO  : Context for processor 'microblaze_0' is selected.
21:27:03 INFO  : 'con' command is executed.
21:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:27:03 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:27:37 INFO  : Result from executing command 'getProjects': platformV2
21:27:37 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:27:37 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:27:37 INFO  : Updating application flags with new BSP settings...
21:27:37 INFO  : Successfully updated application flags for project applicationV2.
21:27:43 INFO  : Disconnected from the channel tcfchan#22.
21:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:27:44 INFO  : 'jtag frequency' command is executed.
21:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:27:47 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:27:47 INFO  : Context for processor 'microblaze_0' is selected.
21:27:47 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:27:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:27:47 INFO  : Context for processor 'microblaze_0' is selected.
21:27:47 INFO  : System reset is completed.
21:27:50 INFO  : 'after 3000' command is executed.
21:27:50 INFO  : Context for processor 'microblaze_0' is selected.
21:27:50 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:27:50 INFO  : Context for processor 'microblaze_0' is selected.
21:27:50 INFO  : 'con' command is executed.
21:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:27:50 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:28:53 INFO  : Disconnected from the channel tcfchan#24.
21:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:54 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:28:54 INFO  : 'jtag frequency' command is executed.
21:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:28:56 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:28:57 INFO  : Context for processor 'microblaze_0' is selected.
21:28:57 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:28:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:28:57 INFO  : Context for processor 'microblaze_0' is selected.
21:28:57 INFO  : System reset is completed.
21:29:00 INFO  : 'after 3000' command is executed.
21:29:00 INFO  : Context for processor 'microblaze_0' is selected.
21:29:00 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:29:00 INFO  : Context for processor 'microblaze_0' is selected.
21:29:00 INFO  : 'con' command is executed.
21:29:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:29:00 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:30:15 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:30:21 INFO  : Disconnected from the channel tcfchan#25.
21:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:22 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:30:22 INFO  : 'jtag frequency' command is executed.
21:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:30:24 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:30:24 INFO  : Context for processor 'microblaze_0' is selected.
21:30:24 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:30:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:30:24 INFO  : Context for processor 'microblaze_0' is selected.
21:30:24 INFO  : System reset is completed.
21:30:27 INFO  : 'after 3000' command is executed.
21:30:27 INFO  : Context for processor 'microblaze_0' is selected.
21:30:27 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:30:28 INFO  : Context for processor 'microblaze_0' is selected.
21:30:28 INFO  : 'con' command is executed.
21:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:30:28 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:31:28 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:31:43 INFO  : Disconnected from the channel tcfchan#26.
21:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:31:44 INFO  : 'jtag frequency' command is executed.
21:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:31:46 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:31:46 INFO  : Context for processor 'microblaze_0' is selected.
21:31:46 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:31:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:31:46 INFO  : Context for processor 'microblaze_0' is selected.
21:31:46 INFO  : System reset is completed.
21:31:49 INFO  : 'after 3000' command is executed.
21:31:49 INFO  : Context for processor 'microblaze_0' is selected.
21:31:49 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:31:49 INFO  : Context for processor 'microblaze_0' is selected.
21:31:49 INFO  : 'con' command is executed.
21:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:31:49 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:32:36 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:32:47 INFO  : Disconnected from the channel tcfchan#27.
21:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:32:48 INFO  : 'jtag frequency' command is executed.
21:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:32:51 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:32:51 INFO  : Context for processor 'microblaze_0' is selected.
21:32:51 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:32:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:32:51 INFO  : Context for processor 'microblaze_0' is selected.
21:32:51 INFO  : System reset is completed.
21:32:54 INFO  : 'after 3000' command is executed.
21:32:54 INFO  : Context for processor 'microblaze_0' is selected.
21:32:54 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:32:54 INFO  : Context for processor 'microblaze_0' is selected.
21:32:54 INFO  : 'con' command is executed.
21:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:32:54 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:35:16 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:35:41 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:36:02 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:36:07 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:36:25 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:36:41 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:37:34 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:37:51 INFO  : No changes in MSS file content so sources will not be generated.
21:38:12 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:38:26 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:38:45 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:38:52 INFO  : Disconnected from the channel tcfchan#28.
21:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:38:53 INFO  : 'jtag frequency' command is executed.
21:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:38:55 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:38:55 INFO  : Context for processor 'microblaze_0' is selected.
21:38:55 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:38:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:38:55 INFO  : Context for processor 'microblaze_0' is selected.
21:38:55 INFO  : System reset is completed.
21:38:58 INFO  : 'after 3000' command is executed.
21:38:58 INFO  : Context for processor 'microblaze_0' is selected.
21:38:58 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:38:58 INFO  : Context for processor 'microblaze_0' is selected.
21:38:58 INFO  : 'con' command is executed.
21:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:38:58 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:41:19 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:41:25 INFO  : Disconnected from the channel tcfchan#29.
21:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:26 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:41:26 INFO  : 'jtag frequency' command is executed.
21:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:41:29 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:41:29 INFO  : Context for processor 'microblaze_0' is selected.
21:41:29 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:41:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:41:29 INFO  : Context for processor 'microblaze_0' is selected.
21:41:29 INFO  : System reset is completed.
21:41:32 INFO  : 'after 3000' command is executed.
21:41:32 INFO  : Context for processor 'microblaze_0' is selected.
21:41:32 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:41:32 INFO  : Context for processor 'microblaze_0' is selected.
21:41:32 INFO  : 'con' command is executed.
21:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:41:32 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:42:12 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:42:19 INFO  : Disconnected from the channel tcfchan#30.
21:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:42:20 INFO  : 'jtag frequency' command is executed.
21:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:42:22 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:42:22 INFO  : Context for processor 'microblaze_0' is selected.
21:42:22 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:42:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:42:22 INFO  : Context for processor 'microblaze_0' is selected.
21:42:22 INFO  : System reset is completed.
21:42:25 INFO  : 'after 3000' command is executed.
21:42:25 INFO  : Context for processor 'microblaze_0' is selected.
21:42:25 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:42:25 INFO  : Context for processor 'microblaze_0' is selected.
21:42:25 INFO  : 'con' command is executed.
21:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:42:25 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:45:03 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:45:49 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:45:53 INFO  : Disconnected from the channel tcfchan#31.
21:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:54 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:45:54 INFO  : 'jtag frequency' command is executed.
21:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:45:56 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:45:56 INFO  : Context for processor 'microblaze_0' is selected.
21:45:56 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:45:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:45:56 INFO  : Context for processor 'microblaze_0' is selected.
21:45:56 INFO  : System reset is completed.
21:45:59 INFO  : 'after 3000' command is executed.
21:45:59 INFO  : Context for processor 'microblaze_0' is selected.
21:45:59 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:45:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:46:00 INFO  : Context for processor 'microblaze_0' is selected.
21:46:00 INFO  : 'con' command is executed.
21:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:46:00 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:48:11 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:48:17 INFO  : Disconnected from the channel tcfchan#32.
21:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:19 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:48:19 INFO  : 'jtag frequency' command is executed.
21:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:48:21 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:48:21 INFO  : Context for processor 'microblaze_0' is selected.
21:48:21 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:48:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:48:21 INFO  : Context for processor 'microblaze_0' is selected.
21:48:21 INFO  : System reset is completed.
21:48:24 INFO  : 'after 3000' command is executed.
21:48:24 INFO  : Context for processor 'microblaze_0' is selected.
21:48:24 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:48:24 INFO  : Context for processor 'microblaze_0' is selected.
21:48:24 INFO  : 'con' command is executed.
21:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:48:24 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:49:06 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:49:11 INFO  : Disconnected from the channel tcfchan#33.
21:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:12 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:49:12 INFO  : 'jtag frequency' command is executed.
21:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:49:14 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:49:14 INFO  : Context for processor 'microblaze_0' is selected.
21:49:14 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:49:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:49:14 INFO  : Context for processor 'microblaze_0' is selected.
21:49:14 INFO  : System reset is completed.
21:49:17 INFO  : 'after 3000' command is executed.
21:49:17 INFO  : Context for processor 'microblaze_0' is selected.
21:49:17 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:49:18 INFO  : Context for processor 'microblaze_0' is selected.
21:49:18 INFO  : 'con' command is executed.
21:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:49:18 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:50:06 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:50:11 INFO  : Disconnected from the channel tcfchan#34.
21:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:12 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:50:12 INFO  : 'jtag frequency' command is executed.
21:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:50:15 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:50:15 INFO  : Context for processor 'microblaze_0' is selected.
21:50:15 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:50:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:50:15 INFO  : Context for processor 'microblaze_0' is selected.
21:50:15 INFO  : System reset is completed.
21:50:18 INFO  : 'after 3000' command is executed.
21:50:18 INFO  : Context for processor 'microblaze_0' is selected.
21:50:18 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:50:18 INFO  : Context for processor 'microblaze_0' is selected.
21:50:18 INFO  : 'con' command is executed.
21:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:50:18 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:52:56 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:53:01 INFO  : Disconnected from the channel tcfchan#35.
21:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:02 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:53:02 INFO  : 'jtag frequency' command is executed.
21:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:53:04 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:53:04 INFO  : Context for processor 'microblaze_0' is selected.
21:53:04 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:53:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:53:04 INFO  : Context for processor 'microblaze_0' is selected.
21:53:04 INFO  : System reset is completed.
21:53:07 INFO  : 'after 3000' command is executed.
21:53:07 INFO  : Context for processor 'microblaze_0' is selected.
21:53:08 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:53:08 INFO  : Context for processor 'microblaze_0' is selected.
21:53:08 INFO  : 'con' command is executed.
21:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:53:08 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:53:17 INFO  : Disconnected from the channel tcfchan#36.
21:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:18 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:53:18 INFO  : 'jtag frequency' command is executed.
21:53:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:53:20 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:53:20 INFO  : Context for processor 'microblaze_0' is selected.
21:53:20 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:53:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:53:20 INFO  : Context for processor 'microblaze_0' is selected.
21:53:20 INFO  : System reset is completed.
21:53:23 INFO  : 'after 3000' command is executed.
21:53:23 INFO  : Context for processor 'microblaze_0' is selected.
21:53:23 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:53:24 INFO  : Context for processor 'microblaze_0' is selected.
21:53:24 INFO  : 'con' command is executed.
21:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:53:24 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:53:41 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:54:00 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:54:28 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:55:14 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:55:21 INFO  : Disconnected from the channel tcfchan#37.
21:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:22 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:55:22 INFO  : 'jtag frequency' command is executed.
21:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:55:24 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:55:24 INFO  : Context for processor 'microblaze_0' is selected.
21:55:24 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:55:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:55:24 INFO  : Context for processor 'microblaze_0' is selected.
21:55:24 INFO  : System reset is completed.
21:55:27 INFO  : 'after 3000' command is executed.
21:55:27 INFO  : Context for processor 'microblaze_0' is selected.
21:55:28 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:55:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:55:28 INFO  : Context for processor 'microblaze_0' is selected.
21:55:28 INFO  : 'con' command is executed.
21:55:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:55:28 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:58:21 INFO  : Disconnected from the channel tcfchan#38.
21:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:22 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:58:22 INFO  : 'jtag frequency' command is executed.
21:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:58:25 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:58:25 INFO  : Context for processor 'microblaze_0' is selected.
21:58:25 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:58:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:25 INFO  : Context for processor 'microblaze_0' is selected.
21:58:25 INFO  : System reset is completed.
21:58:28 INFO  : 'after 3000' command is executed.
21:58:28 INFO  : Context for processor 'microblaze_0' is selected.
21:58:28 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:58:28 INFO  : Context for processor 'microblaze_0' is selected.
21:58:28 INFO  : 'con' command is executed.
21:58:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:28 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:58:40 INFO  : Disconnected from the channel tcfchan#39.
21:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:41 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:58:41 INFO  : 'jtag frequency' command is executed.
21:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:58:43 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:58:43 INFO  : Context for processor 'microblaze_0' is selected.
21:58:43 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:58:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:43 INFO  : Context for processor 'microblaze_0' is selected.
21:58:43 INFO  : System reset is completed.
21:58:46 INFO  : 'after 3000' command is executed.
21:58:46 INFO  : Context for processor 'microblaze_0' is selected.
21:58:47 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:58:47 INFO  : Context for processor 'microblaze_0' is selected.
21:58:47 INFO  : 'con' command is executed.
21:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:47 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:58:57 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
21:59:01 INFO  : Disconnected from the channel tcfchan#40.
21:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:03 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:59:03 INFO  : 'jtag frequency' command is executed.
21:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:59:05 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:59:05 INFO  : Context for processor 'microblaze_0' is selected.
21:59:05 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:59:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:59:05 INFO  : Context for processor 'microblaze_0' is selected.
21:59:05 INFO  : System reset is completed.
21:59:08 INFO  : 'after 3000' command is executed.
21:59:08 INFO  : Context for processor 'microblaze_0' is selected.
21:59:08 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:59:08 INFO  : Context for processor 'microblaze_0' is selected.
21:59:08 INFO  : 'con' command is executed.
21:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:59:08 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
21:59:15 INFO  : Disconnected from the channel tcfchan#41.
21:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
21:59:17 INFO  : 'jtag frequency' command is executed.
21:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
21:59:19 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
21:59:19 INFO  : Context for processor 'microblaze_0' is selected.
21:59:19 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
21:59:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:59:19 INFO  : Context for processor 'microblaze_0' is selected.
21:59:19 INFO  : System reset is completed.
21:59:22 INFO  : 'after 3000' command is executed.
21:59:22 INFO  : Context for processor 'microblaze_0' is selected.
21:59:22 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
21:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

21:59:22 INFO  : Context for processor 'microblaze_0' is selected.
21:59:22 INFO  : 'con' command is executed.
21:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:59:22 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:00:38 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:00:43 INFO  : Disconnected from the channel tcfchan#42.
22:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:44 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:00:44 INFO  : 'jtag frequency' command is executed.
22:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:00:46 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:00:46 INFO  : Context for processor 'microblaze_0' is selected.
22:00:46 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:00:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:00:46 INFO  : Context for processor 'microblaze_0' is selected.
22:00:46 INFO  : System reset is completed.
22:00:49 INFO  : 'after 3000' command is executed.
22:00:49 INFO  : Context for processor 'microblaze_0' is selected.
22:00:49 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:00:50 INFO  : Context for processor 'microblaze_0' is selected.
22:00:50 INFO  : 'con' command is executed.
22:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:00:50 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:02:14 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:02:19 INFO  : Disconnected from the channel tcfchan#43.
22:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:02:20 INFO  : 'jtag frequency' command is executed.
22:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:02:22 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:02:22 INFO  : Context for processor 'microblaze_0' is selected.
22:02:22 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:02:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:02:22 INFO  : Context for processor 'microblaze_0' is selected.
22:02:22 INFO  : System reset is completed.
22:02:25 INFO  : 'after 3000' command is executed.
22:02:25 INFO  : Context for processor 'microblaze_0' is selected.
22:02:25 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:02:26 INFO  : Context for processor 'microblaze_0' is selected.
22:02:26 INFO  : 'con' command is executed.
22:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:02:26 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:03:22 INFO  : Disconnected from the channel tcfchan#44.
22:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:23 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:03:23 INFO  : 'jtag frequency' command is executed.
22:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:03:26 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:03:26 INFO  : Context for processor 'microblaze_0' is selected.
22:03:26 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:03:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:26 INFO  : Context for processor 'microblaze_0' is selected.
22:03:26 INFO  : System reset is completed.
22:03:29 INFO  : 'after 3000' command is executed.
22:03:29 INFO  : Context for processor 'microblaze_0' is selected.
22:03:29 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:03:29 INFO  : Context for processor 'microblaze_0' is selected.
22:03:29 INFO  : 'con' command is executed.
22:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:03:29 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:04:04 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:04:22 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:04:40 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:04:52 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:05:10 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:05:20 INFO  : Disconnected from the channel tcfchan#45.
22:05:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:21 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:05:21 INFO  : 'jtag frequency' command is executed.
22:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:05:23 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:05:23 INFO  : Context for processor 'microblaze_0' is selected.
22:05:23 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:05:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:05:23 INFO  : Context for processor 'microblaze_0' is selected.
22:05:23 INFO  : System reset is completed.
22:05:26 INFO  : 'after 3000' command is executed.
22:05:26 INFO  : Context for processor 'microblaze_0' is selected.
22:05:27 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:05:27 INFO  : Context for processor 'microblaze_0' is selected.
22:05:27 INFO  : 'con' command is executed.
22:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:05:27 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:08:22 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:08:29 INFO  : Disconnected from the channel tcfchan#46.
22:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:30 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:08:30 INFO  : 'jtag frequency' command is executed.
22:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:08:32 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:08:32 INFO  : Context for processor 'microblaze_0' is selected.
22:08:32 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:08:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:08:32 INFO  : Context for processor 'microblaze_0' is selected.
22:08:32 INFO  : System reset is completed.
22:08:35 INFO  : 'after 3000' command is executed.
22:08:35 INFO  : Context for processor 'microblaze_0' is selected.
22:08:36 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:08:36 INFO  : Context for processor 'microblaze_0' is selected.
22:08:36 INFO  : 'con' command is executed.
22:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:08:36 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:10:50 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:11:04 INFO  : Disconnected from the channel tcfchan#47.
22:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:05 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:11:05 INFO  : 'jtag frequency' command is executed.
22:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:11:07 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:11:07 INFO  : Context for processor 'microblaze_0' is selected.
22:11:07 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:11:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:11:08 INFO  : Context for processor 'microblaze_0' is selected.
22:11:08 INFO  : System reset is completed.
22:11:11 INFO  : 'after 3000' command is executed.
22:11:11 INFO  : Context for processor 'microblaze_0' is selected.
22:11:11 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:11:11 INFO  : Context for processor 'microblaze_0' is selected.
22:11:11 INFO  : 'con' command is executed.
22:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:11:11 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:16:20 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:17:05 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:17:12 INFO  : Disconnected from the channel tcfchan#48.
22:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:13 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:17:13 INFO  : 'jtag frequency' command is executed.
22:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:17:16 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:17:16 INFO  : Context for processor 'microblaze_0' is selected.
22:17:16 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:17:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:17:16 INFO  : Context for processor 'microblaze_0' is selected.
22:17:16 INFO  : System reset is completed.
22:17:19 INFO  : 'after 3000' command is executed.
22:17:19 INFO  : Context for processor 'microblaze_0' is selected.
22:17:19 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:17:19 INFO  : Context for processor 'microblaze_0' is selected.
22:17:19 INFO  : 'con' command is executed.
22:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:17:19 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:20:10 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:20:16 INFO  : Disconnected from the channel tcfchan#49.
22:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:17 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:20:17 INFO  : 'jtag frequency' command is executed.
22:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:20:19 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:20:19 INFO  : Context for processor 'microblaze_0' is selected.
22:20:19 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:20:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:20:19 INFO  : Context for processor 'microblaze_0' is selected.
22:20:19 INFO  : System reset is completed.
22:20:22 INFO  : 'after 3000' command is executed.
22:20:22 INFO  : Context for processor 'microblaze_0' is selected.
22:20:23 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:20:23 INFO  : Context for processor 'microblaze_0' is selected.
22:20:23 INFO  : 'con' command is executed.
22:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:20:23 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:21:04 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:21:15 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:21:45 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:21:52 INFO  : Disconnected from the channel tcfchan#50.
22:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:53 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:21:53 INFO  : 'jtag frequency' command is executed.
22:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:21:56 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:21:56 INFO  : Context for processor 'microblaze_0' is selected.
22:21:56 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:21:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:21:56 INFO  : Context for processor 'microblaze_0' is selected.
22:21:56 INFO  : System reset is completed.
22:21:59 INFO  : 'after 3000' command is executed.
22:21:59 INFO  : Context for processor 'microblaze_0' is selected.
22:21:59 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:21:59 INFO  : Context for processor 'microblaze_0' is selected.
22:21:59 INFO  : 'con' command is executed.
22:21:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:21:59 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:22:34 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:22:42 INFO  : Disconnected from the channel tcfchan#51.
22:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:43 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:22:43 INFO  : 'jtag frequency' command is executed.
22:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:22:46 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:22:46 INFO  : Context for processor 'microblaze_0' is selected.
22:22:46 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:22:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:22:46 INFO  : Context for processor 'microblaze_0' is selected.
22:22:46 INFO  : System reset is completed.
22:22:49 INFO  : 'after 3000' command is executed.
22:22:49 INFO  : Context for processor 'microblaze_0' is selected.
22:22:49 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:22:49 INFO  : Context for processor 'microblaze_0' is selected.
22:22:49 INFO  : 'con' command is executed.
22:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:22:49 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:23:38 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:24:13 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:24:19 INFO  : Disconnected from the channel tcfchan#52.
22:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:20 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:24:20 INFO  : 'jtag frequency' command is executed.
22:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:24:23 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:24:23 INFO  : Context for processor 'microblaze_0' is selected.
22:24:23 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:24:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:24:23 INFO  : Context for processor 'microblaze_0' is selected.
22:24:23 INFO  : System reset is completed.
22:24:26 INFO  : 'after 3000' command is executed.
22:24:26 INFO  : Context for processor 'microblaze_0' is selected.
22:24:26 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:24:26 INFO  : Context for processor 'microblaze_0' is selected.
22:24:26 INFO  : 'con' command is executed.
22:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:24:26 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:25:07 INFO  : Disconnected from the channel tcfchan#53.
22:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:08 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:25:08 INFO  : 'jtag frequency' command is executed.
22:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:25:11 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:25:11 INFO  : Context for processor 'microblaze_0' is selected.
22:25:11 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:25:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:25:11 INFO  : Context for processor 'microblaze_0' is selected.
22:25:11 INFO  : System reset is completed.
22:25:14 INFO  : 'after 3000' command is executed.
22:25:14 INFO  : Context for processor 'microblaze_0' is selected.
22:25:14 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:25:14 INFO  : Context for processor 'microblaze_0' is selected.
22:25:14 INFO  : 'con' command is executed.
22:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:25:14 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:25:43 INFO  : Checking for BSP changes to sync application flags for project 'applicationV2'...
22:25:47 INFO  : Disconnected from the channel tcfchan#54.
22:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:48 INFO  : Jtag cable 'Digilent Nexys A7 -100T 210292BB2FBAA' is selected.
22:25:48 INFO  : 'jtag frequency' command is executed.
22:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}' command is executed.
22:25:50 INFO  : Device configured successfully with "C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit"
22:25:50 INFO  : Context for processor 'microblaze_0' is selected.
22:25:50 INFO  : Hardware design and registers information is loaded from 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa'.
22:25:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:25:50 INFO  : Context for processor 'microblaze_0' is selected.
22:25:50 INFO  : System reset is completed.
22:25:53 INFO  : 'after 3000' command is executed.
22:25:53 INFO  : Context for processor 'microblaze_0' is selected.
22:25:53 INFO  : The application 'C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf' is downloaded to processor 'microblaze_0'.
22:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292BB2FBAA" && level==0 && jtag_device_ctx=="jsn-Nexys A7 -100T-210292BB2FBAA-13631093-0"}
fpga -file C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/platformV2/export/platformV2/hw/nexysa7fpga.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/ECE544-EmbeddedSystemsFPGA/ECE544-ACTUAL-Project2/Vitis_Application/applicationV2/Debug/applicationV2.elf
----------------End of Script----------------

22:25:53 INFO  : Context for processor 'microblaze_0' is selected.
22:25:53 INFO  : 'con' command is executed.
22:25:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:25:53 INFO  : Launch script is exported to file 'C:\ECE544-EmbeddedSystemsFPGA\ECE544-ACTUAL-Project2\Vitis_Application\applicationV2_system\_ide\scripts\debugger_applicationv2-default.tcl'
22:27:09 INFO  : Disconnected from the channel tcfchan#55.
