<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-UV9QN88PC6/I5">gw1nr9c-006</Device>
    <FileList>
        <File path="src/clk_divider.v" type="file.verilog" enable="1"/>
        <File path="src/hc_sr04.v" type="file.verilog" enable="1"/>
        <File path="src/i2c_writeframe.v" type="file.verilog" enable="1"/>
        <File path="src/lcd_display.v" type="file.verilog" enable="1"/>
        <File path="src/lcd_write_cmd_data.v" type="file.verilog" enable="1"/>
        <File path="src/refresher250ms.v" type="file.verilog" enable="1"/>
        <File path="src/sensor_data_to_ascii.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/fpga_project_test36.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
