module pixel_replacement_tb;

reg clk, reset;
reg [31:0] std_dev, mean;

initial 
begin
clk=0;
reset=1;
#10;
reset=0;
#10000;
$finish;

end


always begin

clk = ~clk; #5

end  