

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Wed Jan 10 14:55:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |                                             |                                  |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
        |                   Instance                  |              Module              |   min   |         max         |    min    |     max     | min |         max         |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |grp_matprod_Pipeline_1_fu_153                |matprod_Pipeline_1                |        4|  4611686018427387904|  80.000 ns|  9.2e+10 sec|    4|  4611686018427387904|       no|
        |grp_matprod_Pipeline_2_fu_162                |matprod_Pipeline_2                |        4|  4611686018427387904|  80.000 ns|  9.2e+10 sec|    4|  4611686018427387904|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171  |matprod_Pipeline_VITIS_LOOP_26_1  |        ?|                    ?|          ?|            ?|    ?|                    ?|       no|
        |grp_matprod_Pipeline_4_fu_185                |matprod_Pipeline_4                |        5|  4611686018427387904|   0.100 us|  9.2e+10 sec|    5|  4611686018427387904|       no|
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     62|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   17|    2565|   3252|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    402|    -|
|Register         |        -|    -|     561|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   17|    3126|   3716|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    7|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |BUS1_s_axi_U                                 |BUS1_s_axi                        |        0|   0|  360|   616|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  718|  1282|    0|
    |grp_matprod_Pipeline_1_fu_153                |matprod_Pipeline_1                |        0|   0|  223|   146|    0|
    |grp_matprod_Pipeline_2_fu_162                |matprod_Pipeline_2                |        0|   0|  223|   146|    0|
    |grp_matprod_Pipeline_4_fu_185                |matprod_Pipeline_4                |        0|   0|  163|   146|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171  |matprod_Pipeline_VITIS_LOOP_26_1  |        0|   8|  878|   853|    0|
    |mul_32s_32s_32_1_1_U30                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U31                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U32                       |mul_32s_32s_32_1_1                |        0|   3|    0|    21|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        0|  17| 2565|  3252|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m1_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m2_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m3_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state28                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_208_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln24_fu_238_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln40_fu_267_p2               |      icmp|   0|  0|  18|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|         100|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  137|         29|    1|         29|
    |gmem_ARADDR         |   21|          5|   64|        320|
    |gmem_ARLEN          |   21|          5|   32|        160|
    |gmem_ARVALID        |   17|          4|    1|          4|
    |gmem_AWADDR         |   13|          3|   64|        192|
    |gmem_AWLEN          |   13|          3|   32|         96|
    |gmem_AWVALID        |   13|          3|    1|          3|
    |gmem_BREADY         |   13|          3|    1|          3|
    |gmem_RREADY         |   13|          3|    1|          3|
    |gmem_WVALID         |    9|          2|    1|          2|
    |gmem_blk_n_AR       |    9|          2|    1|          2|
    |gmem_blk_n_AW       |    9|          2|    1|          2|
    |gmem_blk_n_B        |    9|          2|    1|          2|
    |m1_buffer_address0  |   13|          3|   10|         30|
    |m1_buffer_ce0       |   13|          3|    1|          3|
    |m1_buffer_we0       |    9|          2|    1|          2|
    |m2_buffer_address0  |   13|          3|   10|         30|
    |m2_buffer_ce0       |   13|          3|    1|          3|
    |m2_buffer_we0       |    9|          2|    1|          2|
    |m3_buffer_address0  |   13|          3|   10|         30|
    |m3_buffer_ce0       |   13|          3|    1|          3|
    |m3_buffer_we0       |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  402|         90|  237|        923|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |N1_read_reg_306                                           |  32|   0|   32|          0|
    |N2_read_reg_300                                           |  32|   0|   32|          0|
    |N3_read_reg_293                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                 |  28|   0|   28|          0|
    |grp_matprod_Pipeline_1_fu_153_ap_start_reg                |   1|   0|    1|          0|
    |grp_matprod_Pipeline_2_fu_162_ap_start_reg                |   1|   0|    1|          0|
    |grp_matprod_Pipeline_4_fu_185_ap_start_reg                |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln23_reg_338                                         |   1|   0|    1|          0|
    |icmp_ln24_reg_359                                         |   1|   0|    1|          0|
    |icmp_ln40_reg_380                                         |   1|   0|    1|          0|
    |m2_read_reg_317                                           |  64|   0|   64|          0|
    |m3_read_reg_312                                           |  64|   0|   64|          0|
    |mul_ln23_reg_332                                          |  32|   0|   32|          0|
    |mul_ln24_reg_353                                          |  32|   0|   32|          0|
    |mul_ln40_reg_374                                          |  32|   0|   32|          0|
    |p_cast1_reg_363                                           |  62|   0|   62|          0|
    |p_cast3_reg_384                                           |  62|   0|   62|          0|
    |p_cast_reg_342                                            |  62|   0|   62|          0|
    |trunc_ln6_1_reg_327                                       |  10|   0|   10|          0|
    |trunc_ln6_reg_322                                         |  10|   0|   10|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 561|   0|  561|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWADDR    |   in|    7|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WVALID    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WREADY    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WDATA     |   in|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WSTRB     |   in|    4|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARADDR    |   in|    7|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RDATA     |  out|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       matprod|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 28 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.9>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N3" [first_accel/matprod.cpp:6]   --->   Operation 29 'read' 'N3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N2" [first_accel/matprod.cpp:6]   --->   Operation 30 'read' 'N2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N1" [first_accel/matprod.cpp:6]   --->   Operation 31 'read' 'N1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%m3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m3" [first_accel/matprod.cpp:6]   --->   Operation 32 'read' 'm3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%m2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m2" [first_accel/matprod.cpp:6]   --->   Operation 33 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%m1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m1" [first_accel/matprod.cpp:6]   --->   Operation 34 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i32 %N3_read" [first_accel/matprod.cpp:6]   --->   Operation 35 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i32 %N2_read" [first_accel/matprod.cpp:6]   --->   Operation 36 'trunc' 'trunc_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [first_accel/matprod.cpp:6]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N2"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N3"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%m1_buffer = alloca i64 1" [first_accel/matprod.cpp:19]   --->   Operation 56 'alloca' 'm1_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%m2_buffer = alloca i64 1" [first_accel/matprod.cpp:20]   --->   Operation 57 'alloca' 'm2_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%m3_buffer = alloca i64 1" [first_accel/matprod.cpp:21]   --->   Operation 58 'alloca' 'm3_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 59 [1/1] (8.47ns)   --->   "%mul_ln23 = mul i32 %N2_read, i32 %N1_read" [first_accel/matprod.cpp:23]   --->   Operation 59 'mul' 'mul_ln23' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.43ns)   --->   "%icmp_ln23 = icmp_eq  i32 %mul_ln23, i32 0" [first_accel/matprod.cpp:23]   --->   Operation 60 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %loop-memcpy-expansion8.preheader, void %post-loop-memcpy-expansion7" [first_accel/matprod.cpp:23]   --->   Operation 61 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %m1_read, i32 2, i32 63" [first_accel/matprod.cpp:6]   --->   Operation 62 'partselect' 'p_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [first_accel/matprod.cpp:6]   --->   Operation 63 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [first_accel/matprod.cpp:6]   --->   Operation 64 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 66 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 67 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 68 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 69 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 70 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 71 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_1, i32 %gmem, i62 %p_cast, i32 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 72 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_1, i32 %gmem, i62 %p_cast, i32 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 73 'call' 'call_ln6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (8.47ns)   --->   "%mul_ln24 = mul i32 %N3_read, i32 %N2_read" [first_accel/matprod.cpp:24]   --->   Operation 75 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (2.43ns)   --->   "%icmp_ln24 = icmp_eq  i32 %mul_ln24, i32 0" [first_accel/matprod.cpp:24]   --->   Operation 76 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %loop-memcpy-expansion2.preheader, void %VITIS_LOOP_26_1" [first_accel/matprod.cpp:24]   --->   Operation 77 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %m2_read, i32 2, i32 63" [first_accel/matprod.cpp:6]   --->   Operation 78 'partselect' 'p_cast1' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i62 %p_cast1" [first_accel/matprod.cpp:6]   --->   Operation 79 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast1_cast" [first_accel/matprod.cpp:6]   --->   Operation 80 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [7/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 81 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 82 [6/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 82 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 83 [5/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 83 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 84 [4/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 84 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 85 [3/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 85 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 86 [2/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 86 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 87 [1/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 87 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_2, i32 %gmem, i62 %p_cast1, i32 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 88 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_2, i32 %gmem, i62 %p_cast1, i32 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 89 'call' 'call_ln6' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_1"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_VITIS_LOOP_26_1, i32 %N1_read, i10 %trunc_ln6_1, i32 %m1_buffer, i10 %trunc_ln6, i32 %m2_buffer, i32 %N2_read, i32 %m3_buffer, i32 %N3_read, i32 %regc" [first_accel/matprod.cpp:6]   --->   Operation 91 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 92 [1/1] (8.47ns)   --->   "%mul_ln40 = mul i32 %N3_read, i32 %N1_read" [first_accel/matprod.cpp:40]   --->   Operation 92 'mul' 'mul_ln40' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 93 [1/1] (2.43ns)   --->   "%icmp_ln40 = icmp_eq  i32 %mul_ln40, i32 0" [first_accel/matprod.cpp:40]   --->   Operation 93 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_VITIS_LOOP_26_1, i32 %N1_read, i10 %trunc_ln6_1, i32 %m1_buffer, i10 %trunc_ln6, i32 %m2_buffer, i32 %N2_read, i32 %m3_buffer, i32 %N3_read, i32 %regc" [first_accel/matprod.cpp:6]   --->   Operation 94 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %loop-memcpy-expansion.preheader, void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:40]   --->   Operation 95 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %m3_read, i32 2, i32 63" [first_accel/matprod.cpp:6]   --->   Operation 96 'partselect' 'p_cast3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i62 %p_cast3" [first_accel/matprod.cpp:6]   --->   Operation 97 'sext' 'p_cast3_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %p_cast3_cast" [first_accel/matprod.cpp:6]   --->   Operation 98 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (14.6ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_2, i32 %mul_ln40" [first_accel/matprod.cpp:6]   --->   Operation 99 'writereq' 'empty_29' <Predicate = (!icmp_ln40)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_4, i32 %gmem, i62 %p_cast3, i32 %m3_buffer, i32 %mul_ln40" [first_accel/matprod.cpp:6]   --->   Operation 100 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_4, i32 %gmem, i62 %p_cast3, i32 %m3_buffer, i32 %mul_ln40" [first_accel/matprod.cpp:6]   --->   Operation 101 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 102 [5/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 102 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 103 [4/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 103 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 104 [3/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 104 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 105 [2/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 105 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 106 [1/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 106 'writeresp' 'empty_30' <Predicate = (!icmp_ln40)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln41 = br void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:41]   --->   Operation 107 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [first_accel/matprod.cpp:41]   --->   Operation 108 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regc]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
N3_read           (read         ) [ 00111111111111111111110000000]
N2_read           (read         ) [ 00111111111111111111110000000]
N1_read           (read         ) [ 00111111111111111111110000000]
m3_read           (read         ) [ 00111111111111111111110000000]
m2_read           (read         ) [ 00111111111000000000000000000]
m1_read           (read         ) [ 00000000000000000000000000000]
trunc_ln6         (trunc        ) [ 00111111111111111111110000000]
trunc_ln6_1       (trunc        ) [ 00111111111111111111110000000]
spectopmodule_ln6 (spectopmodule) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000]
m1_buffer         (alloca       ) [ 00111111111111111111110000000]
m2_buffer         (alloca       ) [ 00111111111111111111110000000]
m3_buffer         (alloca       ) [ 00111111111111111111111100000]
mul_ln23          (mul          ) [ 00111111111000000000000000000]
icmp_ln23         (icmp         ) [ 01111111111000000000000000000]
br_ln23           (br           ) [ 00000000000000000000000000000]
p_cast            (partselect   ) [ 00111111111000000000000000000]
p_cast_cast       (sext         ) [ 00000000000000000000000000000]
gmem_addr         (getelementptr) [ 00011111100000000000000000000]
empty             (readreq      ) [ 00000000000000000000000000000]
call_ln6          (call         ) [ 00000000000000000000000000000]
br_ln0            (br           ) [ 00000000000000000000000000000]
mul_ln24          (mul          ) [ 00000000000111111111000000000]
icmp_ln24         (icmp         ) [ 00000000001111111111000000000]
br_ln24           (br           ) [ 00000000000000000000000000000]
p_cast1           (partselect   ) [ 00000000000111111111000000000]
p_cast1_cast      (sext         ) [ 00000000000000000000000000000]
gmem_addr_1       (getelementptr) [ 00000000000011111100000000000]
empty_28          (readreq      ) [ 00000000000000000000000000000]
call_ln6          (call         ) [ 00000000000000000000000000000]
br_ln0            (br           ) [ 00000000000000000000000000000]
mul_ln40          (mul          ) [ 00000000000000000000011100000]
icmp_ln40         (icmp         ) [ 00000000000000000000011111111]
call_ln6          (call         ) [ 00000000000000000000000000000]
br_ln40           (br           ) [ 00000000000000000000000000000]
p_cast3           (partselect   ) [ 00000000000000000000001100000]
p_cast3_cast      (sext         ) [ 00000000000000000000000000000]
gmem_addr_2       (getelementptr) [ 00000000000000000000001111111]
empty_29          (writereq     ) [ 00000000000000000000000000000]
call_ln6          (call         ) [ 00000000000000000000000000000]
empty_30          (writeresp    ) [ 00000000000000000000000000000]
br_ln41           (br           ) [ 00000000000000000000000000000]
ret_ln41          (ret          ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="N3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regc">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matprod_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="m1_buffer_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1_buffer/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="m2_buffer_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2_buffer/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="m3_buffer_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m3_buffer/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="N3_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N3_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="N2_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="N1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="m3_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m3_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="m2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_28/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_writeresp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/21 empty_30/24 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_matprod_Pipeline_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="62" slack="8"/>
<pin id="157" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="32" slack="8"/>
<pin id="159" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_matprod_Pipeline_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="62" slack="8"/>
<pin id="166" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="4" bw="32" slack="8"/>
<pin id="168" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/18 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="19"/>
<pin id="174" dir="0" index="2" bw="10" slack="19"/>
<pin id="175" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="4" bw="10" slack="19"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="32" slack="19"/>
<pin id="179" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="8" bw="32" slack="19"/>
<pin id="181" dir="0" index="9" bw="32" slack="0"/>
<pin id="182" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/20 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_matprod_Pipeline_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="62" slack="1"/>
<pin id="189" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="4" bw="32" slack="2"/>
<pin id="191" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/22 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln6_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mul_ln23_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln23_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="62" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_cast_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="62" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem_addr_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul_ln24_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="9"/>
<pin id="236" dir="0" index="1" bw="32" slack="9"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln24_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_cast1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="62" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="9"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_cast1_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="62" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="gmem_addr_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mul_ln40_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="19"/>
<pin id="265" dir="0" index="1" bw="32" slack="19"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/20 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln40_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/20 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_cast3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="62" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="20"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_cast3_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="62" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_cast/21 "/>
</bind>
</comp>

<comp id="286" class="1004" name="gmem_addr_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/21 "/>
</bind>
</comp>

<comp id="293" class="1005" name="N3_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="9"/>
<pin id="295" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="N3_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="N2_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="9"/>
<pin id="302" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="N1_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="19"/>
<pin id="308" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="N1_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="m3_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="20"/>
<pin id="314" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="m3_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="m2_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="9"/>
<pin id="319" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="m2_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln6_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="19"/>
<pin id="324" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln6_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="19"/>
<pin id="329" dir="1" index="1" bw="10" slack="19"/>
</pin_list>
<bind>
<opset="trunc_ln6_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="mul_ln23_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23 "/>
</bind>
</comp>

<comp id="338" class="1005" name="icmp_ln23_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="9"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="62" slack="1"/>
<pin id="344" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="gmem_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="mul_ln24_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln24_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="9"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_cast1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="62" slack="1"/>
<pin id="365" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="gmem_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="mul_ln40_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln40_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_cast3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="62" slack="1"/>
<pin id="386" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="gmem_addr_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="3"/>
<pin id="391" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="64" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="171" pin=9"/></net>

<net id="192"><net_src comp="82" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="98" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="104" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="104" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="110" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="128" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="285"><net_src comp="273" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="296"><net_src comp="98" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="171" pin=8"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="303"><net_src comp="104" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="309"><net_src comp="110" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="315"><net_src comp="116" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="320"><net_src comp="122" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="325"><net_src comp="194" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="330"><net_src comp="198" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="335"><net_src comp="202" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="341"><net_src comp="208" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="214" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="351"><net_src comp="227" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="356"><net_src comp="234" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="362"><net_src comp="238" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="244" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="372"><net_src comp="256" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="377"><net_src comp="263" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="383"><net_src comp="267" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="273" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="392"><net_src comp="286" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="146" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {21 22 23 24 25 26 27 28 }
	Port: regc | {20 21 }
 - Input state : 
	Port: matprod : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: matprod : m1 | {1 }
	Port: matprod : m2 | {1 }
	Port: matprod : m3 | {1 }
	Port: matprod : N1 | {1 }
	Port: matprod : N2 | {1 }
	Port: matprod : N3 | {1 }
	Port: matprod : regc | {20 21 }
  - Chain level:
	State 1
		icmp_ln23 : 1
		br_ln23 : 2
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln24 : 1
		br_ln24 : 2
	State 11
		gmem_addr_1 : 1
		empty_28 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		icmp_ln40 : 1
	State 21
		p_cast3_cast : 1
		gmem_addr_2 : 2
		empty_29 : 3
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        grp_matprod_Pipeline_1_fu_153        |    0    |    0    |   283   |    97   |
|   call   |        grp_matprod_Pipeline_2_fu_162        |    0    |    0    |   283   |    97   |
|          | grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171 |    8    | 9.69243 |   758   |   697   |
|          |        grp_matprod_Pipeline_4_fu_185        |    0    |   1.61  |   231   |   106   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               mul_ln23_fu_202               |    3    |    0    |    0    |    21   |
|    mul   |               mul_ln24_fu_234               |    3    |    0    |    0    |    21   |
|          |               mul_ln40_fu_263               |    3    |    0    |    0    |    21   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln23_fu_208              |    0    |    0    |    0    |    18   |
|   icmp   |               icmp_ln24_fu_238              |    0    |    0    |    0    |    18   |
|          |               icmp_ln40_fu_267              |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              N3_read_read_fu_98             |    0    |    0    |    0    |    0    |
|          |             N2_read_read_fu_104             |    0    |    0    |    0    |    0    |
|   read   |             N1_read_read_fu_110             |    0    |    0    |    0    |    0    |
|          |             m3_read_read_fu_116             |    0    |    0    |    0    |    0    |
|          |             m2_read_read_fu_122             |    0    |    0    |    0    |    0    |
|          |             m1_read_read_fu_128             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_134             |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_140             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_146            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln6_fu_194              |    0    |    0    |    0    |    0    |
|          |              trunc_ln6_1_fu_198             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_214                |    0    |    0    |    0    |    0    |
|partselect|                p_cast1_fu_244               |    0    |    0    |    0    |    0    |
|          |                p_cast3_fu_273               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              p_cast_cast_fu_224             |    0    |    0    |    0    |    0    |
|   sext   |             p_cast1_cast_fu_253             |    0    |    0    |    0    |    0    |
|          |             p_cast3_cast_fu_282             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    17   | 11.3024 |   1555  |   1114  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|m1_buffer|    2   |    0   |    0   |    0   |
|m2_buffer|    2   |    0   |    0   |    0   |
|m3_buffer|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    6   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  N1_read_reg_306  |   32   |
|  N2_read_reg_300  |   32   |
|  N3_read_reg_293  |   32   |
|gmem_addr_1_reg_369|   32   |
|gmem_addr_2_reg_389|   32   |
| gmem_addr_reg_348 |   32   |
| icmp_ln23_reg_338 |    1   |
| icmp_ln24_reg_359 |    1   |
| icmp_ln40_reg_380 |    1   |
|  m2_read_reg_317  |   64   |
|  m3_read_reg_312  |   64   |
|  mul_ln23_reg_332 |   32   |
|  mul_ln24_reg_353 |   32   |
|  mul_ln40_reg_374 |   32   |
|  p_cast1_reg_363  |   62   |
|  p_cast3_reg_384  |   62   |
|   p_cast_reg_342  |   62   |
|trunc_ln6_1_reg_327|   10   |
| trunc_ln6_reg_322 |   10   |
+-------------------+--------+
|       Total       |   625  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_134  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_140  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_146 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_146 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   194  ||   6.44  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   11   |  1555  |  1114  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   625  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   17   |   17   |  2180  |  1141  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
