@W: MT530 :"\\vmware-host\shared folders\desktop\freerider\backscattering_zigbee\fpga_code\hdl\data_loader.v":26:0:26:5|Found inferred clock ten_mhz_clock|clock_out_inferred_clock which controls 43 sequential elements including data_loader_0.counter[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"\\vmware-host\shared folders\desktop\freerider\backscattering_zigbee\fpga_code\hdl\main_clock.v":26:0:26:5|Found inferred clock pll_core|GLA_inferred_clock which controls 22 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
