Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f90402962b434a3ea9f1695293bc6b90 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d1_TB_behav xil_defaultlib.d1_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF(IOSTANDARD="LVCMOS33")
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=10,INTERFAC...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=10,INTERFAC...
Compiling module xil_defaultlib.design_1_selectio_wiz_0_0_select...
Compiling module xil_defaultlib.design_1_selectio_wiz_0_0(SYS_W=...
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.d1_tb
Built simulation snapshot d1_TB_behav
