Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\STM32F103RCT6_MCU_LAB - VER2\STM32F103RCT6_MCU_LAB_2.PcbDoc
Date     : 10/04/2024
Time     : 10:19:37 CH

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.685mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(19.685mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.685mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,69.215mm)(19.685mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,67.945mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,67.945mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.127mm < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.33mm) Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.081mm < 0.23mm) Between Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.224mm < 0.23mm) Between Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer And Track (20.193mm,10.16mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.081mm < 0.23mm) Between Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.044mm < 0.23mm) Between Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.224mm < 0.23mm) Between Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer And Track (20.193mm,10.16mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer And Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (0.081mm < 0.23mm) Between Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.044mm < 0.23mm) Between Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.224mm < 0.23mm) Between Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer And Track (20.193mm,10.16mm)(20.193mm,11.684mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer 
   Violation between Clearance Constraint: (0.162mm < 0.23mm) Between Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer And Track (8.001mm,27.305mm)(8.449mm,26.857mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer 
   Violation between Clearance Constraint: (0.035mm < 0.23mm) Between Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.23mm) Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer 
   Violation between Clearance Constraint: (0.162mm < 0.23mm) Between Track (8.001mm,27.305mm)(8.449mm,26.857mm) on Top Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer 
Rule Violations :363

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer Location : [X = 78.867mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer Location : [X = 78.867mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer Location : [X = 78.867mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 78.867mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer Location : [X = 78.867mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 78.867mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer Location : [X = 78.867mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer Location : [X = 78.867mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer Location : [X = 78.867mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 78.867mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 78.867mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer Location : [X = 78.867mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 80.137mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer Location : [X = 80.137mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 80.137mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer Location : [X = 80.137mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 80.137mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer Location : [X = 80.137mm][Y = 58.342mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 80.137mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 80.137mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer Location : [X = 80.137mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer Location : [X = 80.137mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 80.137mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer Location : [X = 80.137mm][Y = 59.612mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Bottom Layer Location : [X = 85.09mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer Location : [X = 85.09mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer Location : [X = 85.09mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Bottom Layer Location : [X = 85.09mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer Location : [X = 85.09mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 85.09mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Bottom Layer Location : [X = 85.09mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer Location : [X = 85.09mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer Location : [X = 85.09mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer Location : [X = 85.09mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 85.09mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer Location : [X = 85.09mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Bottom Layer Location : [X = 86.36mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer Location : [X = 86.36mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer Location : [X = 86.36mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer Location : [X = 86.36mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 86.36mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer Location : [X = 86.36mm][Y = 89.535mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 86.36mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 86.36mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer Location : [X = 86.36mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer Location : [X = 86.36mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Location : [X = 86.36mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer Location : [X = 86.36mm][Y = 90.805mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer Location : [X = 92.075mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer Location : [X = 92.075mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer Location : [X = 92.075mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.075mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer Location : [X = 92.075mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 92.075mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer Location : [X = 92.075mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer Location : [X = 92.075mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer Location : [X = 92.075mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.075mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 92.075mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer Location : [X = 92.075mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 93.345mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer Location : [X = 93.345mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 93.345mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer Location : [X = 93.345mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 93.345mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer Location : [X = 93.345mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 93.345mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 93.345mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer Location : [X = 93.345mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer Location : [X = 93.345mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 93.345mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer Location : [X = 93.345mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Bottom Layer Location : [X = 81.28mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer Location : [X = 81.28mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer Location : [X = 81.28mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Bottom Layer Location : [X = 81.28mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer Location : [X = 81.28mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 81.28mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Bottom Layer Location : [X = 81.28mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer Location : [X = 81.28mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer Location : [X = 81.28mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer Location : [X = 81.28mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 81.28mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer Location : [X = 81.28mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Bottom Layer Location : [X = 82.55mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer Location : [X = 82.55mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer Location : [X = 82.55mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer Location : [X = 82.55mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 82.55mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer Location : [X = 82.55mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 82.55mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 82.55mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer Location : [X = 82.55mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer Location : [X = 82.55mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Location : [X = 82.55mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer Location : [X = 82.55mm][Y = 52.705mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 92.964mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Top Layer Location : [X = 92.964mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.685mm,68.58mm) on Top Layer Location : [X = 92.964mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Bottom Layer Location : [X = 92.964mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Top Layer Location : [X = 92.964mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 92.964mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 92.964mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Top Layer Location : [X = 92.964mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(19.685mm,68.58mm) on Top Layer Location : [X = 92.964mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer Location : [X = 92.964mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 92.964mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Top Layer Location : [X = 92.964mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(19.685mm,68.58mm) on Top Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,69.215mm)(19.685mm,68.58mm) on Top Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,67.945mm) on Top Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,69.215mm) on Top Layer Location : [X = 93.599mm][Y = 91.694mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Bottom Layer Location : [X = 94.234mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Top Layer Location : [X = 94.234mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer Location : [X = 94.234mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,67.945mm) on Top Layer Location : [X = 94.234mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 94.234mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Top Layer Location : [X = 94.234mm][Y = 91.059mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 94.234mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 94.234mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Top Layer Location : [X = 94.234mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (19.685mm,68.58mm)(20.32mm,69.215mm) on Top Layer Location : [X = 94.234mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Location : [X = 94.234mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer And Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Top Layer Location : [X = 94.234mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.234mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.57mm][Y = 90.015mm]
   Violation between Short-Circuit Constraint: Between Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.936mm][Y = 89.679mm]
   Violation between Short-Circuit Constraint: Between Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.869mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.57mm][Y = 90.325mm]
   Violation between Short-Circuit Constraint: Between Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.936mm][Y = 90.661mm]
   Violation between Short-Circuit Constraint: Between Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 85.725mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 86.04mm][Y = 89.997mm]
   Violation between Short-Circuit Constraint: Between Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer And Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer Location : [X = 86.04mm][Y = 90.343mm]
   Violation between Short-Circuit Constraint: Between Track (11.811mm,67.056mm)(14.605mm,67.056mm) on Top Layer And Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer Location : [X = 86.36mm][Y = 90.17mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.219mm][Y = 36.191mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer Location : [X = 92.687mm][Y = 36.172mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.923mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer Location : [X = 93.172mm][Y = 35.56mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.731mm][Y = 36.174mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.852mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer Location : [X = 93.233mm][Y = 36.051mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer Location : [X = 92.71mm][Y = 36.195mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer Location : [X = 92.687mm][Y = 36.399mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.873mm][Y = 36.032mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer Location : [X = 93.19mm][Y = 35.715mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.714mm][Y = 36.686mm]
   Violation between Short-Circuit Constraint: Between Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer Location : [X = 92.71mm][Y = 36.83mm]
   Violation between Short-Circuit Constraint: Between Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer Location : [X = 92.71mm][Y = 36.053mm]
   Violation between Short-Circuit Constraint: Between Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer Location : [X = 92.854mm][Y = 35.672mm]
   Violation between Short-Circuit Constraint: Between Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer And Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer Location : [X = 92.71mm][Y = 36.489mm]
   Violation between Short-Circuit Constraint: Between Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer And Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer Location : [X = 92.733mm][Y = 36.172mm]
   Violation between Short-Circuit Constraint: Between Track (18.796mm,13.081mm)(18.796mm,15.621mm) on Top Layer And Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer Location : [X = 92.733mm][Y = 36.399mm]
   Violation between Short-Circuit Constraint: Between Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Bottom Layer And Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Location : [X = 93.345mm][Y = 35.982mm]
   Violation between Short-Circuit Constraint: Between Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 92.964mm][Y = 92.156mm]
   Violation between Short-Circuit Constraint: Between Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 93.071mm][Y = 91.838mm]
   Violation between Short-Circuit Constraint: Between Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 93.119mm][Y = 92.174mm]
   Violation between Short-Circuit Constraint: Between Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 93.137mm][Y = 92.329mm]
   Violation between Short-Circuit Constraint: Between Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer And Track (19.431mm,12.446mm)(20.193mm,11.684mm) on Bottom Layer Location : [X = 93.345mm][Y = 35.733mm]
   Violation between Short-Circuit Constraint: Between Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer And Track (9.779mm,69.215mm)(19.05mm,69.215mm) on Bottom Layer Location : [X = 93.455mm][Y = 92.217mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer Location : [X = 78.867mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 79.291mm][Y = 58.487mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 79.341mm][Y = 58.959mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer Location : [X = 79.358mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer Location : [X = 79.341mm][Y = 58.996mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 79.291mm][Y = 59.468mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (3.507mm,35.863mm)(5.588mm,35.863mm) on Bottom Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Location : [X = 79.993mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.011mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.347mm][Y = 58.823mm]
   Violation between Short-Circuit Constraint: Between Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.713mm][Y = 58.487mm]
   Violation between Short-Circuit Constraint: Between Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.646mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.347mm][Y = 59.132mm]
   Violation between Short-Circuit Constraint: Between Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.713mm][Y = 59.468mm]
   Violation between Short-Circuit Constraint: Between Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.502mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.817mm][Y = 58.804mm]
   Violation between Short-Circuit Constraint: Between Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer And Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer Location : [X = 79.817mm][Y = 59.151mm]
   Violation between Short-Circuit Constraint: Between Track (5.588mm,35.863mm)(7.976mm,35.863mm) on Top Layer And Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer Location : [X = 80.137mm][Y = 58.977mm]
   Violation between Short-Circuit Constraint: Between Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer Location : [X = 81.424mm][Y = 51.732mm]
   Violation between Short-Circuit Constraint: Between Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer Location : [X = 81.742mm][Y = 51.755mm]
   Violation between Short-Circuit Constraint: Between Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer Location : [X = 81.915mm][Y = 51.435mm]
   Violation between Short-Circuit Constraint: Between Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer Location : [X = 81.915mm][Y = 52.07mm]
   Violation between Short-Circuit Constraint: Between Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer And Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer Location : [X = 81.806mm][Y = 52.116mm]
   Violation between Short-Circuit Constraint: Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer Location : [X = 81.915mm][Y = 51.799mm]
   Violation between Short-Circuit Constraint: Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer Location : [X = 82.088mm][Y = 51.755mm]
   Violation between Short-Circuit Constraint: Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer Location : [X = 82.024mm][Y = 52.116mm]
   Violation between Short-Circuit Constraint: Between Track (8.001mm,27.305mm)(8.001mm,28.702mm) on Top Layer And Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer Location : [X = 82.406mm][Y = 51.732mm]
Rule Violations :232

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+12V) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (+3V3) on PWR. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.001 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
   Violation between Isolated copper: Split Plane  (GND) on GND. Copper island connected to pads/vias detected. Copper area is : 0.117 sq. mm
Rule Violations :40

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.4mm) (Preferred=0.254mm) (All)
   Violation between Width Constraint: Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,66.421mm)(11.176mm,67.691mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,66.421mm)(11.811mm,67.056mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,66.421mm)(12.446mm,66.421mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,67.056mm)(12.446mm,67.056mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,67.691mm)(11.811mm,67.056mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,67.691mm)(12.446mm,66.421mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.176mm,67.691mm)(12.446mm,67.691mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.811mm,66.421mm)(11.811mm,67.691mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.811mm,67.056mm)(12.446mm,66.421mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (11.811mm,67.056mm)(12.446mm,67.691mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (12.446mm,66.421mm)(12.446mm,67.691mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,12.446mm)(18.161mm,13.716mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,12.446mm)(18.796mm,13.081mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,12.446mm)(19.431mm,12.446mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,13.081mm)(19.431mm,13.081mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,13.716mm)(18.796mm,13.081mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,13.716mm)(19.431mm,12.446mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.161mm,13.716mm)(19.431mm,13.716mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.796mm,12.446mm)(18.796mm,13.716mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.796mm,13.081mm)(19.431mm,12.446mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (18.796mm,13.081mm)(19.431mm,13.716mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,67.945mm)(19.05mm,69.215mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,67.945mm)(19.685mm,68.58mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,67.945mm)(20.32mm,67.945mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,68.58mm)(20.32mm,68.58mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,69.215mm)(19.685mm,68.58mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,69.215mm)(20.32mm,67.945mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.05mm,69.215mm)(20.32mm,69.215mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.431mm,12.446mm)(19.431mm,13.716mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.685mm,67.945mm)(19.685mm,69.215mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.685mm,68.58mm)(20.32mm,67.945mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (19.685mm,68.58mm)(20.32mm,69.215mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (20.32mm,67.945mm)(20.32mm,69.215mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.228mm)(4.953mm,36.498mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.228mm)(5.588mm,35.863mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.228mm)(6.223mm,35.228mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,35.863mm)(6.223mm,35.863mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,36.498mm)(5.588mm,35.863mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,36.498mm)(6.223mm,35.228mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (4.953mm,36.498mm)(6.223mm,36.498mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (5.588mm,35.228mm)(5.588mm,36.498mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (5.588mm,35.863mm)(6.223mm,35.228mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (5.588mm,35.863mm)(6.223mm,36.498mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (6.223mm,35.228mm)(6.223mm,36.498mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.321mm)(7.366mm,29.591mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.321mm)(8.001mm,28.956mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.321mm)(8.636mm,28.321mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,28.956mm)(8.636mm,28.956mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,29.591mm)(8.001mm,28.956mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,29.591mm)(8.636mm,28.321mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (7.366mm,29.591mm)(8.636mm,29.591mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (8.001mm,28.321mm)(8.001mm,29.591mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (8.001mm,28.956mm)(8.636mm,28.321mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (8.001mm,28.956mm)(8.636mm,29.591mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Bottom Layer Actual Width = 0.508mm, Target Width = 0.4mm
   Violation between Width Constraint: Track (8.636mm,28.321mm)(8.636mm,29.591mm) on Top Layer Actual Width = 0.508mm, Target Width = 0.4mm
Rule Violations :90

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.2mm) (Preferred=0.8mm) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
   Violation between Starved Thermal on GND: Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer. Blocked 4 out of 4 entries.
   Violation between Starved Thermal on PWR: Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer. Blocked 4 out of 4 entries.
   Violation between Starved Thermal on GND: Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer. Blocked 4 out of 4 entries.
   Violation between Starved Thermal on GND: Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on PWR: Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer. Blocked 4 out of 4 entries.
   Violation between Starved Thermal on PWR: Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer. Blocked 4 out of 4 entries.
Rule Violations :6

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 9-12VDC-1(8.742mm,58.267mm) on Multi-Layer Actual Slot Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 9-12VDC-2(2.442mm,58.267mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 9-12VDC-3(5.842mm,53.467mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad HOLE_M1-1(3.81mm,66.675mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad HOLE_M2-1(3.81mm,3.81mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad HOLE_M3-1(95.885mm,66.675mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad HOLE_M4-1(95.885mm,3.81mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :7

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M1-1(2.413mm,65.278mm) on Multi-Layer And Pad HOLE_M1-1(3.81mm,66.675mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M1-1(2.413mm,68.072mm) on Multi-Layer And Pad HOLE_M1-1(3.81mm,66.675mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M1-1(3.81mm,66.675mm) on Multi-Layer And Pad HOLE_M1-1(5.207mm,65.278mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M1-1(3.81mm,66.675mm) on Multi-Layer And Pad HOLE_M1-1(5.207mm,68.072mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M2-1(2.413mm,2.413mm) on Multi-Layer And Pad HOLE_M2-1(3.81mm,3.81mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M2-1(2.413mm,5.207mm) on Multi-Layer And Pad HOLE_M2-1(3.81mm,3.81mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M2-1(3.81mm,3.81mm) on Multi-Layer And Pad HOLE_M2-1(5.207mm,2.413mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M2-1(3.81mm,3.81mm) on Multi-Layer And Pad HOLE_M2-1(5.207mm,5.207mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M3-1(94.488mm,65.278mm) on Multi-Layer And Pad HOLE_M3-1(95.885mm,66.675mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M3-1(94.488mm,68.072mm) on Multi-Layer And Pad HOLE_M3-1(95.885mm,66.675mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M3-1(95.885mm,66.675mm) on Multi-Layer And Pad HOLE_M3-1(97.282mm,65.278mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M3-1(95.885mm,66.675mm) on Multi-Layer And Pad HOLE_M3-1(97.282mm,68.072mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M4-1(94.488mm,2.413mm) on Multi-Layer And Pad HOLE_M4-1(95.885mm,3.81mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M4-1(94.488mm,5.207mm) on Multi-Layer And Pad HOLE_M4-1(95.885mm,3.81mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M4-1(95.885mm,3.81mm) on Multi-Layer And Pad HOLE_M4-1(97.282mm,2.413mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.226mm < 0.254mm) Between Pad HOLE_M4-1(95.885mm,3.81mm) on Multi-Layer And Pad HOLE_M4-1(97.282mm,5.207mm) on Multi-Layer 
Rule Violations :16

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C16-1(12.711mm,18.788mm) on Top Layer And Pad FB1-1(12.702mm,17.033mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C16-2(10.921mm,18.788mm) on Top Layer And Pad FB1-2(10.652mm,17.033mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad C24-1(13.978mm,30.149mm) on Top Layer And Via (15.123mm,29.835mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad C4-1(21.211mm,42.006mm) on Top Layer And Via (20.311mm,42.006mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad C4-2(19.421mm,42.006mm) on Top Layer And Via (19.431mm,43.18mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C4-2(19.421mm,42.006mm) on Top Layer And Via (20.311mm,42.006mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad C5-1(32.512mm,35.041mm) on Top Layer And Via (32.512mm,35.941mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C5-2(32.512mm,36.831mm) on Top Layer And Via (32.512mm,35.941mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad C6-1(16.383mm,29.856mm) on Top Layer And Via (15.123mm,29.835mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad C6-1(16.383mm,29.856mm) on Top Layer And Via (16.383mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C6-2(16.383mm,28.066mm) on Top Layer And Via (16.383mm,28.956mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad C7-2(32.512mm,29.337mm) on Top Layer And Via (33.655mm,29.972mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad C8-1(21.211mm,40.228mm) on Top Layer And Via (20.311mm,40.228mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C8-2(19.421mm,40.228mm) on Top Layer And Via (20.311mm,40.228mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad C9-1(27.141mm,21.509mm) on Top Layer And Via (28.041mm,21.509mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C9-2(28.931mm,21.509mm) on Top Layer And Via (28.041mm,21.509mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad CBAT-1(15.991mm,26.543mm) on Top Layer And Via (16.891mm,26.543mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad CBAT-2(17.781mm,26.543mm) on Top Layer And Via (16.891mm,26.543mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator36-0(4.953mm,36.498mm) on Multi-Layer And Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Pad Designator36-0(6.223mm,36.498mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator38-0(11.176mm,66.421mm) on Multi-Layer And Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator38-0(11.176mm,67.691mm) on Multi-Layer And Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Pad Designator38-0(12.446mm,66.421mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator38-0(11.811mm,67.056mm) on Multi-Layer And Pad Designator38-0(12.446mm,67.691mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator39-0(18.161mm,12.446mm) on Multi-Layer And Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator39-0(18.161mm,13.716mm) on Multi-Layer And Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Pad Designator39-0(19.431mm,12.446mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator39-0(18.796mm,13.081mm) on Multi-Layer And Pad Designator39-0(19.431mm,13.716mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator40-0(7.366mm,28.321mm) on Multi-Layer And Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator40-0(7.366mm,29.591mm) on Multi-Layer And Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Pad Designator40-0(8.636mm,28.321mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator40-0(8.001mm,28.956mm) on Multi-Layer And Pad Designator40-0(8.636mm,29.591mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator41-0(19.05mm,67.945mm) on Multi-Layer And Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator41-0(19.05mm,69.215mm) on Multi-Layer And Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Pad Designator41-0(20.32mm,67.945mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad Designator41-0(19.685mm,68.58mm) on Multi-Layer And Pad Designator41-0(20.32mm,69.215mm) on Multi-Layer [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad FB2-2(19.38mm,21.923mm) on Top Layer And Via (19.38mm,22.792mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad FB3-2(17.915mm,21.916mm) on Top Layer And Via (17.907mm,22.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad PC10-2(76.703mm,31.969mm) on Top Layer And Via (77.939mm,31.969mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad PC11-2(76.707mm,30.064mm) on Top Layer And Via (77.943mm,30.064mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad PC3-1(87.062mm,17.575mm) on Top Layer And Via (87.633mm,16.531mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad PC6-2(91.128mm,32.066mm) on Top Layer And Pad R60-1(91.129mm,33.598mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad PC7-2(89.228mm,32.05mm) on Top Layer And Pad R59-1(89.224mm,33.598mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad PC8-2(87.316mm,32.057mm) on Top Layer And Pad R58-1(87.319mm,33.598mm) on Top Layer [Top Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad PC9-2(76.707mm,33.891mm) on Top Layer And Via (77.943mm,33.891mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad Q10-1(70.962mm,29.357mm) on Top Layer And Via (69.862mm,30.307mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad Q10-2(70.962mm,31.257mm) on Top Layer And Via (69.862mm,30.307mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q10-3(68.762mm,30.307mm) on Top Layer And Via (69.862mm,30.307mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad Q11-3(96.96mm,18.822mm) on Top Layer And Via (95.845mm,19.772mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Pad Q12-1(70.962mm,33.167mm) on Top Layer And Via (69.616mm,33.167mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad Q12-1(70.962mm,33.167mm) on Top Layer And Via (69.862mm,34.117mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad Q12-2(70.962mm,35.067mm) on Top Layer And Via (69.862mm,34.117mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Pad Q12-3(68.762mm,34.117mm) on Top Layer And Via (69.616mm,33.167mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q12-3(68.762mm,34.117mm) on Top Layer And Via (69.862mm,34.117mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Q13-3(96.96mm,22.632mm) on Top Layer And Via (96.61mm,23.576mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Pad Q15-1(94.771mm,31.195mm) on Top Layer And Via (93.553mm,31.195mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.254mm) Between Pad Q16-1(94.76mm,27.392mm) on Top Layer And Via (95.965mm,27.382mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad Q16-3(96.96mm,26.442mm) on Top Layer And Via (95.965mm,27.382mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Pad Q5-1(70.95mm,14.072mm) on Top Layer And Via (72.077mm,14.072mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.254mm) Between Pad Q5-3(68.75mm,15.022mm) on Top Layer And Via (67.564mm,15.621mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad Q6-1(70.95mm,17.882mm) on Top Layer And Via (69.782mm,17.882mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.254mm) Between Pad Q6-3(68.75mm,18.832mm) on Top Layer And Via (67.564mm,19.431mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Pad Q6-3(68.75mm,18.832mm) on Top Layer And Via (69.782mm,17.882mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad Q7-1(70.95mm,21.692mm) on Top Layer And Via (69.782mm,21.692mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.254mm) Between Pad Q7-3(68.75mm,22.642mm) on Top Layer And Via (67.564mm,23.241mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Pad Q7-3(68.75mm,22.642mm) on Top Layer And Via (69.782mm,21.692mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Pad Q8-1(70.962mm,25.547mm) on Top Layer And Via (69.616mm,25.547mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad Q8-1(70.962mm,25.547mm) on Top Layer And Via (69.862mm,26.497mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad Q8-2(70.962mm,27.447mm) on Top Layer And Via (69.862mm,26.497mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Pad Q8-3(68.762mm,26.497mm) on Top Layer And Via (69.616mm,25.547mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad Q8-3(68.762mm,26.497mm) on Top Layer And Via (69.862mm,26.497mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad R10-1(42.661mm,40.513mm) on Top Layer And Via (42.653mm,39.262mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad R10-2(44.461mm,40.513mm) on Top Layer And Via (44.45mm,39.243mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad R1-1(16.189mm,18.631mm) on Top Layer And Via (16.189mm,19.575mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R21-1(33.009mm,5.461mm) on Top Layer And Via (33.02mm,3.937mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad R2-2(14.284mm,18.631mm) on Top Layer And Via (14.284mm,19.575mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R22-2(76.835mm,59.819mm) on Top Layer And Via (78.359mm,59.436mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad R40-2(74.676mm,15.98mm) on Top Layer And Via (74.676mm,14.859mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad REXT-1(25.49mm,21.498mm) on Top Layer And Via (24.765mm,20.447mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(20.716mm,26.648mm) on Top Layer And Pad U1-2(21.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(25.216mm,26.648mm) on Top Layer And Pad U1-11(25.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(25.216mm,26.648mm) on Top Layer And Pad U1-9(24.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(25.716mm,26.648mm) on Top Layer And Pad U1-12(26.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-12(26.216mm,26.648mm) on Top Layer And Pad U1-13(26.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(26.716mm,26.648mm) on Top Layer And Pad U1-14(27.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(27.216mm,26.648mm) on Top Layer And Pad U1-15(27.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(27.716mm,26.648mm) on Top Layer And Pad U1-16(28.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(30.136mm,28.568mm) on Top Layer And Pad U1-18(30.136mm,29.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U1-17(30.136mm,28.568mm) on Top Layer And Via (29.21mm,27.997mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U1-17(30.136mm,28.568mm) on Top Layer And Via (29.857mm,27.952mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-18(30.136mm,29.068mm) on Top Layer And Pad U1-19(30.136mm,29.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(30.136mm,29.568mm) on Top Layer And Pad U1-20(30.136mm,30.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(21.216mm,26.648mm) on Top Layer And Pad U1-3(21.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(30.136mm,30.068mm) on Top Layer And Pad U1-21(30.136mm,30.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(30.136mm,30.568mm) on Top Layer And Pad U1-22(30.136mm,31.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(30.136mm,31.068mm) on Top Layer And Pad U1-23(30.136mm,31.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(30.136mm,31.568mm) on Top Layer And Pad U1-24(30.136mm,32.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-24(30.136mm,32.068mm) on Top Layer And Pad U1-25(30.136mm,32.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-25(30.136mm,32.568mm) on Top Layer And Pad U1-26(30.136mm,33.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(30.136mm,33.068mm) on Top Layer And Pad U1-27(30.136mm,33.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-27(30.136mm,33.568mm) on Top Layer And Pad U1-28(30.136mm,34.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(30.136mm,34.068mm) on Top Layer And Pad U1-29(30.136mm,34.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(30.136mm,34.568mm) on Top Layer And Pad U1-30(30.136mm,35.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(21.716mm,26.648mm) on Top Layer And Pad U1-4(22.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-30(30.136mm,35.068mm) on Top Layer And Pad U1-31(30.136mm,35.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(30.136mm,35.568mm) on Top Layer And Pad U1-32(30.136mm,36.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(28.216mm,37.988mm) on Top Layer And Pad U1-34(27.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(27.716mm,37.988mm) on Top Layer And Pad U1-35(27.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(27.216mm,37.988mm) on Top Layer And Pad U1-36(26.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-36(26.716mm,37.988mm) on Top Layer And Pad U1-37(26.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(26.216mm,37.988mm) on Top Layer And Pad U1-38(25.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(25.716mm,37.988mm) on Top Layer And Pad U1-39(25.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(25.216mm,37.988mm) on Top Layer And Pad U1-40(24.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(22.216mm,26.648mm) on Top Layer And Pad U1-5(22.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(24.716mm,37.988mm) on Top Layer And Pad U1-41(24.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(24.216mm,37.988mm) on Top Layer And Pad U1-42(23.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(23.716mm,37.988mm) on Top Layer And Pad U1-43(23.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(23.216mm,37.988mm) on Top Layer And Pad U1-44(22.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(22.716mm,37.988mm) on Top Layer And Pad U1-45(22.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(22.216mm,37.988mm) on Top Layer And Pad U1-46(21.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(21.716mm,37.988mm) on Top Layer And Pad U1-47(21.216mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U1-46(21.716mm,37.988mm) on Top Layer And Via (21.716mm,36.704mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(21.216mm,37.988mm) on Top Layer And Pad U1-48(20.716mm,37.988mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-49(18.796mm,36.068mm) on Top Layer And Pad U1-50(18.796mm,35.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(22.716mm,26.648mm) on Top Layer And Pad U1-6(23.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad U1-5(22.716mm,26.648mm) on Top Layer And Via (22.691mm,28.035mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-50(18.796mm,35.568mm) on Top Layer And Pad U1-51(18.796mm,35.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-51(18.796mm,35.068mm) on Top Layer And Pad U1-52(18.796mm,34.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-52(18.796mm,34.568mm) on Top Layer And Pad U1-53(18.796mm,34.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-53(18.796mm,34.068mm) on Top Layer And Pad U1-54(18.796mm,33.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-54(18.796mm,33.568mm) on Top Layer And Pad U1-55(18.796mm,33.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-55(18.796mm,33.068mm) on Top Layer And Pad U1-56(18.796mm,32.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad U1-55(18.796mm,33.068mm) on Top Layer And Via (20.177mm,32.997mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-56(18.796mm,32.568mm) on Top Layer And Pad U1-57(18.796mm,32.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-57(18.796mm,32.068mm) on Top Layer And Pad U1-58(18.796mm,31.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-58(18.796mm,31.568mm) on Top Layer And Pad U1-59(18.796mm,31.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-59(18.796mm,31.068mm) on Top Layer And Pad U1-60(18.796mm,30.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-6(23.216mm,26.648mm) on Top Layer And Pad U1-7(23.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-60(18.796mm,30.568mm) on Top Layer And Pad U1-61(18.796mm,30.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-61(18.796mm,30.068mm) on Top Layer And Pad U1-62(18.796mm,29.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-62(18.796mm,29.568mm) on Top Layer And Pad U1-63(18.796mm,29.068mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-63(18.796mm,29.068mm) on Top Layer And Pad U1-64(18.796mm,28.568mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad U1-64(18.796mm,28.568mm) on Top Layer And Via (18.415mm,27.813mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(23.716mm,26.648mm) on Top Layer And Pad U1-8(24.216mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(24.216mm,26.648mm) on Top Layer And Pad U1-9(24.716mm,26.648mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad U2-2(16.002mm,8.294mm) on Top Layer And Via (16.002mm,7.112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad U2-3(14.732mm,8.294mm) on Top Layer And Via (14.732mm,7.112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad U2-6(10.922mm,8.294mm) on Top Layer And Via (10.922mm,7.048mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U3-1(78.679mm,58.055mm) on Top Layer And Pad U3-2(79.629mm,58.055mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad U3-1(78.679mm,58.055mm) on Top Layer And Via (78.359mm,59.436mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U3-2(79.629mm,58.055mm) on Top Layer And Pad U3-3(80.579mm,58.055mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad U4-14(42.984mm,7.015mm) on Top Layer And Via (41.884mm,7.015mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad U4-16(42.984mm,8.315mm) on Top Layer And Via (41.884mm,8.315mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad ULN2803-11(57.622mm,42.801mm) on Top Layer And Via (56.322mm,42.799mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad ULN2803-12(57.622mm,44.071mm) on Top Layer And Via (56.322mm,44.071mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.007mm < 0.254mm) Between Pad ULN2803-14(57.622mm,46.611mm) on Top Layer And Via (56.322mm,46.611mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.007mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB-1(7.501mm,17.516mm) on Top Layer And Pad USB-2(7.501mm,16.716mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB-2(7.501mm,16.716mm) on Top Layer And Pad USB-3(7.501mm,15.916mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB-3(7.501mm,15.916mm) on Top Layer And Pad USB-4(7.501mm,15.116mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB-4(7.501mm,15.116mm) on Top Layer And Pad USB-5(7.501mm,14.316mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad USB-5(7.501mm,14.316mm) on Top Layer And Via (9.443mm,13.843mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.177mm < 0.254mm) Between Pad USB-S1(7.376mm,20.366mm) on Top Layer And Via (7.366mm,18.796mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.177mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mm < 0.254mm) Between Pad X2-4(23.499mm,21.382mm) on Top Layer And Via (24.765mm,20.447mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.228mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad Z1-1(11.163mm,15.436mm) on Top Layer And Via (12.032mm,15.436mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Via (14.284mm,17.881mm) from Top Layer to Bottom Layer And Via (14.42mm,16.914mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm] / [Bottom Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (18.034mm,10.414mm) from Top Layer to Bottom Layer And Via (18.034mm,11.049mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (19.304mm,57.277mm) from Top Layer to Bottom Layer And Via (19.304mm,57.912mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (19.304mm,57.912mm) from Top Layer to Bottom Layer And Via (19.304mm,58.547mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (19.304mm,58.547mm) from Top Layer to Bottom Layer And Via (19.304mm,59.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (19.304mm,59.182mm) from Top Layer to Bottom Layer And Via (19.304mm,59.817mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Via (20.177mm,32.997mm) from Top Layer to Bottom Layer And Via (20.814mm,32.608mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.163mm] / [Bottom Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (21.464mm,30.375mm) from Top Layer to Bottom Layer And Via (22.098mm,30.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (22.691mm,28.035mm) from Top Layer to Bottom Layer And Via (22.694mm,28.671mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (22.694mm,28.671mm) from Top Layer to Bottom Layer And Via (22.707mm,29.305mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.135mm < 0.254mm) Between Via (24.84mm,28.119mm) from Top Layer to Bottom Layer And Via (25.348mm,28.627mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.135mm] / [Bottom Solder] Mask Sliver [0.135mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Via (29.21mm,27.997mm) from Top Layer to Bottom Layer And Via (29.857mm,27.952mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm] / [Bottom Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (35.814mm,53.595mm) from Top Layer to Bottom Layer And Via (35.814mm,54.229mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (35.814mm,54.229mm) from Top Layer to Bottom Layer And Via (35.814mm,54.864mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (35.814mm,54.864mm) from Top Layer to Bottom Layer And Via (35.814mm,55.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (35.814mm,55.499mm) from Top Layer to Bottom Layer And Via (35.814mm,56.134mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (35.814mm,56.134mm) from Top Layer to Bottom Layer And Via (35.814mm,56.769mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.116mm < 0.254mm) Between Via (59.944mm,63.5mm) from Top Layer to Bottom Layer And Via (59.944mm,64.199mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.116mm] / [Bottom Solder] Mask Sliver [0.116mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Via (71.114mm,36.277mm) from Top Layer to Bottom Layer And Via (71.131mm,36.921mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.061mm] / [Bottom Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (71.12mm,37.592mm) from Top Layer to Bottom Layer And Via (71.12mm,38.227mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Via (71.12mm,37.592mm) from Top Layer to Bottom Layer And Via (71.131mm,36.921mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm] / [Bottom Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Via (71.628mm,54.102mm) from Top Layer to Bottom Layer And Via (71.628mm,54.737mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (71.628mm,54.737mm) from Top Layer to Bottom Layer And Via (71.628mm,55.371mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Via (95.97mm,36.468mm) from Top Layer to Bottom Layer And Via (96.623mm,36.473mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.069mm] / [Bottom Solder] Mask Sliver [0.069mm]
Rule Violations :190

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Arc (1.88mm,26.238mm) on Top Overlay And Pad F1-1(2.98mm,24.638mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Arc (11.049mm,9.318mm) on Top Overlay And Pad U2-6(10.922mm,8.294mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (70.95mm,16.832mm) on Top Overlay And Pad Q5-2(70.95mm,15.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (70.95mm,20.642mm) on Top Overlay And Pad Q6-2(70.95mm,19.782mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Arc (70.962mm,24.497mm) on Top Overlay And Pad Q7-2(70.95mm,23.592mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (70.962mm,28.307mm) on Top Overlay And Pad Q8-2(70.962mm,27.447mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (70.962mm,32.117mm) on Top Overlay And Pad Q10-2(70.962mm,31.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Arc (94.76mm,17.017mm) on Top Overlay And Pad Q11-2(94.76mm,17.872mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (94.76mm,20.822mm) on Top Overlay And Pad Q13-2(94.76mm,21.682mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Arc (94.76mm,24.632mm) on Top Overlay And Pad Q16-2(94.76mm,25.492mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Arc (94.76mm,28.442mm) on Top Overlay And Pad Q15-2(94.771mm,29.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Arc (94.771mm,32.245mm) on Top Overlay And Pad Q14-2(94.76mm,33.112mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad 9-12VDC-3(5.842mm,53.467mm) on Multi-Layer And Track (-4.958mm,53.767mm)(3.592mm,53.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad 9-12VDC-3(5.842mm,53.467mm) on Multi-Layer And Track (8.092mm,53.767mm)(9.342mm,53.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C10-1(27.13mm,23.287mm) on Top Layer And Track (27.73mm,22.737mm)(28.33mm,22.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C10-1(27.13mm,23.287mm) on Top Layer And Track (27.73mm,23.837mm)(28.33mm,23.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C10-2(28.92mm,23.287mm) on Top Layer And Track (27.73mm,22.737mm)(28.33mm,22.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C10-2(28.92mm,23.287mm) on Top Layer And Track (27.73mm,23.837mm)(28.33mm,23.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C1-1(33.528mm,65.532mm) on Top Layer And Track (32.978mm,64.332mm)(32.978mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C1-1(33.528mm,65.532mm) on Top Layer And Track (34.078mm,64.932mm)(34.078mm,64.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C1-2(33.528mm,63.742mm) on Top Layer And Track (32.978mm,64.332mm)(32.978mm,64.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C1-2(33.528mm,63.742mm) on Top Layer And Track (34.078mm,64.932mm)(34.078mm,64.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C12-1(21.299mm,19.731mm) on Top Layer And Track (20.749mm,18.531mm)(20.749mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C12-1(21.299mm,19.731mm) on Top Layer And Track (21.849mm,18.531mm)(21.849mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C12-2(21.299mm,17.941mm) on Top Layer And Track (20.749mm,18.531mm)(20.749mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C12-2(21.299mm,17.941mm) on Top Layer And Track (21.849mm,18.531mm)(21.849mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C13-1(23.458mm,19.731mm) on Top Layer And Track (22.908mm,18.531mm)(22.908mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C13-1(23.458mm,19.731mm) on Top Layer And Track (24.008mm,18.531mm)(24.008mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C13-2(23.458mm,17.941mm) on Top Layer And Track (22.908mm,18.531mm)(22.908mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C13-2(23.458mm,17.941mm) on Top Layer And Track (24.008mm,18.531mm)(24.008mm,19.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C14-1(12.711mm,20.566mm) on Top Layer And Track (11.511mm,20.016mm)(12.111mm,20.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C14-1(12.711mm,20.566mm) on Top Layer And Track (11.511mm,21.116mm)(12.111mm,21.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C14-2(10.921mm,20.566mm) on Top Layer And Track (11.511mm,20.016mm)(12.111mm,20.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C14-2(10.921mm,20.566mm) on Top Layer And Track (11.511mm,21.116mm)(12.111mm,21.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C15-1(18.923mm,7.251mm) on Top Layer And Track (18.373mm,6.051mm)(18.373mm,6.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C15-1(18.923mm,7.251mm) on Top Layer And Track (19.473mm,6.051mm)(19.473mm,6.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C15-2(18.923mm,5.461mm) on Top Layer And Track (18.373mm,6.051mm)(18.373mm,6.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C15-2(18.923mm,5.461mm) on Top Layer And Track (19.473mm,6.051mm)(19.473mm,6.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C16-1(12.711mm,18.788mm) on Top Layer And Track (11.511mm,18.238mm)(12.111mm,18.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C16-1(12.711mm,18.788mm) on Top Layer And Track (11.511mm,19.338mm)(12.111mm,19.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C16-2(10.921mm,18.788mm) on Top Layer And Track (11.511mm,18.238mm)(12.111mm,18.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C16-2(10.921mm,18.788mm) on Top Layer And Track (11.511mm,19.338mm)(12.111mm,19.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C17-1(18.923mm,2.413mm) on Top Layer And Track (18.373mm,3.013mm)(18.373mm,3.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C17-1(18.923mm,2.413mm) on Top Layer And Track (19.473mm,3.013mm)(19.473mm,3.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C17-2(18.923mm,4.203mm) on Top Layer And Track (18.373mm,3.013mm)(18.373mm,3.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C17-2(18.923mm,4.203mm) on Top Layer And Track (19.473mm,3.013mm)(19.473mm,3.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C18-1(16.256mm,12.33mm) on Top Layer And Track (15.706mm,11.73mm)(15.706mm,11.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C18-1(16.256mm,12.33mm) on Top Layer And Track (16.806mm,11.13mm)(16.806mm,11.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C18-2(16.256mm,10.54mm) on Top Layer And Track (15.706mm,11.73mm)(15.706mm,11.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C18-2(16.256mm,10.54mm) on Top Layer And Track (16.806mm,11.13mm)(16.806mm,11.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C19-1(10.287mm,10.414mm) on Top Layer And Track (10.837mm,11.014mm)(10.837mm,11.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C19-1(10.287mm,10.414mm) on Top Layer And Track (9.737mm,11.014mm)(9.737mm,11.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C19-2(10.287mm,12.204mm) on Top Layer And Track (10.837mm,11.014mm)(10.837mm,11.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C19-2(10.287mm,12.204mm) on Top Layer And Track (9.737mm,11.014mm)(9.737mm,11.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(5.207mm,50.046mm) on Top Layer And Track (3.032mm,50.771mm)(3.957mm,50.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(5.207mm,50.046mm) on Top Layer And Track (6.457mm,50.771mm)(7.382mm,50.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(5.207mm,44.696mm) on Top Layer And Track (1.807mm,43.971mm)(3.957mm,43.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(5.207mm,44.696mm) on Top Layer And Track (6.457mm,43.971mm)(8.607mm,43.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C21-1(12.608mm,53.086mm) on Top Layer And Track (11.408mm,52.536mm)(12.008mm,52.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C21-1(12.608mm,53.086mm) on Top Layer And Track (11.408mm,53.636mm)(12.008mm,53.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C21-2(10.818mm,53.086mm) on Top Layer And Track (11.408mm,52.536mm)(12.008mm,52.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C21-2(10.818mm,53.086mm) on Top Layer And Track (11.408mm,53.636mm)(12.008mm,53.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(13.081mm,50.054mm) on Top Layer And Track (10.906mm,50.779mm)(11.831mm,50.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(13.081mm,50.054mm) on Top Layer And Track (14.331mm,50.779mm)(15.256mm,50.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(13.081mm,44.704mm) on Top Layer And Track (14.331mm,43.979mm)(16.481mm,43.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(13.081mm,44.704mm) on Top Layer And Track (9.681mm,43.979mm)(11.831mm,43.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C23-1(13.856mm,53.086mm) on Top Layer And Track (14.456mm,52.536mm)(15.056mm,52.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C23-1(13.856mm,53.086mm) on Top Layer And Track (14.456mm,53.636mm)(15.056mm,53.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C23-2(15.646mm,53.086mm) on Top Layer And Track (14.456mm,52.536mm)(15.056mm,52.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C23-2(15.646mm,53.086mm) on Top Layer And Track (14.456mm,53.636mm)(15.056mm,53.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C24-1(13.978mm,30.149mm) on Top Layer And Track (13.428mm,29.549mm)(13.428mm,28.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C24-1(13.978mm,30.149mm) on Top Layer And Track (14.528mm,29.549mm)(14.528mm,28.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C24-2(13.978mm,28.359mm) on Top Layer And Track (13.428mm,29.549mm)(13.428mm,28.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C24-2(13.978mm,28.359mm) on Top Layer And Track (14.528mm,29.549mm)(14.528mm,28.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C25-1(73.03mm,58.045mm) on Top Layer And Track (72.48mm,58.645mm)(72.48mm,59.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C25-1(73.03mm,58.045mm) on Top Layer And Track (73.58mm,58.645mm)(73.58mm,59.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C25-2(73.03mm,59.835mm) on Top Layer And Track (72.48mm,58.645mm)(72.48mm,59.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C25-2(73.03mm,59.835mm) on Top Layer And Track (73.58mm,58.645mm)(73.58mm,59.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C4-1(21.211mm,42.006mm) on Top Layer And Track (20.011mm,41.456mm)(20.611mm,41.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C4-1(21.211mm,42.006mm) on Top Layer And Track (20.011mm,42.556mm)(20.611mm,42.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C4-2(19.421mm,42.006mm) on Top Layer And Track (20.011mm,41.456mm)(20.611mm,41.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C4-2(19.421mm,42.006mm) on Top Layer And Track (20.011mm,42.556mm)(20.611mm,42.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C5-1(32.512mm,35.041mm) on Top Layer And Track (31.962mm,35.641mm)(31.962mm,36.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C5-1(32.512mm,35.041mm) on Top Layer And Track (33.062mm,35.641mm)(33.062mm,36.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C5-2(32.512mm,36.831mm) on Top Layer And Track (31.962mm,35.641mm)(31.962mm,36.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C5-2(32.512mm,36.831mm) on Top Layer And Track (33.062mm,35.641mm)(33.062mm,36.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C6-1(16.383mm,29.856mm) on Top Layer And Track (15.833mm,28.656mm)(15.833mm,29.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C6-1(16.383mm,29.856mm) on Top Layer And Track (16.933mm,28.656mm)(16.933mm,29.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C6-2(16.383mm,28.066mm) on Top Layer And Track (15.833mm,28.656mm)(15.833mm,29.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C6-2(16.383mm,28.066mm) on Top Layer And Track (16.933mm,28.656mm)(16.933mm,29.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C7-1(32.512mm,27.547mm) on Top Layer And Track (31.962mm,28.147mm)(31.962mm,28.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C7-1(32.512mm,27.547mm) on Top Layer And Track (33.062mm,28.747mm)(33.062mm,28.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C7-2(32.512mm,29.337mm) on Top Layer And Track (31.962mm,28.147mm)(31.962mm,28.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C7-2(32.512mm,29.337mm) on Top Layer And Track (33.062mm,28.747mm)(33.062mm,28.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C8-1(21.211mm,40.228mm) on Top Layer And Track (20.011mm,39.678mm)(20.611mm,39.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C8-1(21.211mm,40.228mm) on Top Layer And Track (20.011mm,40.778mm)(20.611mm,40.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C8-2(19.421mm,40.228mm) on Top Layer And Track (20.011mm,39.678mm)(20.611mm,39.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C8-2(19.421mm,40.228mm) on Top Layer And Track (20.011mm,40.778mm)(20.611mm,40.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C9-1(27.141mm,21.509mm) on Top Layer And Track (27.741mm,20.959mm)(28.341mm,20.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad C9-1(27.141mm,21.509mm) on Top Layer And Track (27.741mm,22.059mm)(28.341mm,22.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C9-2(28.931mm,21.509mm) on Top Layer And Track (27.741mm,20.959mm)(28.341mm,20.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C9-2(28.931mm,21.509mm) on Top Layer And Track (27.741mm,22.059mm)(28.341mm,22.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad CBAT-1(15.991mm,26.543mm) on Top Layer And Track (16.591mm,25.993mm)(17.191mm,25.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad CBAT-1(15.991mm,26.543mm) on Top Layer And Track (16.591mm,27.093mm)(17.191mm,27.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad CBAT-2(17.781mm,26.543mm) on Top Layer And Track (16.591mm,25.993mm)(17.191mm,25.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad CBAT-2(17.781mm,26.543mm) on Top Layer And Track (16.591mm,27.093mm)(17.191mm,27.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D1-1(13.109mm,24.638mm) on Top Layer And Track (14.605mm,23.317mm)(14.605mm,25.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D2-1(15.294mm,61.341mm) on Top Layer And Track (16.79mm,60.02mm)(16.79mm,62.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad Designator36-0(4.953mm,35.228mm) on Multi-Layer And Track (3.188mm,35.766mm)(7.988mm,35.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Designator36-0(5.588mm,35.863mm) on Multi-Layer And Track (3.188mm,35.766mm)(7.988mm,35.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad Designator36-0(6.223mm,35.228mm) on Multi-Layer And Track (3.188mm,35.766mm)(7.988mm,35.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad F1-1(2.98mm,24.638mm) on Top Layer And Track (3.98mm,23.038mm)(6.18mm,23.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad F1-1(2.98mm,24.638mm) on Top Layer And Track (3.98mm,26.238mm)(6.18mm,26.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad F1-2(7.18mm,24.638mm) on Top Layer And Track (3.98mm,23.038mm)(6.18mm,23.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad F1-2(7.18mm,24.638mm) on Top Layer And Track (3.98mm,26.238mm)(6.18mm,26.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad ON-1(12.065mm,55.207mm) on Top Layer And Track (12.065mm,56.071mm)(12.065mm,56.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad ON-2(12.065mm,57.307mm) on Top Layer And Track (11.557mm,56.452mm)(12.573mm,56.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad ON-2(12.065mm,57.307mm) on Top Layer And Track (12.065mm,56.071mm)(12.065mm,56.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC0-1(74.676mm,21.624mm) on Top Layer And Track (74.676mm,20.379mm)(74.676mm,20.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC0-2(74.676mm,19.524mm) on Top Layer And Track (74.168mm,20.379mm)(75.184mm,20.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC0-2(74.676mm,19.524mm) on Top Layer And Track (74.676mm,20.379mm)(74.676mm,20.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC10-1(78.803mm,31.969mm) on Top Layer And Track (77.558mm,31.969mm)(77.939mm,31.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC10-2(76.703mm,31.969mm) on Top Layer And Track (77.558mm,31.461mm)(77.558mm,32.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC10-2(76.703mm,31.969mm) on Top Layer And Track (77.558mm,31.969mm)(77.939mm,31.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC1-1(76.581mm,21.624mm) on Top Layer And Track (76.581mm,20.379mm)(76.581mm,20.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC11-1(78.807mm,30.064mm) on Top Layer And Track (77.562mm,30.064mm)(77.943mm,30.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC11-2(76.707mm,30.064mm) on Top Layer And Track (77.562mm,29.556mm)(77.562mm,30.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC11-2(76.707mm,30.064mm) on Top Layer And Track (77.562mm,30.064mm)(77.943mm,30.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC1-2(76.581mm,19.524mm) on Top Layer And Track (76.073mm,20.379mm)(77.089mm,20.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC1-2(76.581mm,19.524mm) on Top Layer And Track (76.581mm,20.379mm)(76.581mm,20.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC2-1(78.486mm,21.628mm) on Top Layer And Track (78.486mm,20.384mm)(78.486mm,20.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC2-2(78.486mm,19.528mm) on Top Layer And Track (77.978mm,20.384mm)(78.994mm,20.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC2-2(78.486mm,19.528mm) on Top Layer And Track (78.486mm,20.384mm)(78.486mm,20.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC3-1(87.062mm,17.575mm) on Top Layer And Track (87.925mm,17.575mm)(88.306mm,17.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC3-2(89.162mm,17.575mm) on Top Layer And Track (87.925mm,17.575mm)(88.306mm,17.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC3-2(89.162mm,17.575mm) on Top Layer And Track (88.306mm,17.067mm)(88.306mm,18.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC4-1(87.026mm,19.46mm) on Top Layer And Track (87.89mm,19.46mm)(88.271mm,19.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC4-2(89.126mm,19.46mm) on Top Layer And Track (87.89mm,19.46mm)(88.271mm,19.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC4-2(89.126mm,19.46mm) on Top Layer And Track (88.271mm,18.952mm)(88.271mm,19.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC5-1(87.041mm,21.385mm) on Top Layer And Track (87.905mm,21.385mm)(88.286mm,21.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC5-2(89.141mm,21.385mm) on Top Layer And Track (87.905mm,21.385mm)(88.286mm,21.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC5-2(89.141mm,21.385mm) on Top Layer And Track (88.286mm,20.877mm)(88.286mm,21.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC6-1(91.128mm,29.966mm) on Top Layer And Track (91.128mm,30.829mm)(91.128mm,31.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC6-2(91.128mm,32.066mm) on Top Layer And Track (90.62mm,31.21mm)(91.636mm,31.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC6-2(91.128mm,32.066mm) on Top Layer And Track (91.128mm,30.829mm)(91.128mm,31.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC7-1(89.228mm,29.95mm) on Top Layer And Track (89.228mm,30.814mm)(89.228mm,31.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC7-2(89.228mm,32.05mm) on Top Layer And Track (88.72mm,31.195mm)(89.736mm,31.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC7-2(89.228mm,32.05mm) on Top Layer And Track (89.228mm,30.814mm)(89.228mm,31.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC8-1(87.316mm,29.957mm) on Top Layer And Track (87.316mm,30.82mm)(87.316mm,31.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC8-2(87.316mm,32.057mm) on Top Layer And Track (86.808mm,31.201mm)(87.824mm,31.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC8-2(87.316mm,32.057mm) on Top Layer And Track (87.316mm,30.82mm)(87.316mm,31.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad PC9-1(78.807mm,33.891mm) on Top Layer And Track (77.562mm,33.891mm)(77.943mm,33.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC9-2(76.707mm,33.891mm) on Top Layer And Track (77.562mm,33.383mm)(77.562mm,34.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad PC9-2(76.707mm,33.891mm) on Top Layer And Track (77.562mm,33.891mm)(77.943mm,33.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(42.661mm,40.513mm) on Top Layer And Track (43.461mm,39.938mm)(43.661mm,39.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(42.661mm,40.513mm) on Top Layer And Track (43.461mm,41.088mm)(43.661mm,41.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(44.461mm,40.513mm) on Top Layer And Track (43.461mm,39.938mm)(43.661mm,39.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(44.461mm,40.513mm) on Top Layer And Track (43.461mm,41.088mm)(43.661mm,41.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(16.189mm,18.631mm) on Top Layer And Track (15.614mm,19.431mm)(15.614mm,19.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(16.189mm,18.631mm) on Top Layer And Track (16.764mm,19.431mm)(16.764mm,19.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(42.661mm,46.228mm) on Top Layer And Track (43.461mm,45.653mm)(43.661mm,45.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(42.661mm,46.228mm) on Top Layer And Track (43.461mm,46.803mm)(43.661mm,46.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(44.461mm,46.228mm) on Top Layer And Track (43.461mm,45.653mm)(43.661mm,45.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(44.461mm,46.228mm) on Top Layer And Track (43.461mm,46.803mm)(43.661mm,46.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(16.189mm,20.431mm) on Top Layer And Track (15.614mm,19.431mm)(15.614mm,19.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(16.189mm,20.431mm) on Top Layer And Track (16.764mm,19.431mm)(16.764mm,19.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(42.661mm,48.133mm) on Top Layer And Track (43.461mm,47.558mm)(43.661mm,47.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(42.661mm,48.133mm) on Top Layer And Track (43.461mm,48.708mm)(43.661mm,48.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(44.461mm,48.133mm) on Top Layer And Track (43.461mm,47.558mm)(43.661mm,47.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(44.461mm,48.133mm) on Top Layer And Track (43.461mm,48.708mm)(43.661mm,48.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(42.661mm,50.038mm) on Top Layer And Track (43.461mm,49.463mm)(43.661mm,49.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(42.661mm,50.038mm) on Top Layer And Track (43.461mm,50.613mm)(43.661mm,50.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(44.461mm,50.038mm) on Top Layer And Track (43.461mm,49.463mm)(43.661mm,49.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(44.461mm,50.038mm) on Top Layer And Track (43.461mm,50.613mm)(43.661mm,50.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(42.661mm,51.943mm) on Top Layer And Track (43.461mm,51.368mm)(43.661mm,51.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(42.661mm,51.943mm) on Top Layer And Track (43.461mm,52.518mm)(43.661mm,52.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(44.461mm,51.943mm) on Top Layer And Track (43.461mm,51.368mm)(43.661mm,51.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(44.461mm,51.943mm) on Top Layer And Track (43.461mm,52.518mm)(43.661mm,52.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(32.998mm,11.176mm) on Top Layer And Track (33.798mm,10.601mm)(33.998mm,10.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(32.998mm,11.176mm) on Top Layer And Track (33.798mm,11.751mm)(33.998mm,11.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(34.798mm,11.176mm) on Top Layer And Track (33.798mm,10.601mm)(33.998mm,10.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(34.798mm,11.176mm) on Top Layer And Track (33.798mm,11.751mm)(33.998mm,11.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(32.998mm,9.271mm) on Top Layer And Track (33.798mm,8.696mm)(33.998mm,8.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(32.998mm,9.271mm) on Top Layer And Track (33.798mm,9.846mm)(33.998mm,9.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(34.798mm,9.271mm) on Top Layer And Track (33.798mm,8.696mm)(33.998mm,8.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(34.798mm,9.271mm) on Top Layer And Track (33.798mm,9.846mm)(33.998mm,9.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-1(33.002mm,7.369mm) on Top Layer And Track (33.802mm,6.794mm)(34.002mm,6.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-1(33.002mm,7.369mm) on Top Layer And Track (33.802mm,7.944mm)(34.002mm,7.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-2(34.802mm,7.369mm) on Top Layer And Track (33.802mm,6.794mm)(34.002mm,6.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-2(34.802mm,7.369mm) on Top Layer And Track (33.802mm,7.944mm)(34.002mm,7.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(14.284mm,20.431mm) on Top Layer And Track (13.709mm,19.431mm)(13.709mm,19.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(14.284mm,20.431mm) on Top Layer And Track (14.859mm,19.631mm)(14.859mm,19.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(33.009mm,5.461mm) on Top Layer And Track (33.809mm,4.886mm)(34.009mm,4.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(33.009mm,5.461mm) on Top Layer And Track (33.809mm,6.036mm)(34.009mm,6.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(34.809mm,5.461mm) on Top Layer And Track (33.809mm,4.886mm)(34.009mm,4.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(34.809mm,5.461mm) on Top Layer And Track (33.809mm,6.036mm)(34.009mm,6.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(14.284mm,18.631mm) on Top Layer And Track (13.709mm,19.431mm)(13.709mm,19.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(14.284mm,18.631mm) on Top Layer And Track (14.859mm,19.631mm)(14.859mm,19.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(76.835mm,58.019mm) on Top Layer And Track (76.26mm,59.019mm)(76.26mm,58.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(76.835mm,58.019mm) on Top Layer And Track (77.41mm,59.019mm)(77.41mm,58.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(76.835mm,59.819mm) on Top Layer And Track (76.26mm,59.019mm)(76.26mm,58.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(76.835mm,59.819mm) on Top Layer And Track (77.41mm,59.019mm)(77.41mm,58.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(74.93mm,59.83mm) on Top Layer And Track (74.355mm,58.83mm)(74.355mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(74.93mm,59.83mm) on Top Layer And Track (75.505mm,59.03mm)(75.505mm,58.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(74.93mm,58.03mm) on Top Layer And Track (74.355mm,58.83mm)(74.355mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(74.93mm,58.03mm) on Top Layer And Track (75.505mm,59.03mm)(75.505mm,58.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(41.249mm,28.765mm) on Top Layer And Track (40.249mm,28.19mm)(40.449mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(41.249mm,28.765mm) on Top Layer And Track (40.249mm,29.34mm)(40.449mm,29.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(39.449mm,28.765mm) on Top Layer And Track (40.249mm,28.19mm)(40.449mm,28.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(39.449mm,28.765mm) on Top Layer And Track (40.249mm,29.34mm)(40.449mm,29.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(73.279mm,52.197mm) on Top Layer And Track (72.279mm,51.622mm)(72.479mm,51.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(73.279mm,52.197mm) on Top Layer And Track (72.279mm,52.772mm)(72.479mm,52.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(71.479mm,52.197mm) on Top Layer And Track (72.279mm,51.622mm)(72.479mm,51.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(71.479mm,52.197mm) on Top Layer And Track (72.279mm,52.772mm)(72.479mm,52.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(65.57mm,59.249mm) on Top Layer And Track (64.57mm,58.674mm)(64.77mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(65.57mm,59.249mm) on Top Layer And Track (64.57mm,59.824mm)(64.77mm,59.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(63.77mm,59.249mm) on Top Layer And Track (64.57mm,58.674mm)(64.77mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(63.77mm,59.249mm) on Top Layer And Track (64.57mm,59.824mm)(64.77mm,59.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(65.57mm,47.819mm) on Top Layer And Track (64.57mm,47.244mm)(64.77mm,47.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(65.57mm,47.819mm) on Top Layer And Track (64.57mm,48.394mm)(64.77mm,48.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(63.77mm,47.819mm) on Top Layer And Track (64.57mm,47.244mm)(64.77mm,47.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(63.77mm,47.819mm) on Top Layer And Track (64.57mm,48.394mm)(64.77mm,48.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(65.57mm,49.724mm) on Top Layer And Track (64.57mm,49.149mm)(64.77mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(65.57mm,49.724mm) on Top Layer And Track (64.57mm,50.299mm)(64.77mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(63.77mm,49.724mm) on Top Layer And Track (64.57mm,49.149mm)(64.77mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(63.77mm,49.724mm) on Top Layer And Track (64.57mm,50.299mm)(64.77mm,50.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(54.24mm,28.702mm) on Top Layer And Track (53.24mm,28.127mm)(53.44mm,28.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(54.24mm,28.702mm) on Top Layer And Track (53.24mm,29.277mm)(53.44mm,29.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(52.44mm,28.702mm) on Top Layer And Track (53.24mm,28.127mm)(53.44mm,28.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(52.44mm,28.702mm) on Top Layer And Track (53.24mm,29.277mm)(53.44mm,29.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(86.625mm,52.197mm) on Top Layer And Track (85.625mm,51.622mm)(85.825mm,51.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(86.625mm,52.197mm) on Top Layer And Track (85.625mm,52.772mm)(85.825mm,52.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(84.825mm,52.197mm) on Top Layer And Track (85.625mm,51.622mm)(85.825mm,51.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(84.825mm,52.197mm) on Top Layer And Track (85.625mm,52.772mm)(85.825mm,52.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(65.57mm,57.344mm) on Top Layer And Track (64.57mm,56.769mm)(64.77mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(65.57mm,57.344mm) on Top Layer And Track (64.57mm,57.919mm)(64.77mm,57.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(63.77mm,57.344mm) on Top Layer And Track (64.57mm,56.769mm)(64.77mm,56.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(63.77mm,57.344mm) on Top Layer And Track (64.57mm,57.919mm)(64.77mm,57.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(65.57mm,55.439mm) on Top Layer And Track (64.57mm,54.864mm)(64.77mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(65.57mm,55.439mm) on Top Layer And Track (64.57mm,56.014mm)(64.77mm,56.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(63.77mm,55.439mm) on Top Layer And Track (64.57mm,54.864mm)(64.77mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(63.77mm,55.439mm) on Top Layer And Track (64.57mm,56.014mm)(64.77mm,56.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(65.57mm,53.534mm) on Top Layer And Track (64.57mm,52.959mm)(64.77mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(65.57mm,53.534mm) on Top Layer And Track (64.57mm,54.109mm)(64.77mm,54.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(63.77mm,53.534mm) on Top Layer And Track (64.57mm,52.959mm)(64.77mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(63.77mm,53.534mm) on Top Layer And Track (64.57mm,54.109mm)(64.77mm,54.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(65.57mm,51.629mm) on Top Layer And Track (64.57mm,51.054mm)(64.77mm,51.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(65.57mm,51.629mm) on Top Layer And Track (64.57mm,52.204mm)(64.77mm,52.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(63.77mm,51.629mm) on Top Layer And Track (64.57mm,51.054mm)(64.77mm,51.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(63.77mm,51.629mm) on Top Layer And Track (64.57mm,52.204mm)(64.77mm,52.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(74.676mm,17.78mm) on Top Layer And Track (74.101mm,16.78mm)(74.101mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(74.676mm,17.78mm) on Top Layer And Track (75.251mm,16.78mm)(75.251mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(74.676mm,15.98mm) on Top Layer And Track (74.101mm,16.78mm)(74.101mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(74.676mm,15.98mm) on Top Layer And Track (75.251mm,16.78mm)(75.251mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(76.581mm,17.78mm) on Top Layer And Track (76.006mm,16.78mm)(76.006mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(76.581mm,17.78mm) on Top Layer And Track (77.156mm,16.98mm)(77.156mm,16.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(76.581mm,15.98mm) on Top Layer And Track (76.006mm,16.78mm)(76.006mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(76.581mm,15.98mm) on Top Layer And Track (77.156mm,16.98mm)(77.156mm,16.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(78.486mm,17.78mm) on Top Layer And Track (77.911mm,16.78mm)(77.911mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(78.486mm,17.78mm) on Top Layer And Track (79.061mm,16.98mm)(79.061mm,16.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(78.486mm,15.98mm) on Top Layer And Track (77.911mm,16.78mm)(77.911mm,16.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(78.486mm,15.98mm) on Top Layer And Track (79.061mm,16.98mm)(79.061mm,16.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(66.043mm,23.241mm) on Top Layer And Track (65.043mm,22.666mm)(65.243mm,22.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(66.043mm,23.241mm) on Top Layer And Track (65.043mm,23.816mm)(65.243mm,23.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(64.243mm,23.241mm) on Top Layer And Track (65.043mm,22.666mm)(65.243mm,22.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(64.243mm,23.241mm) on Top Layer And Track (65.043mm,23.816mm)(65.243mm,23.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(66.043mm,21.336mm) on Top Layer And Track (65.043mm,20.761mm)(65.243mm,20.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(66.043mm,21.336mm) on Top Layer And Track (65.043mm,21.911mm)(65.243mm,21.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(64.243mm,21.336mm) on Top Layer And Track (65.043mm,20.761mm)(65.243mm,20.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(64.243mm,21.336mm) on Top Layer And Track (65.043mm,21.911mm)(65.243mm,21.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(66.043mm,19.431mm) on Top Layer And Track (65.043mm,18.856mm)(65.243mm,18.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(66.043mm,19.431mm) on Top Layer And Track (65.043mm,20.006mm)(65.243mm,20.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(64.243mm,19.431mm) on Top Layer And Track (65.043mm,18.856mm)(65.243mm,18.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(64.243mm,19.431mm) on Top Layer And Track (65.043mm,20.006mm)(65.243mm,20.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(66.043mm,15.621mm) on Top Layer And Track (65.043mm,15.046mm)(65.243mm,15.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(66.043mm,15.621mm) on Top Layer And Track (65.043mm,16.196mm)(65.243mm,16.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(64.243mm,15.621mm) on Top Layer And Track (65.043mm,15.046mm)(65.243mm,15.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(64.243mm,15.621mm) on Top Layer And Track (65.043mm,16.196mm)(65.243mm,16.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(66.043mm,17.526mm) on Top Layer And Track (65.043mm,16.951mm)(65.243mm,16.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(66.043mm,17.526mm) on Top Layer And Track (65.043mm,18.101mm)(65.243mm,18.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(64.243mm,17.526mm) on Top Layer And Track (65.043mm,16.951mm)(65.243mm,16.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(64.243mm,17.526mm) on Top Layer And Track (65.043mm,18.101mm)(65.243mm,18.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(74.959mm,30.064mm) on Top Layer And Track (73.959mm,29.489mm)(74.159mm,29.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(74.959mm,30.064mm) on Top Layer And Track (73.959mm,30.639mm)(74.159mm,30.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(73.159mm,30.064mm) on Top Layer And Track (73.959mm,29.489mm)(74.159mm,29.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(73.159mm,30.064mm) on Top Layer And Track (73.959mm,30.639mm)(74.159mm,30.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-1(90.786mm,17.562mm) on Top Layer And Track (91.586mm,16.987mm)(91.786mm,16.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-1(90.786mm,17.562mm) on Top Layer And Track (91.586mm,18.137mm)(91.786mm,18.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-2(92.586mm,17.562mm) on Top Layer And Track (91.586mm,16.987mm)(91.786mm,16.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R49-2(92.586mm,17.562mm) on Top Layer And Track (91.586mm,18.137mm)(91.786mm,18.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-1(65.57mm,45.914mm) on Top Layer And Track (64.57mm,45.339mm)(64.77mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-1(65.57mm,45.914mm) on Top Layer And Track (64.57mm,46.489mm)(64.77mm,46.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-2(63.77mm,45.914mm) on Top Layer And Track (64.57mm,45.339mm)(64.77mm,45.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R50-2(63.77mm,45.914mm) on Top Layer And Track (64.57mm,46.489mm)(64.77mm,46.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(14.412mm,14.109mm) on Top Layer And Track (13.837mm,14.909mm)(13.837mm,15.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(14.412mm,14.109mm) on Top Layer And Track (14.987mm,14.909mm)(14.987mm,15.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-1(66.051mm,25.146mm) on Top Layer And Track (65.051mm,24.571mm)(65.251mm,24.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-1(66.051mm,25.146mm) on Top Layer And Track (65.051mm,25.721mm)(65.251mm,25.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-2(64.251mm,25.146mm) on Top Layer And Track (65.051mm,24.571mm)(65.251mm,24.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R51-2(64.251mm,25.146mm) on Top Layer And Track (65.051mm,25.721mm)(65.251mm,25.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(14.412mm,15.909mm) on Top Layer And Track (13.837mm,14.909mm)(13.837mm,15.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(14.412mm,15.909mm) on Top Layer And Track (14.987mm,14.909mm)(14.987mm,15.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-1(74.959mm,31.969mm) on Top Layer And Track (73.959mm,31.394mm)(74.159mm,31.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-1(74.959mm,31.969mm) on Top Layer And Track (73.959mm,32.544mm)(74.159mm,32.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-2(73.159mm,31.969mm) on Top Layer And Track (73.959mm,31.394mm)(74.159mm,31.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R52-2(73.159mm,31.969mm) on Top Layer And Track (73.959mm,32.544mm)(74.159mm,32.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-1(90.786mm,19.467mm) on Top Layer And Track (91.586mm,18.892mm)(91.786mm,18.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-1(90.786mm,19.467mm) on Top Layer And Track (91.586mm,20.042mm)(91.786mm,20.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-2(92.586mm,19.467mm) on Top Layer And Track (91.586mm,18.892mm)(91.786mm,18.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R53-2(92.586mm,19.467mm) on Top Layer And Track (91.586mm,20.042mm)(91.786mm,20.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-1(65.57mm,44.009mm) on Top Layer And Track (64.57mm,43.434mm)(64.77mm,43.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-1(65.57mm,44.009mm) on Top Layer And Track (64.57mm,44.584mm)(64.77mm,44.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-2(63.77mm,44.009mm) on Top Layer And Track (64.57mm,43.434mm)(64.77mm,43.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R54-2(63.77mm,44.009mm) on Top Layer And Track (64.57mm,44.584mm)(64.77mm,44.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-1(65.569mm,36.382mm) on Top Layer And Track (64.569mm,35.807mm)(64.769mm,35.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-1(65.569mm,36.382mm) on Top Layer And Track (64.569mm,36.957mm)(64.769mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-2(63.769mm,36.382mm) on Top Layer And Track (64.569mm,35.807mm)(64.769mm,35.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R55-2(63.769mm,36.382mm) on Top Layer And Track (64.569mm,36.957mm)(64.769mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-1(74.954mm,33.891mm) on Top Layer And Track (73.954mm,33.316mm)(74.154mm,33.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-1(74.954mm,33.891mm) on Top Layer And Track (73.954mm,34.466mm)(74.154mm,34.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-2(73.154mm,33.891mm) on Top Layer And Track (73.954mm,33.316mm)(74.154mm,33.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R56-2(73.154mm,33.891mm) on Top Layer And Track (73.954mm,34.466mm)(74.154mm,34.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R57-1(90.786mm,21.372mm) on Top Layer And Track (91.586mm,20.797mm)(91.786mm,20.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R57-1(90.786mm,21.372mm) on Top Layer And Track (91.586mm,21.947mm)(91.786mm,21.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R57-2(92.586mm,21.372mm) on Top Layer And Track (91.586mm,20.797mm)(91.786mm,20.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R57-2(92.586mm,21.372mm) on Top Layer And Track (91.586mm,21.947mm)(91.786mm,21.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R58-1(87.319mm,33.598mm) on Top Layer And Track (86.744mm,34.398mm)(86.744mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R58-1(87.319mm,33.598mm) on Top Layer And Track (87.894mm,34.398mm)(87.894mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R58-2(87.319mm,35.398mm) on Top Layer And Track (86.744mm,34.398mm)(86.744mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R58-2(87.319mm,35.398mm) on Top Layer And Track (87.894mm,34.398mm)(87.894mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R59-1(89.224mm,33.598mm) on Top Layer And Track (88.649mm,34.598mm)(88.649mm,34.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R59-1(89.224mm,33.598mm) on Top Layer And Track (89.799mm,34.398mm)(89.799mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R59-2(89.224mm,35.398mm) on Top Layer And Track (88.649mm,34.598mm)(88.649mm,34.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R59-2(89.224mm,35.398mm) on Top Layer And Track (89.799mm,34.398mm)(89.799mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R60-1(91.129mm,33.598mm) on Top Layer And Track (90.554mm,34.398mm)(90.554mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R60-1(91.129mm,33.598mm) on Top Layer And Track (91.704mm,34.398mm)(91.704mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R60-2(91.129mm,35.398mm) on Top Layer And Track (90.554mm,34.398mm)(90.554mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R60-2(91.129mm,35.398mm) on Top Layer And Track (91.704mm,34.398mm)(91.704mm,34.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(13.832mm,55.499mm) on Top Layer And Track (14.632mm,54.924mm)(14.832mm,54.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(13.832mm,55.499mm) on Top Layer And Track (14.632mm,56.074mm)(14.832mm,56.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R61-1(65.57mm,42.104mm) on Top Layer And Track (64.57mm,41.529mm)(64.77mm,41.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R61-1(65.57mm,42.104mm) on Top Layer And Track (64.57mm,42.679mm)(64.77mm,42.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R61-2(63.77mm,42.104mm) on Top Layer And Track (64.57mm,41.529mm)(64.77mm,41.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R61-2(63.77mm,42.104mm) on Top Layer And Track (64.57mm,42.679mm)(64.77mm,42.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(15.632mm,55.499mm) on Top Layer And Track (14.632mm,54.924mm)(14.832mm,54.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(15.632mm,55.499mm) on Top Layer And Track (14.632mm,56.074mm)(14.832mm,56.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R62-1(65.57mm,40.199mm) on Top Layer And Track (64.57mm,39.624mm)(64.77mm,39.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R62-1(65.57mm,40.199mm) on Top Layer And Track (64.57mm,40.774mm)(64.77mm,40.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R62-2(63.77mm,40.199mm) on Top Layer And Track (64.57mm,39.624mm)(64.77mm,39.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R62-2(63.77mm,40.199mm) on Top Layer And Track (64.57mm,40.774mm)(64.77mm,40.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R63-1(65.57mm,38.294mm) on Top Layer And Track (64.57mm,37.719mm)(64.77mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R63-1(65.57mm,38.294mm) on Top Layer And Track (64.57mm,38.869mm)(64.77mm,38.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R63-2(63.77mm,38.294mm) on Top Layer And Track (64.57mm,37.719mm)(64.77mm,37.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R63-2(63.77mm,38.294mm) on Top Layer And Track (64.57mm,38.869mm)(64.77mm,38.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(42.661mm,53.848mm) on Top Layer And Track (43.461mm,53.273mm)(43.661mm,53.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(42.661mm,53.848mm) on Top Layer And Track (43.461mm,54.423mm)(43.661mm,54.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(44.461mm,53.848mm) on Top Layer And Track (43.461mm,53.273mm)(43.661mm,53.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(44.461mm,53.848mm) on Top Layer And Track (43.461mm,54.423mm)(43.661mm,54.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(42.661mm,44.323mm) on Top Layer And Track (43.461mm,43.748mm)(43.661mm,43.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(42.661mm,44.323mm) on Top Layer And Track (43.461mm,44.898mm)(43.661mm,44.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(44.461mm,44.323mm) on Top Layer And Track (43.461mm,43.748mm)(43.661mm,43.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(44.461mm,44.323mm) on Top Layer And Track (43.461mm,44.898mm)(43.661mm,44.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(42.661mm,42.418mm) on Top Layer And Track (43.461mm,41.843mm)(43.661mm,41.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(42.661mm,42.418mm) on Top Layer And Track (43.461mm,42.993mm)(43.661mm,42.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(44.461mm,42.418mm) on Top Layer And Track (43.461mm,41.843mm)(43.661mm,41.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(44.461mm,42.418mm) on Top Layer And Track (43.461mm,42.993mm)(43.661mm,42.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad REXT-1(25.49mm,21.498mm) on Top Layer And Track (24.915mm,22.498mm)(24.915mm,22.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad REXT-1(25.49mm,21.498mm) on Top Layer And Track (26.065mm,22.298mm)(26.065mm,22.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad REXT-2(25.49mm,23.298mm) on Top Layer And Track (24.915mm,22.498mm)(24.915mm,22.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad REXT-2(25.49mm,23.298mm) on Top Layer And Track (26.065mm,22.298mm)(26.065mm,22.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U-1(8.938mm,36.826mm) on Top Layer And Track (7.988mm,35.766mm)(7.988mm,42.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U-2(8.938mm,39.116mm) on Top Layer And Track (7.988mm,35.766mm)(7.988mm,42.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U-3(8.938mm,41.406mm) on Top Layer And Track (7.988mm,35.766mm)(7.988mm,42.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U-4(2.238mm,39.116mm) on Top Layer And Track (3.188mm,35.766mm)(3.188mm,42.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad USB_LED-1(16.238mm,16.212mm) on Top Layer And Track (16.238mm,14.967mm)(16.238mm,15.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad USB_LED-2(16.238mm,14.112mm) on Top Layer And Track (15.73mm,14.967mm)(16.746mm,14.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad USB_LED-2(16.238mm,14.112mm) on Top Layer And Track (16.238mm,14.967mm)(16.238mm,15.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
Rule Violations :377

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1321
Waived Violations : 0
PCB Health Issues : 0
Time Elapsed        : 00:00:03