Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  2 14:02:10 2019
| Host         : LAPTOP-49J758SJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LAB7_control_sets_placed.rpt
| Design       : LAB7
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            1 |
| No           | No                    | Yes                    |              36 |           19 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+-----------------------+------------------+----------------+
|      Clock Signal      | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+---------------+-----------------------+------------------+----------------+
|  uut11/stored_reg[2]_P |               | uut11/stored_reg[2]_C |                1 |              1 |
|  uut11/stored_reg[0]_P |               | uut11/stored_reg[0]_C |                1 |              1 |
|  uut11/stored_reg[1]_P |               | uut11/stored_reg[1]_C |                1 |              1 |
|  uut11/stored_reg[3]_P |               | uut11/stored_reg[3]_C |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[2]_P |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[0]_C |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[0]_P |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[2]_C |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[1]_C |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[1]_P |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[3]_C |                1 |              1 |
|  uut1/clk              |               | uut11/stored_reg[3]_P |                1 |              1 |
|  uut1/clk              |               | reset_IBUF            |                1 |              4 |
|  equal_IBUF_BUFG       |               | reset_IBUF            |                3 |              5 |
|  clk_100M_IBUF_BUFG    |               |                       |                1 |              7 |
|  clk_100M_IBUF_BUFG    |               | reset_IBUF            |                7 |             19 |
+------------------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


