Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LA_dig
Version: P-2019.03
Date   : Fri May  1 23:44:28 2020
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iDIG/iCH1smpl/ff5xL_reg
              (falling edge-triggered flip-flop clocked by smpl_clk)
  Endpoint: iDIG/iTRG/iProt/iUARTprot/shift_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (fall edge)                              3.50       3.50
  clock network delay (ideal)                             0.00       3.50
  iDIG/iCH1smpl/ff5xL_reg/CLK (DFFNX1_RVT)                0.00       3.50 f
  iDIG/iCH1smpl/ff5xL_reg/Q (DFFNX1_RVT)                  0.14       3.64 r
  U298/Y (AO22X1_RVT)                                     0.09       3.73 r
  iDIG/iTRG/iProt/iUARTprot/shift_reg_reg[8]/D (DFFX1_RVT)
                                                          0.01       3.74 r
  data arrival time                                                  3.74

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.20       3.80
  iDIG/iTRG/iProt/iUARTprot/shift_reg_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       3.80 r
  library setup time                                     -0.05       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: iCLKRST/decimator_cnt_reg[0]
              (falling edge-triggered flip-flop clocked by clk400MHz)
  Endpoint: iCLKRST/decimator_cnt_reg[9]
            (falling edge-triggered flip-flop clocked by clk400MHz)
  Path Group: clk400MHz
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk400MHz (fall edge)                             0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  iCLKRST/decimator_cnt_reg[0]/CLK (DFFNX1_RVT)           0.00       0.50 f
  iCLKRST/decimator_cnt_reg[0]/Q (DFFNX1_RVT)             0.14       0.64 r
  U860/Y (NAND3X0_RVT)                                    0.09       0.73 f
  U856/Y (OR3X1_RVT)                                      0.10       0.83 f
  U852/Y (OR3X1_RVT)                                      0.08       0.91 f
  U850/Y (NOR2X0_RVT)                                     0.10       1.01 r
  U848/Y (NAND2X0_RVT)                                    0.05       1.06 f
  U1000/Y (XOR2X1_RVT)                                    0.09       1.15 f
  U847/Y (AND2X1_RVT)                                     0.06       1.21 f
  iCLKRST/decimator_cnt_reg[9]/D (DFFNX1_RVT)             0.01       1.22 f
  data arrival time                                                  1.22

  clock clk400MHz (fall edge)                             1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  iCLKRST/decimator_cnt_reg[9]/CLK (DFFNX1_RVT)           0.00       1.50 f
  library setup time                                     -0.07       1.43
  data required time                                                 1.43
  --------------------------------------------------------------------------
  data required time                                                 1.43
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: CH1H (input port clocked by smpl_clk)
  Endpoint: iDIG/iCH1smpl/ff1xH_reg
            (falling edge-triggered flip-flop clocked by smpl_clk)
  Path Group: smpl_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (fall edge)                              0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  input external delay                                    0.25       0.75 f
  CH1H (in)                                               0.00       0.75 f
  iDIG/iCH1smpl/ff1xH_reg/D (DFFNX1_RVT)                  0.01       0.77 f
  data arrival time                                                  0.77

  clock smpl_clk (fall edge)                              1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  iDIG/iCH1smpl/ff1xH_reg/CLK (DFFNX1_RVT)                0.00       1.50 f
  library setup time                                     -0.06       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


1
