@W: CL240 :"C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mult4bit00\famu00.vhd":13:3:13:7|Signal Cmu01 is floating; a simulation mismatch is possible.
@W: CL157 :"C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mult4bit00\topmult4bit00.vhd":14:2:14:3|Output Rm has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

