--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 15 15:27:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets osc_OSC]
            865 items scored, 507 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_225__i2  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_225__i0  (to osc_OSC +)

   Delay:                   8.496ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.496ns data_path \globalClockArea_toggler/timeout_counter_value_225__i2 to \globalClockArea_toggler/timeout_counter_value_225__i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.642ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_225__i2 to \globalClockArea_toggler/timeout_counter_value_225__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_toggler/timeout_counter_value_225__i2 (from osc_OSC)
Route         2   e 1.002                                  \globalClockArea_toggler/timeout_counter_value[2]
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i1052_2_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1193
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1076_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1217
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n12
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1126_4_lut
Route         2   e 0.954                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i41_2_lut
Route        23   e 1.533                                  \globalClockArea_toggler/n70
                  --------
                    8.496  (31.1% logic, 68.9% route), 6 logic levels.


Error:  The following path violates requirements by 3.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_225__i2  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_225__i1  (to osc_OSC +)

   Delay:                   8.496ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.496ns data_path \globalClockArea_toggler/timeout_counter_value_225__i2 to \globalClockArea_toggler/timeout_counter_value_225__i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.642ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_225__i2 to \globalClockArea_toggler/timeout_counter_value_225__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_toggler/timeout_counter_value_225__i2 (from osc_OSC)
Route         2   e 1.002                                  \globalClockArea_toggler/timeout_counter_value[2]
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i1052_2_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1193
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1076_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1217
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n12
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1126_4_lut
Route         2   e 0.954                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i41_2_lut
Route        23   e 1.533                                  \globalClockArea_toggler/n70
                  --------
                    8.496  (31.1% logic, 68.9% route), 6 logic levels.


Error:  The following path violates requirements by 3.642ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \globalClockArea_toggler/timeout_counter_value_225__i2  (from osc_OSC +)
   Destination:    FD1S3IX    CD             \globalClockArea_toggler/timeout_counter_value_225__i2  (to osc_OSC +)

   Delay:                   8.496ns  (31.1% logic, 68.9% route), 6 logic levels.

 Constraint Details:

      8.496ns data_path \globalClockArea_toggler/timeout_counter_value_225__i2 to \globalClockArea_toggler/timeout_counter_value_225__i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.642ns

 Path Details: \globalClockArea_toggler/timeout_counter_value_225__i2 to \globalClockArea_toggler/timeout_counter_value_225__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_toggler/timeout_counter_value_225__i2 (from osc_OSC)
Route         2   e 1.002                                  \globalClockArea_toggler/timeout_counter_value[2]
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i1052_2_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1193
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1076_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n1217
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i4_4_lut
Route         1   e 0.788                                  \globalClockArea_toggler/n12
LUT4        ---     0.448              C to Z              \globalClockArea_toggler/i1126_4_lut
Route         2   e 0.954                                  \globalClockArea_toggler/timeout_counter_willOverflowIfInc
LUT4        ---     0.448              A to Z              \globalClockArea_toggler/i41_2_lut
Route        23   e 1.533                                  \globalClockArea_toggler/n70
                  --------
                    8.496  (31.1% logic, 68.9% route), 6 logic levels.

Warning: 8.642 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets io_jtag_tck_c]
            1500 items scored, 1075 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.065ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \globalClockArea_jtag/ctrl_tap_instruction_i5  (from io_jtag_tck_c +)
   Destination:    FD1S3AX    D              \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112  (to io_jtag_tck_c -)

   Delay:                   7.419ns  (35.3% logic, 64.7% route), 7 logic levels.

 Constraint Details:

      7.419ns data_path \globalClockArea_jtag/ctrl_tap_instruction_i5 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 5.065ns

 Path Details: \globalClockArea_jtag/ctrl_tap_instruction_i5 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_jtag/ctrl_tap_instruction_i5 (from io_jtag_tck_c)
Route         5   e 1.222                                  \globalClockArea_jtag/ctrl_tap_instruction[5]
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/i2_3_lut_rep_63_4_lut
Route         5   e 1.174                                  \globalClockArea_jtag/n1478
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/ctrl_tap_tdoDr_I_2_4_lut_else_4_lut
Route         1   e 0.020                                  \globalClockArea_jtag/n1497
MUXL5       ---     0.212           BLUT to Z              \globalClockArea_jtag/i1209
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoDr_N_282
LUT4        ---     0.448              C to Z              \globalClockArea_jtag/i496_4_lut
Route         1   e 0.020                                  \globalClockArea_jtag/n293
MUXL5       ---     0.212           ALUT to Z              \globalClockArea_jtag/mux_184_i1
Route         1   e 0.788                                  \globalClockArea_jtag/n303
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/mux_186_i1_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoUnbufferd
                  --------
                    7.419  (35.3% logic, 64.7% route), 7 logic levels.


Error:  The following path violates requirements by 5.065ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \globalClockArea_jtag/ctrl_tap_instruction_i5  (from io_jtag_tck_c +)
   Destination:    FD1S3AX    D              \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112  (to io_jtag_tck_c -)

   Delay:                   7.419ns  (35.3% logic, 64.7% route), 7 logic levels.

 Constraint Details:

      7.419ns data_path \globalClockArea_jtag/ctrl_tap_instruction_i5 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 5.065ns

 Path Details: \globalClockArea_jtag/ctrl_tap_instruction_i5 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_jtag/ctrl_tap_instruction_i5 (from io_jtag_tck_c)
Route         5   e 1.222                                  \globalClockArea_jtag/ctrl_tap_instruction[5]
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/i2_3_lut_rep_63_4_lut
Route         5   e 1.174                                  \globalClockArea_jtag/n1478
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/ctrl_tap_tdoDr_I_2_4_lut_then_4_lut
Route         1   e 0.020                                  \globalClockArea_jtag/n1498
MUXL5       ---     0.212           ALUT to Z              \globalClockArea_jtag/i1209
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoDr_N_282
LUT4        ---     0.448              C to Z              \globalClockArea_jtag/i496_4_lut
Route         1   e 0.020                                  \globalClockArea_jtag/n293
MUXL5       ---     0.212           ALUT to Z              \globalClockArea_jtag/mux_184_i1
Route         1   e 0.788                                  \globalClockArea_jtag/n303
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/mux_186_i1_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoUnbufferd
                  --------
                    7.419  (35.3% logic, 64.7% route), 7 logic levels.


Error:  The following path violates requirements by 5.065ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \globalClockArea_jtag/ctrl_tap_instruction_i4  (from io_jtag_tck_c +)
   Destination:    FD1S3AX    D              \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112  (to io_jtag_tck_c -)

   Delay:                   7.419ns  (35.3% logic, 64.7% route), 7 logic levels.

 Constraint Details:

      7.419ns data_path \globalClockArea_jtag/ctrl_tap_instruction_i4 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112 violates
      2.500ns delay constraint less
      0.146ns L_S requirement (totaling 2.354ns) by 5.065ns

 Path Details: \globalClockArea_jtag/ctrl_tap_instruction_i4 to \globalClockArea_jtag/ctrl_tap_tdoUnbufferd_regNext_112

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \globalClockArea_jtag/ctrl_tap_instruction_i4 (from io_jtag_tck_c)
Route         5   e 1.222                                  \globalClockArea_jtag/ctrl_tap_instruction[4]
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/i2_3_lut_rep_63_4_lut
Route         5   e 1.174                                  \globalClockArea_jtag/n1478
LUT4        ---     0.448              B to Z              \globalClockArea_jtag/ctrl_tap_tdoDr_I_2_4_lut_then_4_lut
Route         1   e 0.020                                  \globalClockArea_jtag/n1498
MUXL5       ---     0.212           ALUT to Z              \globalClockArea_jtag/i1209
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoDr_N_282
LUT4        ---     0.448              C to Z              \globalClockArea_jtag/i496_4_lut
Route         1   e 0.020                                  \globalClockArea_jtag/n293
MUXL5       ---     0.212           ALUT to Z              \globalClockArea_jtag/mux_184_i1
Route         1   e 0.788                                  \globalClockArea_jtag/n303
LUT4        ---     0.448              A to Z              \globalClockArea_jtag/mux_186_i1_4_lut
Route         1   e 0.788                                  \globalClockArea_jtag/ctrl_tap_tdoUnbufferd
                  --------
                    7.419  (35.3% logic, 64.7% route), 7 logic levels.

Warning: 7.565 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets osc_OSC]                 |     5.000 ns|     8.642 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets io_jtag_tck_c]           |     5.000 ns|    15.130 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\globalClockArea_toggler/timeout_counter|        |        |
_willOverflowIfInc                      |       2|     499|     31.54%
                                        |        |        |
\globalClockArea_toggler/n70            |      23|     483|     30.53%
                                        |        |        |
\globalClockArea_toggler/n12            |       1|     407|     25.73%
                                        |        |        |
\globalClockArea_jtag/io_jtag_tck_c_enab|        |        |
le_66                                   |      32|     288|     18.20%
                                        |        |        |
\globalClockArea_jtag/n1476             |       1|     192|     12.14%
                                        |        |        |
\globalClockArea_toggler/n1217          |       1|     192|     12.14%
                                        |        |        |
\globalClockArea_jtag/n557              |      18|     180|     11.38%
                                        |        |        |
\globalClockArea_jtag/ctrl_tap_fsm_state|        |        |
[3]                                     |      23|     170|     10.75%
                                        |        |        |
\globalClockArea_jtag/ctrl_tap_fsm_state|        |        |
[2]                                     |      30|     163|     10.30%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1582  Score: 2391776

Constraints cover  2365 paths, 257 nets, and 793 connections (93.1% coverage)


Peak memory: 204283904 bytes, TRCE: 1224704 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
