;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @0
	ADD #72, @200
	SUB #0, -13
	SUB @-127, 100
	CMP 12, @10
	SLT @10, @0
	SPL @72, #200
	DJN -1, #-20
	CMP #72, @200
	SUB 1, <-1
	SUB 1, <-1
	SUB 12, @10
	SLT @10, @0
	SUB 12, @10
	SUB @-127, 100
	DJN -1, #-20
	DJN @300, 91
	SPL @72, #200
	SUB #72, @200
	SUB 10, 0
	SUB 12, @10
	SUB -207, <-120
	SUB #72, @200
	SUB #72, @200
	CMP -207, <-120
	ADD #-270, <1
	CMP #72, <200
	SUB #72, @200
	CMP -7, <-120
	SUB #72, @200
	CMP @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	ADD #-270, <1
	SUB #12, @0
	SUB @-127, 100
	SUB @121, 103
	ADD #72, @200
	ADD #72, @200
	MOV -7, <-20
	MOV -7, <-20
	SUB #12, @0
	DJN @300, 91
	DJN @300, 91
	SUB #12, @0
	MOV -1, <-20
	MOV -1, <-20
