// Seed: 2252801294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_6;
  always_ff force id_4 = id_6;
  wire id_7;
  wire id_8, id_9;
  specify
    (negedge id_10 => (id_11 +: 1)) = (id_9  : 1  : id_10, id_9 + 1);
    (id_12 => id_13[1]) = 1;
  endspecify
  wire id_14;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
