
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: </pre>
<pre style="margin:0; padding:0 ">   5: // Protocol checker for TL-UL ports using assertions. Supports interface-widths</pre>
<pre style="margin:0; padding:0 ">   6: // up to 64bit.</pre>
<pre style="margin:0; padding:0 ">   7: </pre>
<pre style="margin:0; padding:0 ">   8: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   9: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10: module tlul_assert #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   parameter EndpointType = "Device" // can be either "Host" or "Device"</pre>
<pre style="margin:0; padding:0 ">  12: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  15: </pre>
<pre style="margin:0; padding:0 ">  16:   // tile link ports</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input tlul_pkg::tl_h2d_t h2d,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input tlul_pkg::tl_d2h_t d2h</pre>
<pre style="margin:0; padding:0 ">  19: );</pre>
<pre style="margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21: `ifndef VERILATOR</pre>
<pre style="margin:0; padding:0 ">  22: `ifndef SYNTHESIS</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24: `ifdef UVM</pre>
<pre style="margin:0; padding:0 ">  25:   import uvm_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  26: `endif</pre>
<pre style="margin:0; padding:0 ">  27:   import tlul_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  28:   import top_pkg::*;</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:   //////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  31:   // check requests and responses //</pre>
<pre style="margin:0; padding:0 ">  32:   //////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  33: </pre>
<pre style="margin:0; padding:0 ">  34:   // There are up to 2**TL_AIW possible source-IDs. Below array "pend_req" has one entry</pre>
<pre style="margin:0; padding:0 ">  35:   // for each source-ID. Each entry has the following fields:</pre>
<pre style="margin:0; padding:0 ">  36:   //  - pend   : is set to 1 to indicate up to 1 pending request for the source ID</pre>
<pre style="margin:0; padding:0 ">  37:   //  - opcode : "Get" requires "AccessAckData" response, "Put*" require "AccessAck"</pre>
<pre style="margin:0; padding:0 ">  38:   //  - size   : d_size of response must match a_size of request</pre>
<pre style="margin:0; padding:0 ">  39:   //  - mask   : is used to allow X for bytes whose mask bit is 0</pre>
<pre style="margin:0; padding:0 ">  40:   typedef struct packed {</pre>
<pre style="margin:0; padding:0 ">  41:     bit                         pend; // set to 1 to indicate a pending request</pre>
<pre style="margin:0; padding:0 ">  42:     tl_a_op_e                   opcode;</pre>
<pre style="margin:0; padding:0 ">  43:     logic [top_pkg::TL_SZW-1:0] size;</pre>
<pre style="margin:0; padding:0 ">  44:     logic [top_pkg::TL_DBW-1:0] mask;</pre>
<pre style="margin:0; padding:0 ">  45:   } pend_req_t;</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="margin:0; padding:0 ">  47:   pend_req_t [2**TL_AIW-1:0] pend_req;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="margin:0; padding:0 ">  49:   bit disable_sva;</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="margin:0; padding:0 ">  51:   logic [7:0]  a_mask, d_mask;</pre>
<pre style="margin:0; padding:0 ">  52:   logic [63:0] a_data, d_data;</pre>
<pre style="margin:0; padding:0 ">  53:   assign a_mask = 8'(h2d.a_mask);</pre>
<pre style="margin:0; padding:0 ">  54:   assign a_data = 64'(h2d.a_data);</pre>
<pre style="margin:0; padding:0 ">  55:   assign d_mask = 8'(pend_req[d2h.d_source].mask);</pre>
<pre style="margin:0; padding:0 ">  56:   assign d_data = 64'(d2h.d_data);</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58:   ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  59:   // keep track of pending requests //</pre>
<pre style="margin:0; padding:0 ">  60:   ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  61: </pre>
<pre style="margin:0; padding:0 ">  62:   // use negedge clk to avoid possible race conditions</pre>
<pre style="margin:0; padding:0 ">  63:   always_ff @(negedge clk_i or negedge rst_ni) begin</pre>
<pre style="margin:0; padding:0 ">  64:     if (!rst_ni) begin</pre>
<pre style="margin:0; padding:0 ">  65:       pend_req <= '0;</pre>
<pre style="margin:0; padding:0 ">  66:     end else begin</pre>
<pre style="margin:0; padding:0 ">  67:       if (h2d.a_valid) begin</pre>
<pre style="margin:0; padding:0 ">  68:         // store each request in pend_req array (we use blocking statements below so</pre>
<pre style="margin:0; padding:0 ">  69:         // that we can handle the case where request and response for the same</pre>
<pre style="margin:0; padding:0 ">  70:         // source-ID happen in the same cycle)</pre>
<pre style="margin:0; padding:0 ">  71:         if (d2h.a_ready) begin</pre>
<pre style="margin:0; padding:0 ">  72:           pend_req[h2d.a_source].pend    <= 1;</pre>
<pre style="margin:0; padding:0 ">  73:           pend_req[h2d.a_source].opcode  <= h2d.a_opcode;</pre>
<pre style="margin:0; padding:0 ">  74:           pend_req[h2d.a_source].size    <= h2d.a_size;</pre>
<pre style="margin:0; padding:0 ">  75:           pend_req[h2d.a_source].mask    <= h2d.a_mask;</pre>
<pre style="margin:0; padding:0 ">  76:         end</pre>
<pre style="margin:0; padding:0 ">  77:       end // h2d.a_valid</pre>
<pre style="margin:0; padding:0 ">  78: </pre>
<pre style="margin:0; padding:0 ">  79:       if (d2h.d_valid) begin</pre>
<pre style="margin:0; padding:0 ">  80:         // update pend_req array</pre>
<pre style="margin:0; padding:0 ">  81:         if (h2d.d_ready) begin</pre>
<pre style="margin:0; padding:0 ">  82:           pend_req[d2h.d_source].pend <= 0;</pre>
<pre style="margin:0; padding:0 ">  83:         end</pre>
<pre style="margin:0; padding:0 ">  84:       end //d2h.d_valid</pre>
<pre style="margin:0; padding:0 ">  85:     end</pre>
<pre style="margin:0; padding:0 ">  86:   end</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:   /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  89:   // define sequences for request checks //</pre>
<pre style="margin:0; padding:0 ">  90:   /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  91: </pre>
<pre style="margin:0; padding:0 ">  92:   sequence h2d_pre_S;</pre>
<pre style="margin:0; padding:0 ">  93:     h2d.a_valid;</pre>
<pre style="margin:0; padding:0 ">  94:   endsequence</pre>
<pre style="margin:0; padding:0 ">  95: </pre>
<pre style="margin:0; padding:0 ">  96:   // a_opcode: only 3 opcodes are legal for requests</pre>
<pre style="margin:0; padding:0 ">  97:   sequence legalAOpcode_S;</pre>
<pre style="margin:0; padding:0 ">  98:     (h2d.a_opcode === PutFullData) ||</pre>
<pre style="margin:0; padding:0 ">  99:     (h2d.a_opcode === Get) ||</pre>
<pre style="margin:0; padding:0 "> 100:     (h2d.a_opcode === PutPartialData);</pre>
<pre style="margin:0; padding:0 "> 101:   endsequence</pre>
<pre style="margin:0; padding:0 "> 102: </pre>
<pre style="margin:0; padding:0 "> 103:   // a_param is reserved</pre>
<pre style="margin:0; padding:0 "> 104:   sequence legalAParam_S;</pre>
<pre style="margin:0; padding:0 "> 105:     h2d.a_param === '0;</pre>
<pre style="margin:0; padding:0 "> 106:   endsequence</pre>
<pre style="margin:0; padding:0 "> 107: </pre>
<pre style="margin:0; padding:0 "> 108:   // a_size: Size shouldn't be greater than the bus width in TL-UL (not in TL-UH)</pre>
<pre style="margin:0; padding:0 "> 109:   //         This assertion can be covered by below</pre>
<pre style="margin:0; padding:0 "> 110:   //         (a_size must less than or equal to ones of a_mask)</pre>
<pre style="margin:0; padding:0 "> 111: </pre>
<pre style="margin:0; padding:0 "> 112:   // a_size: 2**a_size must greater than or equal to $countones(a_mask) for PutPartial and Get</pre>
<pre style="margin:0; padding:0 "> 113:   sequence sizeGTEMask_S;</pre>
<pre style="margin:0; padding:0 "> 114:     (h2d.a_opcode == PutFullData) || ((1 << h2d.a_size) >= $countones(h2d.a_mask));</pre>
<pre style="margin:0; padding:0 "> 115:   endsequence</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
<pre style="margin:0; padding:0 "> 117:   // a_size: 2**a_size must equal to $countones(a_mask) for PutFull</pre>
<pre style="margin:0; padding:0 "> 118:   sequence sizeMatchesMask_S;</pre>
<pre style="margin:0; padding:0 "> 119:     (h2d.a_opcode inside {PutPartialData, Get}) ||</pre>
<pre style="margin:0; padding:0 "> 120:     ((1 << h2d.a_size) === $countones(h2d.a_mask));</pre>
<pre style="margin:0; padding:0 "> 121:   endsequence</pre>
<pre style="margin:0; padding:0 "> 122: </pre>
<pre style="margin:0; padding:0 "> 123:   // a_source: there should be no more than one pending request per each source ID</pre>
<pre style="margin:0; padding:0 "> 124:   sequence pendingReqPerSrc_S;</pre>
<pre style="margin:0; padding:0 "> 125:     pend_req[h2d.a_source].pend == 0;</pre>
<pre style="margin:0; padding:0 "> 126:   endsequence</pre>
<pre style="margin:0; padding:0 "> 127: </pre>
<pre style="margin:0; padding:0 "> 128:   // a_address must be aligned to a_size: a_address & ((1 << a_size) - 1) == 0</pre>
<pre style="margin:0; padding:0 "> 129:   sequence addrSizeAligned_S;</pre>
<pre style="margin:0; padding:0 "> 130:     (h2d.a_address & ((1 << h2d.a_size)-1)) == '0;</pre>
<pre style="margin:0; padding:0 "> 131:   endsequence</pre>
<pre style="margin:0; padding:0 "> 132: </pre>
<pre style="margin:0; padding:0 "> 133:   // a_mask must be contiguous for Get and PutFullData requests</pre>
<pre style="margin:0; padding:0 "> 134:   //    the spec talks about "naturally aligned". Does this mean that bit [0] of</pre>
<pre style="margin:0; padding:0 "> 135:   //    mask is always 1? If that's true, then below code could be much simpler.</pre>
<pre style="margin:0; padding:0 "> 136:   //    However, the spec shows a timing diagram where bit 0 of mask is 0.</pre>
<pre style="margin:0; padding:0 "> 137:   sequence contigMask_pre_S;</pre>
<pre style="margin:0; padding:0 "> 138:     h2d.a_opcode != PutPartialData;</pre>
<pre style="margin:0; padding:0 "> 139:   endsequence</pre>
<pre style="margin:0; padding:0 "> 140: </pre>
<pre style="margin:0; padding:0 "> 141:   sequence contigMask_S;</pre>
<pre style="margin:0; padding:0 "> 142:     $countones(h2d.a_mask ^ {h2d.a_mask[$bits(h2d.a_mask)-2:0], 1'b0}) <= 2;</pre>
<pre style="margin:0; padding:0 "> 143:   endsequence</pre>
<pre style="margin:0; padding:0 "> 144: </pre>
<pre style="margin:0; padding:0 "> 145:   // a_data must be known for opcode == Put*(depending on mask bits)</pre>
<pre style="margin:0; padding:0 "> 146:   sequence aDataKnown_pre_S;</pre>
<pre style="margin:0; padding:0 "> 147:     (h2d.a_opcode != Get);</pre>
<pre style="margin:0; padding:0 "> 148:   endsequence</pre>
<pre style="margin:0; padding:0 "> 149: </pre>
<pre style="margin:0; padding:0 "> 150:   sequence aDataKnown_S;</pre>
<pre style="margin:0; padding:0 "> 151:     // no check if this lane mask is inactive</pre>
<pre style="margin:0; padding:0 "> 152:     ((!a_mask[0]) || (a_mask[0] && !$isunknown(a_data[8*0 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 153:     ((!a_mask[1]) || (a_mask[1] && !$isunknown(a_data[8*1 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 154:     ((!a_mask[2]) || (a_mask[2] && !$isunknown(a_data[8*2 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 155:     ((!a_mask[3]) || (a_mask[3] && !$isunknown(a_data[8*3 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 156:     ((!a_mask[4]) || (a_mask[4] && !$isunknown(a_data[8*4 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 157:     ((!a_mask[5]) || (a_mask[5] && !$isunknown(a_data[8*5 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 158:     ((!a_mask[6]) || (a_mask[6] && !$isunknown(a_data[8*6 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 159:     ((!a_mask[7]) || (a_mask[7] && !$isunknown(a_data[8*7 +: 8])));</pre>
<pre style="margin:0; padding:0 "> 160:   endsequence</pre>
<pre style="margin:0; padding:0 "> 161: </pre>
<pre style="margin:0; padding:0 "> 162:   /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 163:   // define sequences for request checks //</pre>
<pre style="margin:0; padding:0 "> 164:   /////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 165: </pre>
<pre style="margin:0; padding:0 "> 166:   sequence d2h_pre_S;</pre>
<pre style="margin:0; padding:0 "> 167:     d2h.d_valid;</pre>
<pre style="margin:0; padding:0 "> 168:   endsequence</pre>
<pre style="margin:0; padding:0 "> 169: </pre>
<pre style="margin:0; padding:0 "> 170:   // d_opcode: if request was Get, then response must be AccessAckData</pre>
<pre style="margin:0; padding:0 "> 171:   sequence respOpcode_S;</pre>
<pre style="margin:0; padding:0 "> 172:     d2h.d_opcode === ((pend_req[d2h.d_source].opcode == Get) ? AccessAckData : AccessAck);</pre>
<pre style="margin:0; padding:0 "> 173:   endsequence</pre>
<pre style="margin:0; padding:0 "> 174: </pre>
<pre style="margin:0; padding:0 "> 175:   // d_param is reserved</pre>
<pre style="margin:0; padding:0 "> 176:   sequence legalDParam_S;</pre>
<pre style="margin:0; padding:0 "> 177:     d2h.d_param === '0;</pre>
<pre style="margin:0; padding:0 "> 178:   endsequence</pre>
<pre style="margin:0; padding:0 "> 179: </pre>
<pre style="margin:0; padding:0 "> 180:   // d_size must equal the a_size of the corresponding request</pre>
<pre style="margin:0; padding:0 "> 181:   sequence respSzEqReqSz_S;</pre>
<pre style="margin:0; padding:0 "> 182:     d2h.d_size === pend_req[d2h.d_source].size;</pre>
<pre style="margin:0; padding:0 "> 183:   endsequence</pre>
<pre style="margin:0; padding:0 "> 184: </pre>
<pre style="margin:0; padding:0 "> 185:   // d_source: each response should have a pending request using same source ID</pre>
<pre style="margin:0; padding:0 "> 186:   sequence respMustHaveReq_S;</pre>
<pre style="margin:0; padding:0 "> 187:     pend_req[d2h.d_source].pend;</pre>
<pre style="margin:0; padding:0 "> 188:   endsequence</pre>
<pre style="margin:0; padding:0 "> 189: </pre>
<pre style="margin:0; padding:0 "> 190: // d_data must be known for AccessAckData (depending on mask bits)</pre>
<pre style="margin:0; padding:0 "> 191:   sequence dDataKnown_pre_S;</pre>
<pre style="margin:0; padding:0 "> 192:     d2h.d_opcode == AccessAckData;</pre>
<pre style="margin:0; padding:0 "> 193:   endsequence</pre>
<pre style="margin:0; padding:0 "> 194: </pre>
<pre style="margin:0; padding:0 "> 195:   sequence dDataKnown_S;</pre>
<pre style="margin:0; padding:0 "> 196:     // no check if this lane mask is inactive</pre>
<pre style="margin:0; padding:0 "> 197:     ((!d_mask[0]) || (d_mask[0] && !$isunknown(d_data[8*0 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 198:     ((!d_mask[1]) || (d_mask[1] && !$isunknown(d_data[8*1 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 199:     ((!d_mask[2]) || (d_mask[2] && !$isunknown(d_data[8*2 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 200:     ((!d_mask[3]) || (d_mask[3] && !$isunknown(d_data[8*3 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 201:     ((!d_mask[4]) || (d_mask[4] && !$isunknown(d_data[8*4 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 202:     ((!d_mask[5]) || (d_mask[5] && !$isunknown(d_data[8*5 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 203:     ((!d_mask[6]) || (d_mask[6] && !$isunknown(d_data[8*6 +: 8]))) &&</pre>
<pre style="margin:0; padding:0 "> 204:     ((!d_mask[7]) || (d_mask[7] && !$isunknown(d_data[8*7 +: 8])));</pre>
<pre style="margin:0; padding:0 "> 205:   endsequence</pre>
<pre style="margin:0; padding:0 "> 206: </pre>
<pre style="margin:0; padding:0 "> 207:   ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 208:   // assemble properties and check //</pre>
<pre style="margin:0; padding:0 "> 209:   ///////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 210: </pre>
<pre style="margin:0; padding:0 "> 211:   // note: use negedge clk to avoid possible race conditions</pre>
<pre style="margin:0; padding:0 "> 212:   // in this case all signals coming from the device side have an assumed property</pre>
<pre style="margin:0; padding:0 "> 213:   if (EndpointType == "Host") begin : gen_host</pre>
<pre style="margin:0; padding:0 "> 214:     // h2d</pre>
<pre style="margin:0; padding:0 "> 215:     `ASSERT(legalAOpcode_A,     h2d_pre_S |-> legalAOpcode_S,     !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 216:     `ASSERT(legalAParam_A,      h2d_pre_S |-> legalAParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 217:     `ASSERT(sizeGTEMask_A,      h2d_pre_S |-> sizeGTEMask_S,      !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 218:     `ASSERT(sizeMatchesMask_A,  h2d_pre_S |-> sizeMatchesMask_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 219:     `ASSERT(pendingReqPerSrc_A, h2d_pre_S |-> pendingReqPerSrc_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 220:     `ASSERT(addrSizeAligned_A,  h2d_pre_S |-> addrSizeAligned_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 221:     `ASSERT(contigMask_A,       h2d_pre_S and contigMask_pre_S |-> contigMask_S,</pre>
<pre style="margin:0; padding:0 "> 222:           !clk_i, !rst_ni || disable_sva)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:     `ASSERT(aDataKnown_A,       h2d_pre_S and aDataKnown_pre_S |-> aDataKnown_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 224:     // d2h</pre>
<pre style="margin:0; padding:0 "> 225:     `ASSUME(respOpcode_M,       d2h_pre_S |-> respOpcode_S,       !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 226:     `ASSUME(legalDParam_M,      d2h_pre_S |-> legalDParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 227:     `ASSUME(respSzEqReqSz_M,    d2h_pre_S |-> respSzEqReqSz_S,    !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 228:     `ASSUME(respMustHaveReq_M,  d2h_pre_S |-> respMustHaveReq_S,  !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 229:     `ASSUME(dDataKnown_M,       d2h_pre_S and dDataKnown_pre_S |-> dDataKnown_S,</pre>
<pre style="margin:0; padding:0 "> 230:           !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 231:   // in this case all signals coming from the host side have an assumed property</pre>
<pre style="margin:0; padding:0 "> 232:   end else if (EndpointType == "Device") begin : gen_device</pre>
<pre style="margin:0; padding:0 "> 233:     // h2d</pre>
<pre style="margin:0; padding:0 "> 234:     `ASSUME(legalAOpcode_M,      h2d_pre_S |-> legalAOpcode_S,     !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 235:     `ASSUME(legalAParam_M,       h2d_pre_S |-> legalAParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 236:     `ASSUME(sizeGTEMask_M,       h2d_pre_S |-> sizeGTEMask_S,      !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 237:     `ASSUME(sizeMatchesMask_M,   h2d_pre_S |-> sizeMatchesMask_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 238:     `ASSUME(pendingReqPerSrc_M,  h2d_pre_S |-> pendingReqPerSrc_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 239:     `ASSUME(addrSizeAligned_M,   h2d_pre_S |-> addrSizeAligned_S,  !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 240:     `ASSUME(contigMask_M,        h2d_pre_S and contigMask_pre_S |-> contigMask_S,</pre>
<pre style="margin:0; padding:0 "> 241:           !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 242:     `ASSUME(aDataKnown_M,        h2d_pre_S and aDataKnown_pre_S |-> aDataKnown_S, !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 243:     // d2h</pre>
<pre style="margin:0; padding:0 "> 244:     `ASSERT(respOpcode_A,        d2h_pre_S |-> respOpcode_S,       !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 245:     `ASSERT(legalDParam_A,       d2h_pre_S |-> legalDParam_S,      !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 246:     `ASSERT(respSzEqReqSz_A,     d2h_pre_S |-> respSzEqReqSz_S,    !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 247:     `ASSERT(respMustHaveReq_A,   d2h_pre_S |-> respMustHaveReq_S,  !clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 248:     `ASSERT(dDataKnown_A,        d2h_pre_S and dDataKnown_pre_S |-> dDataKnown_S,</pre>
<pre style="margin:0; padding:0 "> 249:           !clk_i, !rst_ni || disable_sva)</pre>
<pre style="margin:0; padding:0 "> 250:   end else begin : gen_unknown</pre>
<pre style="margin:0; padding:0 "> 251:     initial begin : p_unknonw</pre>
<pre style="margin:0; padding:0 "> 252:       `ASSERT_I(unknownConfig_A, 0 == 1)</pre>
<pre style="margin:0; padding:0 "> 253:     end</pre>
<pre style="margin:0; padding:0 "> 254:   end</pre>
<pre style="margin:0; padding:0 "> 255: </pre>
<pre style="margin:0; padding:0 "> 256:   initial begin : p_dbw</pre>
<pre style="margin:0; padding:0 "> 257:     // widths up to 64bit / 8 Byte are supported</pre>
<pre style="margin:0; padding:0 "> 258:     `ASSERT_I(TlDbw_A, TL_DBW <= 8);</pre>
<pre style="margin:0; padding:0 "> 259:   end</pre>
<pre style="margin:0; padding:0 "> 260: </pre>
<pre style="margin:0; padding:0 "> 261:   // make sure all "pending" bits are 0 at the end of the sim</pre>
<pre style="margin:0; padding:0 "> 262:   for (genvar ii = 0; ii < 2**TL_AIW; ii++) begin : gen_assert_final</pre>
<pre style="margin:0; padding:0 "> 263:     `ASSERT_FINAL(noOutstandingReqsAtEndOfSim_A, (pend_req[ii].pend == 0))</pre>
<pre style="margin:0; padding:0 "> 264:   end</pre>
<pre style="margin:0; padding:0 "> 265: </pre>
<pre style="margin:0; padding:0 "> 266:   ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 267:   // additional checks for X values //</pre>
<pre style="margin:0; padding:0 "> 268:   ////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 269: </pre>
<pre style="margin:0; padding:0 "> 270:   // a_* should be known when a_valid == 1 (a_opcode and a_param are already covered above)</pre>
<pre style="margin:0; padding:0 "> 271:   // This also covers ASSERT_KNOWN of a_valid</pre>
<pre style="margin:0; padding:0 "> 272:   `ASSERT_KNOWN_IF(aKnown_A, {h2d.a_size, h2d.a_source, h2d.a_address, h2d.a_mask, h2d.a_user},</pre>
<pre style="margin:0; padding:0 "> 273:     h2d.a_valid)</pre>
<pre style="margin:0; padding:0 "> 274: </pre>
<pre style="margin:0; padding:0 "> 275:   // d_* should be known when d_valid == 1 (d_opcode, d_param, d_size already covered above)</pre>
<pre style="margin:0; padding:0 "> 276:   // This also covers ASSERT_KNOWN of d_valid</pre>
<pre style="margin:0; padding:0 "> 277:   `ASSERT_KNOWN_IF(dKnown_A, {d2h.d_source, d2h.d_sink, d2h.d_error, d2h.d_user}, d2h.d_valid)</pre>
<pre style="margin:0; padding:0 "> 278: </pre>
<pre style="margin:0; padding:0 "> 279:   //  make sure ready is not X after reset</pre>
<pre style="margin:0; padding:0 "> 280:   `ASSERT_KNOWN(aReadyKnown_A, d2h.a_ready)</pre>
<pre style="margin:0; padding:0 "> 281:   `ASSERT_KNOWN(dReadyKnown_A, h2d.d_ready)</pre>
<pre style="margin:0; padding:0 "> 282: </pre>
<pre style="margin:0; padding:0 "> 283:   `ifdef UVM</pre>
<pre style="margin:0; padding:0 "> 284:     initial forever begin</pre>
<pre style="margin:0; padding:0 "> 285:       bit tlul_assert_en;</pre>
<pre style="margin:0; padding:0 "> 286:       uvm_config_db#(bit)::wait_modified(null, "%m", "tlul_assert_en");</pre>
<pre style="margin:0; padding:0 "> 287:       if (!uvm_config_db#(bit)::get(null, "%m", "tlul_assert_en", tlul_assert_en)) begin</pre>
<pre style="margin:0; padding:0 "> 288:         `uvm_fatal("tlul_assert", "Can't find tlul_assert_en")</pre>
<pre style="margin:0; padding:0 "> 289:       end</pre>
<pre style="margin:0; padding:0 "> 290:       disable_sva = !tlul_assert_en;</pre>
<pre style="margin:0; padding:0 "> 291:     end</pre>
<pre style="margin:0; padding:0 "> 292:   `endif</pre>
<pre style="margin:0; padding:0 "> 293: `endif</pre>
<pre style="margin:0; padding:0 "> 294: `endif</pre>
<pre style="margin:0; padding:0 "> 295: endmodule : tlul_assert</pre>
<pre style="margin:0; padding:0 "> 296: </pre>
</body>
</html>
