module fir_stream_wrapper (
    input wire clk,
    input wire reset_n,

    // Conduit input (from extrapolation buffer)
    input wire signed [15:0] sample_in,
    input wire valid_in,

    // Conduit output (to next stage / DAC)
    output wire signed [15:0] sample_out,
    output wire valid_out
);

    // Avalon-ST sink interface
    wire sink_ready;
    wire [15:0] sink_data;
    wire sink_valid;

    // Avalon-ST source interface
    wire source_valid;
    wire [15:0] source_data;

    // Connect conduit to FIR sink
    assign sink_data = sample_in;
    assign sink_valid = valid_in;

    // Output from FIR source
    assign sample_out = source_data;
    assign valid_out = source_valid;

    // Instantiate FIR Compiler II IP
    fir_compiler_ii u_fir (
        .clk(clk),
        .reset_n(reset_n),

        .avalon_streaming_sink_valid(sink_valid),
        .avalon_streaming_sink_data(sink_data),
        .avalon_streaming_sink_ready(sink_ready),

        .avalon_streaming_source_valid(source_valid),
        .avalon_streaming_source_data(source_data)
    );

endmodule
