# ğŸŒ¸ Neeharikaâ€™s Silicon Saga ğŸŒ¸  
*A journey from RTL scribbles to silicon reality*  

![Status](https://img.shields.io/badge/Progress-Chapter0-green) ![Yosys](https://img.shields.io/badge/Tool-Yosys-blue) ![Icarus Verilog](https://img.shields.io/badge/Tool-IcarusVerilog-blueviolet) ![GTKWave](https://img.shields.io/badge/Tool-GTKWave-skyblue)  

---

## ğŸŒ¼ Prelude  
Iâ€™m Neeharika, an explorer in the world of **VLSI & semiconductors**.  
This repository is more than just assignments...itâ€™s my **living lab notebook**, where I experiment, learn, fix mistakes, and grow.  
Think of it as a diary where **circuits meet creativity**. âœ¨  

---

## ğŸ“‚ Chapters of My Journey  

| Chapter | Theme | Whatâ€™s Inside | Status |
|---------|-------|---------------|--------|
| ğŸŒ± Chapter 0 | Foundations | Setting up Yosys, Icarus Verilog, GTKWave â€” first brush with open-source EDA | âœ… Completed |
| âœï¸ Chapter 1 | RTL Sketches | Writing hardware with code, exploring basic modules | â¬œ Upcoming |
| âš™ï¸ Chapter 2 | Logic Forging | Synthesis and gate-level understanding | â¬œ Upcoming |
| ğŸ§© Chapter 3 | Silicon Puzzle | Physical design flow adventures â€” placement & routing | â¬œ Upcoming |
| ğŸš€ Finale | Tapeout | Turning ideas into real silicon | â¬œ Upcoming |

> **Progress:** Chapter 0 âœ… | Chapter 1 â¬œ | Chapter 2 â¬œ | Chapter 3 â¬œ | Finale â¬œ  

---

## ğŸ¨ Repo Organization  
- ğŸ“¸ **Snapshots/** â†’ images of simulations, tools, and outputs  
- ğŸ’¡ **Reflections/** â†’ notes and learnings per chapter  
- âœ¨ **Quotes.md** â†’ inspirational lines for motivation  
- ğŸ¯ **Structure-focused** â€” every folder and file shows progress and dedication  

---

## ğŸ”§ Toolbox & Installation Proofs  

### 1ï¸âƒ£ Yosys
Open-source synthesis tool:  
```bash
sudo apt install yosys
yosys --version
