{
    "design": {
        "design_info": {
            "boundary_crc": "0xC0EE8B50F2C2F93A",
            "device": "xc7a100tcsg324-1",
            "gen_directory": "../../../../m1_nexys_a7_sdram.gen/sources_1/bd/m1_nexys_a7_srdam",
            "name": "m1_nexys_a7_srdam",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2.2",
            "validated": "true"
        },
        "design_tree": {
            "CORTEXM1_AXI_0": "",
            "axi_bram_ctrl_0": "",
            "axi_bram_ctrl_0_bram": "",
            "axi_smc": "",
            "rst_clk_wiz_100M": "",
            "clk_wiz_0": "",
            "mig_7series_0": "",
            "rst_mig_7series_0_75M": "",
            "axi_uartlite_0": "",
            "xlconcat_irq": "",
            "axi_gpio_1": "",
            "axi_iic_0": "",
            "axi_quad_spi_0": "",
            "xlconstant_nmi": "",
            "xlconstant_cfgitcmen": "",
            "xlconstant_pad": "",
            "axi_gpio_0": ""
        },
        "interface_ports": {
            "ddr2_sdram": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
                "parameters": {
                    "AXI_ARBITRATION_SCHEME": {
                        "value": "TDM",
                        "value_src": "default"
                    },
                    "BURST_LENGTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    },
                    "CAS_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CAS_WRITE_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CS_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_MASK_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_WIDTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "MEMORY_TYPE": {
                        "value": "COMPONENTS",
                        "value_src": "default"
                    },
                    "MEM_ADDR_MAP": {
                        "value": "ROW_COLUMN_BANK",
                        "value_src": "default"
                    },
                    "SLOT": {
                        "value": "Single",
                        "value_src": "default"
                    },
                    "TIMEPERIOD_PS": {
                        "value": "1250",
                        "value_src": "default"
                    }
                }
            },
            "usb_uart": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0"
            },
            "rgb_led": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            },
            "push_buttons_5bits": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            },
            "temp_sensor": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
            },
            "acl_spi": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:spi_rtl:1.0"
            },
            "led_16bits": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            },
            "dip_switches_16bits": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            }
        },
        "ports": {
            "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "POLARITY": {
                        "value": "ACTIVE_LOW"
                    }
                }
            },
            "sys_clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "m1_nexys_a7_srdam_sys_clock",
                        "value_src": "default"
                    },
                    "FREQ_HZ": {
                        "value": "100000000"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.000"
                    }
                }
            }
        },
        "components": {
            "CORTEXM1_AXI_0": {
                "vlnv": "arm.com:CortexM:CORTEXM1_AXI:1.1",
                "xci_name": "m1_nexys_a7_srdam_CORTEXM1_AXI_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_CORTEXM1_AXI_0_0/m1_nexys_a7_srdam_CORTEXM1_AXI_0_0.xci",
                "inst_hier_path": "CORTEXM1_AXI_0",
                "parameters": {
                    "DEBUG_SEL": {
                        "value": "3"
                    },
                    "DTCM_SIZE": {
                        "value": "\"0000\""
                    },
                    "ITCM_SIZE": {
                        "value": "\"0100\""
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "CM1_AXI3": {
                            "range": "4G",
                            "width": "32",
                            "local_memory_map": {
                                "name": "CM1_AXI3",
                                "description": "Address Space Segments",
                                "address_blocks": {
                                    "address_block": {
                                        "name": "CM1_AXI3:Peripheral",
                                        "display_name": "Peripherals",
                                        "base_address": "0x40000000",
                                        "range": "512M",
                                        "width": "31",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CM1_AXI3:SRAM",
                                        "display_name": "SRAM",
                                        "base_address": "0x60000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CM1_AXI3:External_Device",
                                        "display_name": "External Device",
                                        "base_address": "0xA0000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CM1_AXI3:XIP",
                                        "display_name": "QSPI XIP",
                                        "base_address": "0x00000000",
                                        "range": "1M",
                                        "width": "20",
                                        "usage": "register"
                                    }
                                }
                            }
                        }
                    }
                },
                "interface_ports": {
                    "CM1_AXI3": {
                        "mode": "Master",
                        "address_space_ref": "CM1_AXI3",
                        "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xDFFFFFFF",
                            "width": "32"
                        },
                        "parameters": {
                            "master_id": {
                                "value": "1"
                            }
                        }
                    }
                }
            },
            "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "m1_nexys_a7_srdam_axi_bram_ctrl_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_bram_ctrl_0_0/m1_nexys_a7_srdam_axi_bram_ctrl_0_0.xci",
                "inst_hier_path": "axi_bram_ctrl_0",
                "parameters": {
                    "SINGLE_PORT_BRAM": {
                        "value": "1"
                    }
                }
            },
            "axi_bram_ctrl_0_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "m1_nexys_a7_srdam_axi_bram_ctrl_0_bram_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_bram_ctrl_0_bram_0/m1_nexys_a7_srdam_axi_bram_ctrl_0_bram_0.xci",
                "inst_hier_path": "axi_bram_ctrl_0_bram",
                "parameters": {
                    "EN_SAFETY_CKT": {
                        "value": "false"
                    }
                }
            },
            "axi_smc": {
                "vlnv": "xilinx.com:ip:smartconnect:1.0",
                "xci_name": "m1_nexys_a7_srdam_axi_smc_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_smc_0/m1_nexys_a7_srdam_axi_smc_0.xci",
                "inst_hier_path": "axi_smc",
                "parameters": {
                    "NUM_CLKS": {
                        "value": "2"
                    },
                    "NUM_MI": {
                        "value": "7"
                    },
                    "NUM_SI": {
                        "value": "1"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "bridges": [
                            "M00_AXI",
                            "M01_AXI",
                            "M02_AXI",
                            "M03_AXI",
                            "M04_AXI",
                            "M05_AXI",
                            "M06_AXI"
                        ],
                        "parameters": {
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            }
                        }
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "16"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    },
                    "M01_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "4"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    },
                    "M02_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "1"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    },
                    "M03_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "1"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    },
                    "M04_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "1"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    },
                    "M05_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "1"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    },
                    "M06_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "parameters": {
                            "MAX_BURST_LENGTH": {
                                "value": "1"
                            },
                            "NUM_READ_OUTSTANDING": {
                                "value": "2"
                            },
                            "NUM_WRITE_OUTSTANDING": {
                                "value": "2"
                            },
                            "RUSER_BITS_PER_BYTE": {
                                "value": "0"
                            },
                            "SUPPORTS_NARROW_BURST": {
                                "value": "0"
                            },
                            "WUSER_BITS_PER_BYTE": {
                                "value": "0"
                            }
                        }
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "bridges": [
                            "M00_AXI",
                            "M01_AXI",
                            "M02_AXI",
                            "M03_AXI",
                            "M04_AXI",
                            "M05_AXI",
                            "M06_AXI"
                        ]
                    }
                }
            },
            "rst_clk_wiz_100M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "m1_nexys_a7_srdam_rst_clk_wiz_100M_0",
                "xci_path": "ip/m1_nexys_a7_srdam_rst_clk_wiz_100M_0/m1_nexys_a7_srdam_rst_clk_wiz_100M_0.xci",
                "inst_hier_path": "rst_clk_wiz_100M",
                "parameters": {
                    "RESET_BOARD_INTERFACE": {
                        "value": "reset"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "m1_nexys_a7_srdam_clk_wiz_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_clk_wiz_0_0/m1_nexys_a7_srdam_clk_wiz_0_0.xci",
                "inst_hier_path": "clk_wiz_0",
                "parameters": {
                    "CLKOUT2_JITTER": {
                        "value": "151.636"
                    },
                    "CLKOUT2_PHASE_ERROR": {
                        "value": "98.575"
                    },
                    "CLKOUT2_REQUESTED_OUT_FREQ": {
                        "value": "50.000"
                    },
                    "CLKOUT2_USED": {
                        "value": "true"
                    },
                    "CLKOUT3_JITTER": {
                        "value": "114.829"
                    },
                    "CLKOUT3_PHASE_ERROR": {
                        "value": "98.575"
                    },
                    "CLKOUT3_REQUESTED_OUT_FREQ": {
                        "value": "200.000"
                    },
                    "CLKOUT3_USED": {
                        "value": "true"
                    },
                    "CLK_IN1_BOARD_INTERFACE": {
                        "value": "sys_clock"
                    },
                    "CLK_OUT1_PORT": {
                        "value": "cpu_clk"
                    },
                    "CLK_OUT2_PORT": {
                        "value": "qspi_clk"
                    },
                    "CLK_OUT3_PORT": {
                        "value": "mig_clk"
                    },
                    "MMCM_CLKOUT1_DIVIDE": {
                        "value": "20"
                    },
                    "MMCM_CLKOUT2_DIVIDE": {
                        "value": "5"
                    },
                    "NUM_OUT_CLKS": {
                        "value": "3"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    },
                    "USE_RESET": {
                        "value": "false"
                    }
                }
            },
            "mig_7series_0": {
                "vlnv": "xilinx.com:ip:mig_7series:4.2",
                "xci_name": "m1_nexys_a7_srdam_mig_7series_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_mig_7series_0_0/m1_nexys_a7_srdam_mig_7series_0_0.xci",
                "inst_hier_path": "mig_7series_0",
                "parameters": {
                    "BOARD_MIG_PARAM": {
                        "value": "ddr2_sdram"
                    },
                    "MIG_DONT_TOUCH_PARAM": {
                        "value": "Custom"
                    },
                    "RESET_BOARD_INTERFACE": {
                        "value": "reset"
                    },
                    "XML_INPUT_FILE": {
                        "value": "mig_a.prj"
                    }
                }
            },
            "rst_mig_7series_0_75M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "m1_nexys_a7_srdam_rst_mig_7series_0_75M_0",
                "xci_path": "ip/m1_nexys_a7_srdam_rst_mig_7series_0_75M_0/m1_nexys_a7_srdam_rst_mig_7series_0_75M_0.xci",
                "inst_hier_path": "rst_mig_7series_0_75M"
            },
            "axi_uartlite_0": {
                "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
                "xci_name": "m1_nexys_a7_srdam_axi_uartlite_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_uartlite_0_0/m1_nexys_a7_srdam_axi_uartlite_0_0.xci",
                "inst_hier_path": "axi_uartlite_0",
                "parameters": {
                    "C_BAUDRATE": {
                        "value": "230400"
                    },
                    "UARTLITE_BOARD_INTERFACE": {
                        "value": "usb_uart"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "xlconcat_irq": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "m1_nexys_a7_srdam_xlconcat_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_xlconcat_0_0/m1_nexys_a7_srdam_xlconcat_0_0.xci",
                "inst_hier_path": "xlconcat_irq",
                "parameters": {
                    "IN5_WIDTH": {
                        "value": "3"
                    },
                    "NUM_PORTS": {
                        "value": "6"
                    }
                }
            },
            "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "m1_nexys_a7_srdam_axi_gpio_1_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_gpio_1_0/m1_nexys_a7_srdam_axi_gpio_1_0.xci",
                "inst_hier_path": "axi_gpio_1",
                "parameters": {
                    "C_INTERRUPT_PRESENT": {
                        "value": "1"
                    },
                    "GPIO2_BOARD_INTERFACE": {
                        "value": "push_buttons_5bits"
                    },
                    "GPIO_BOARD_INTERFACE": {
                        "value": "rgb_led"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "axi_iic_0": {
                "vlnv": "xilinx.com:ip:axi_iic:2.0",
                "xci_name": "m1_nexys_a7_srdam_axi_iic_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_iic_0_0/m1_nexys_a7_srdam_axi_iic_0_0.xci",
                "inst_hier_path": "axi_iic_0",
                "parameters": {
                    "IIC_BOARD_INTERFACE": {
                        "value": "temp_sensor"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "axi_quad_spi_0": {
                "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
                "xci_name": "m1_nexys_a7_srdam_axi_quad_spi_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_quad_spi_0_0/m1_nexys_a7_srdam_axi_quad_spi_0_0.xci",
                "inst_hier_path": "axi_quad_spi_0",
                "parameters": {
                    "QSPI_BOARD_INTERFACE": {
                        "value": "acl_spi"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "xlconstant_nmi": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "m1_nexys_a7_srdam_xlconstant_0_0",
                "xci_path": "ip/m1_nexys_a7_srdam_xlconstant_0_0/m1_nexys_a7_srdam_xlconstant_0_0.xci",
                "inst_hier_path": "xlconstant_nmi",
                "parameters": {
                    "CONST_VAL": {
                        "value": "0"
                    }
                }
            },
            "xlconstant_cfgitcmen": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "m1_nexys_a7_srdam_xlconstant_0_1",
                "xci_path": "ip/m1_nexys_a7_srdam_xlconstant_0_1/m1_nexys_a7_srdam_xlconstant_0_1.xci",
                "inst_hier_path": "xlconstant_cfgitcmen",
                "parameters": {
                    "CONST_VAL": {
                        "value": "0"
                    },
                    "CONST_WIDTH": {
                        "value": "2"
                    }
                }
            },
            "xlconstant_pad": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "m1_nexys_a7_srdam_xlconstant_0_2",
                "xci_path": "ip/m1_nexys_a7_srdam_xlconstant_0_2/m1_nexys_a7_srdam_xlconstant_0_2.xci",
                "inst_hier_path": "xlconstant_pad",
                "parameters": {
                    "CONST_VAL": {
                        "value": "0"
                    },
                    "CONST_WIDTH": {
                        "value": "3"
                    }
                }
            },
            "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "m1_nexys_a7_srdam_axi_gpio_0_1",
                "xci_path": "ip/m1_nexys_a7_srdam_axi_gpio_0_1/m1_nexys_a7_srdam_axi_gpio_0_1.xci",
                "inst_hier_path": "axi_gpio_0",
                "parameters": {
                    "C_INTERRUPT_PRESENT": {
                        "value": "1"
                    },
                    "GPIO2_BOARD_INTERFACE": {
                        "value": "dip_switches_16bits"
                    },
                    "GPIO_BOARD_INTERFACE": {
                        "value": "led_16bits"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            }
        },
        "interface_nets": {
            "axi_gpio_1_GPIO": {
                "interface_ports": [
                    "rgb_led",
                    "axi_gpio_1/GPIO"
                ]
            },
            "axi_smc_M02_AXI": {
                "interface_ports": [
                    "axi_smc/M02_AXI",
                    "axi_uartlite_0/S_AXI"
                ]
            },
            "axi_smc_M01_AXI": {
                "interface_ports": [
                    "axi_smc/M01_AXI",
                    "mig_7series_0/S_AXI"
                ]
            },
            "axi_gpio_1_GPIO2": {
                "interface_ports": [
                    "push_buttons_5bits",
                    "axi_gpio_1/GPIO2"
                ]
            },
            "axi_quad_spi_0_SPI_0": {
                "interface_ports": [
                    "acl_spi",
                    "axi_quad_spi_0/SPI_0"
                ]
            },
            "axi_uartlite_0_UART": {
                "interface_ports": [
                    "usb_uart",
                    "axi_uartlite_0/UART"
                ]
            },
            "axi_smc_M06_AXI": {
                "interface_ports": [
                    "axi_smc/M06_AXI",
                    "axi_quad_spi_0/AXI_LITE"
                ]
            },
            "axi_smc_M00_AXI": {
                "interface_ports": [
                    "axi_smc/M00_AXI",
                    "axi_bram_ctrl_0/S_AXI"
                ]
            },
            "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                    "axi_bram_ctrl_0_bram/BRAM_PORTA",
                    "axi_bram_ctrl_0/BRAM_PORTA"
                ]
            },
            "CORTEXM1_AXI_0_CM1_AXI3": {
                "interface_ports": [
                    "CORTEXM1_AXI_0/CM1_AXI3",
                    "axi_smc/S00_AXI"
                ]
            },
            "mig_7series_0_DDR2": {
                "interface_ports": [
                    "ddr2_sdram",
                    "mig_7series_0/DDR2"
                ]
            },
            "axi_iic_0_IIC": {
                "interface_ports": [
                    "temp_sensor",
                    "axi_iic_0/IIC"
                ]
            },
            "axi_smc_M05_AXI": {
                "interface_ports": [
                    "axi_smc/M05_AXI",
                    "axi_iic_0/S_AXI"
                ]
            },
            "axi_gpio_0_GPIO": {
                "interface_ports": [
                    "led_16bits",
                    "axi_gpio_0/GPIO"
                ]
            },
            "axi_gpio_0_GPIO2": {
                "interface_ports": [
                    "dip_switches_16bits",
                    "axi_gpio_0/GPIO2"
                ]
            },
            "axi_smc_M03_AXI": {
                "interface_ports": [
                    "axi_smc/M03_AXI",
                    "axi_gpio_0/S_AXI"
                ]
            },
            "axi_smc_M04_AXI": {
                "interface_ports": [
                    "axi_smc/M04_AXI",
                    "axi_gpio_1/S_AXI"
                ]
            }
        },
        "nets": {
            "clk_wiz_clk_out1": {
                "ports": [
                    "clk_wiz_0/cpu_clk",
                    "CORTEXM1_AXI_0/HCLK",
                    "axi_smc/aclk",
                    "rst_clk_wiz_100M/slowest_sync_clk",
                    "axi_bram_ctrl_0/s_axi_aclk",
                    "axi_uartlite_0/s_axi_aclk",
                    "axi_gpio_1/s_axi_aclk",
                    "axi_iic_0/s_axi_aclk",
                    "axi_quad_spi_0/s_axi_aclk",
                    "axi_gpio_0/s_axi_aclk"
                ]
            },
            "rst_clk_wiz_100M_peripheral_aresetn": {
                "ports": [
                    "rst_clk_wiz_100M/peripheral_aresetn",
                    "CORTEXM1_AXI_0/SYSRESETn",
                    "axi_bram_ctrl_0/s_axi_aresetn",
                    "axi_smc/aresetn",
                    "axi_uartlite_0/s_axi_aresetn",
                    "axi_gpio_1/s_axi_aresetn",
                    "axi_iic_0/s_axi_aresetn",
                    "axi_quad_spi_0/s_axi_aresetn",
                    "axi_gpio_0/s_axi_aresetn"
                ]
            },
            "reset_1": {
                "ports": [
                    "reset",
                    "rst_clk_wiz_100M/ext_reset_in",
                    "mig_7series_0/sys_rst"
                ]
            },
            "sys_clock_1": {
                "ports": [
                    "sys_clock",
                    "clk_wiz_0/clk_in1"
                ]
            },
            "clk_wiz_0_locked": {
                "ports": [
                    "clk_wiz_0/locked",
                    "rst_clk_wiz_100M/dcm_locked"
                ]
            },
            "mig_7series_0_ui_clk": {
                "ports": [
                    "mig_7series_0/ui_clk",
                    "axi_smc/aclk1",
                    "rst_mig_7series_0_75M/slowest_sync_clk"
                ]
            },
            "mig_7series_0_mmcm_locked": {
                "ports": [
                    "mig_7series_0/mmcm_locked",
                    "rst_mig_7series_0_75M/dcm_locked"
                ]
            },
            "mig_7series_0_ui_clk_sync_rst": {
                "ports": [
                    "mig_7series_0/ui_clk_sync_rst",
                    "rst_mig_7series_0_75M/ext_reset_in"
                ]
            },
            "rst_mig_7series_0_75M_peripheral_aresetn": {
                "ports": [
                    "rst_mig_7series_0_75M/peripheral_aresetn",
                    "mig_7series_0/aresetn"
                ]
            },
            "axi_uartlite_0_interrupt": {
                "ports": [
                    "axi_uartlite_0/interrupt",
                    "xlconcat_irq/In0"
                ]
            },
            "axi_gpio_1_ip2intc_irpt": {
                "ports": [
                    "axi_gpio_1/ip2intc_irpt",
                    "xlconcat_irq/In2"
                ]
            },
            "axi_iic_0_iic2intc_irpt": {
                "ports": [
                    "axi_iic_0/iic2intc_irpt",
                    "xlconcat_irq/In3"
                ]
            },
            "axi_quad_spi_0_ip2intc_irpt": {
                "ports": [
                    "axi_quad_spi_0/ip2intc_irpt",
                    "xlconcat_irq/In4"
                ]
            },
            "xlconstant_nmi_dout": {
                "ports": [
                    "xlconstant_nmi/dout",
                    "CORTEXM1_AXI_0/NMI"
                ]
            },
            "xlconstant_cfgitcmen_dout": {
                "ports": [
                    "xlconstant_cfgitcmen/dout",
                    "CORTEXM1_AXI_0/CFGITCMEN"
                ]
            },
            "xlconcat_irq_dout": {
                "ports": [
                    "xlconcat_irq/dout",
                    "CORTEXM1_AXI_0/IRQ"
                ]
            },
            "xlconstant_pad_dout": {
                "ports": [
                    "xlconstant_pad/dout",
                    "xlconcat_irq/In5"
                ]
            },
            "clk_wiz_0_qspi_clk": {
                "ports": [
                    "clk_wiz_0/qspi_clk",
                    "axi_quad_spi_0/ext_spi_clk"
                ]
            },
            "clk_wiz_0_mig_clk": {
                "ports": [
                    "clk_wiz_0/mig_clk",
                    "mig_7series_0/sys_clk_i"
                ]
            },
            "axi_gpio_0_ip2intc_irpt": {
                "ports": [
                    "axi_gpio_0/ip2intc_irpt",
                    "xlconcat_irq/In1"
                ]
            }
        },
        "addressing": {
            "/CORTEXM1_AXI_0": {
                "address_spaces": {
                    "CM1_AXI3": {
                        "segments": {
                            "SEG_axi_bram_ctrl_0_Mem0": {
                                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                                "offset": "0x00000000",
                                "range": "256K"
                            },
                            "SEG_axi_gpio_0_Reg": {
                                "address_block": "/axi_gpio_0/S_AXI/Reg",
                                "offset": "0x40000000",
                                "range": "64K"
                            },
                            "SEG_axi_gpio_1_Reg": {
                                "address_block": "/axi_gpio_1/S_AXI/Reg",
                                "offset": "0x40010000",
                                "range": "64K"
                            },
                            "SEG_axi_iic_0_Reg": {
                                "address_block": "/axi_iic_0/S_AXI/Reg",
                                "offset": "0x40800000",
                                "range": "64K"
                            },
                            "SEG_axi_quad_spi_0_Reg": {
                                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                                "offset": "0x44A00000",
                                "range": "64K"
                            },
                            "SEG_axi_uartlite_0_Reg": {
                                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                                "offset": "0x40600000",
                                "range": "64K"
                            },
                            "SEG_mig_7series_0_memaddr": {
                                "address_block": "/mig_7series_0/memmap/memaddr",
                                "offset": "0x60000000",
                                "range": "128M"
                            }
                        }
                    }
                }
            }
        }
    }
}