# ROC32_8  
Specification &amp; implementation of a 32-bit RISC architecture  
There are 32 registers of 32 bits  
Memory has a 32-bit byte address  
Instructions can be 24, 32, 40 or 48 bits long  
Current status is: specification  
The ROCnn_32_231122.docx file has details on the 36, 42 and 48-bit word size variants  
