FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$74F07$I67$A3";
2"UN$1$74F07$I67$A2";
3"UN$1$74F07$I67$A1";
4"UN$1$74F07$I67$A0";
5"UN$1$74F07$I67$Y3";
6"UN$1$74F07$I67$Y2";
7"UN$1$74F07$I67$Y1";
8"UN$1$74F07$I67$Y0";
9"PULSE_IN_ANAL<6>";
10"UN$1$74LV07A$I72$A2";
11"PULSE_IN_ANAL<4>";
12"UN$1$PICKERING113FC$I62$CNTRL";
13"PULSE_IN_ANAL<5>";
14"PULSE_IN_ANAL<7>";
15"VCC\G";
16"GND\G";
17"GND\G";
18"VCC\G";
19"UN$1$CAENBUFFER$I24$CNTRL";
20"UN$1$CAENBUFFER$I21$CNTRL";
21"UN$1$CAENBUFFER$I20$CNTRL";
22"UN$1$CAENBUFFER$I19$CNTRL";
23"UN$1$PICKERING113FC$I63$CNTRL";
24"UN$1$74LV07A$I70$A1";
25"UN$1$74LV07A$I70$A4";
26"GND\G";
27"GND\G";
28"UN$1$CAENBUFFER$I5$CNTRL";
29"GND\G";
30"PULSE_IN_ANAL<11>";
31"PULSE_IN_ANAL<10>";
32"UN$1$74HCT164$I64$Q7";
33"VCC\G";
34"UN$1$74HCT164$I65$Q0";
35"UN$1$74HCT164$I65$Q1";
36"UN$1$74HCT164$I65$Q2";
37"UN$1$74HCT164$I65$Q3";
38"UN$1$74HCT164$I65$Q4";
39"UN$1$74HCT164$I65$Q5";
40"UN$1$74HCT164$I65$Q6";
41"UN$1$74HCT164$I65$Q7";
42"PULSE_IN_ANAL<1>";
43"PULSE_IN_ANAL<2>";
44"VCC\G";
45"VCC\G";
46"CAEN_OUT_ANAL<1>";
47"CAEN_OUT_ANAL<7>";
48"CAEN_OUT_ANAL<6>";
49"SCOPE_OUT_ANAL<6>";
50"CAEN_OUT_ANAL<5>";
51"CAEN_OUT_ANAL<2>";
52"SCOPE_OUT_ANAL<2>";
53"SCOPE_OUT_ANAL<3>";
54"CAEN_OUT_ANAL<3>";
55"SCOPE_OUT_ANAL<4>";
56"SCOPE_OUT_ANAL<7>";
57"SCOPE_OUT_ANAL<0>";
58"SCOPE_OUT_ANAL<1>";
59"CAEN_OUT_ANAL<0>";
60"PULSE_IN_ANAL<3>";
61"PULSE_IN_ANAL<0>";
62"UN$1$PICKERING113FC$I60$CNTRL";
63"VCC\G";
64"SCOPE_OUT_ANAL<5>";
65"CAEN_OUT_ANAL<4>";
66"UN$1$CAENBUFFER$I18$VREF5M";
67"UN$1$PICKERING113FC$I61$CNTRL";
68"UN$1$CAENBUFFER$I20$INANAL";
69"UN$1$CAENBUFFER$I18$INANAL";
70"UN$1$CAENBUFFER$I5$INANAL";
71"VCC\G";
72"GND\G";
73"VCC\G";
74"VCC\G";
75"VCC\G";
76"GND\G";
77"CLK";
78"DATA";
79"LE";
80"PULSE_IN_ANAL<9>";
81"PULSE_IN_ANAL<8>";
82"DATA_RDY";
83"UN$1$74HCT164$I64$Q3";
84"UN$1$74HCT164$I64$Q2";
85"UN$1$74HCT164$I64$Q1";
86"UN$1$74HCT164$I64$Q0";
87"GND\G";
88"VCC\G";
89"VCC\G";
90"GND\G";
91"VCC\G";
92"UN$1$CAENBUFFER$I19$INANAL";
93"UN$1$74LV07A$I70$A5";
94"UN$1$74LV07A$I70$A6";
95"UN$1$74LV07A$I72$A3";
96"UN$1$74LV07A$I72$A4";
97"UN$1$74LV07A$I72$A1";
98"UN$1$CAENBUFFER$I23$CNTRL";
99"UN$1$74LV07A$I72$Y3";
100"UN$1$CAENBUFFER$I18$CNTRL";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"49;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"69;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"100;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"58;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"46;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"92;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"22;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"52;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"51;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"68;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"21;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"53;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"54;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"81;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"20;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"55;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"65;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"80;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"99;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"64;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"50;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"31;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"98;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"49;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"48;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"30;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"19;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"56;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"47;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"46;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"RSMD0805"
"1","(-1600,3450)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"62;
%"RSMD0805"
"1","(-1600,3400)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"12;
%"RSMD0805"
"1","(-1600,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
TOL"1%"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
PACKTYPE"0805"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"7;
"B<0>"
$PN"2"67;
%"RSMD0805"
"1","(-1600,3550)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"23;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"87;
"A<0>"
$PN"1"88;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl";
"CLK"
$PN"11"82;
"OE* \B"
$PN"1"27;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"1;
"Q2"
$PN"17"2;
"Q1"
$PN"18"3;
"Q0"
$PN"19"4;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"83;
"D2"
$PN"4"84;
"D1"
$PN"3"85;
"D0"
$PN"2"86;
"GND"
$PN"10"87;
"VCC"
$PN"20"88;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"26;
"A<0>"
$PN"1"33;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"
$PN"11"82;
"OE* \B"
$PN"1"29;
"Q7"
$PN"12"96;
"Q6"
$PN"13"95;
"Q5"
$PN"14"10;
"Q4"
$PN"15"97;
"Q3"
$PN"16"24;
"Q2"
$PN"17"94;
"Q1"
$PN"18"93;
"Q0"
$PN"19"25;
"D7"
$PN"9"41;
"D6"
$PN"8"40;
"D5"
$PN"7"39;
"D4"
$PN"6"38;
"D3"
$PN"5"37;
"D2"
$PN"4"36;
"D1"
$PN"3"35;
"D0"
$PN"2"34;
"GND"
$PN"10"26;
"VCC"
$PN"20"33;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"0.1UF"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"73;
"A<0>"
$PN"1"72;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"71;
"A<0>"
$PN"1"76;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG"
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all";
"VREF5M"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"66;
"IN_ANAL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"70;
"CNTRL"
VHDL_MODE"IN"
VHDL_SCALAR_TYPE"std_logic"28;
"OUT_CLIP"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"57;
"OUT_ATT"
VHDL_MODE"OUT"
VHDL_SCALAR_TYPE"std_logic"59;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"81;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"80;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"31;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-3925,3375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(-3950,3425)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"78;
%"INPORT"
"1","(-3950,3200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"77;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"82;
%"VREF_GEN"
"1","(-425,4625)","0","tubii_tk2_lib","I58";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"VREF5M"
VHDL_MODE"OUT"66;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"PICKERING113FC"
"1","(-675,3950)","0","misc","I60";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"61;
"IN2"
$PN"2"42;
"OUT"
$PN"5"70;
"CNTRL+"
$PN"4"62;
"CNTRL-"
$PN"3"44;
%"PICKERING113FC"
"1","(-725,3250)","0","misc","I61";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"43;
"IN2"
$PN"2"60;
"OUT"
$PN"5"69;
"CNTRL+"
$PN"4"67;
"CNTRL-"
$PN"3"63;
%"PICKERING113FC"
"1","(-700,2475)","0","misc","I62";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"11;
"IN2"
$PN"2"13;
"OUT"
$PN"5"92;
"CNTRL+"
$PN"4"12;
"CNTRL-"
$PN"3"45;
%"PICKERING113FC"
"1","(-725,1800)","0","misc","I63";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"9;
"IN2"
$PN"2"14;
"OUT"
$PN"5"68;
"CNTRL+"
$PN"4"23;
"CNTRL-"
$PN"3"91;
%"74HCT164"
"1","(-3200,3250)","0","ttl","I64";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ttl";
"DSA"
$PN"1"78;
"DSB"
$PN"2"79;
"Q0"
$PN"3"86;
"Q1"
$PN"4"85;
"Q2"
$PN"5"84;
"Q3"
$PN"6"83;
"Q4"
$PN"10"0;
"Q5"
$PN"11"0;
"Q6"
$PN"12"0;
"Q7"
$PN"13"32;
"CP"
$PN"8"77;
"GND"
$PN"7"72;
"VCC"
$PN"14"73;
"MR* \B"
$PN"9"74;
%"74HCT164"
"1","(-3225,2300)","0","ttl","I65";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ttl";
"DSA"
$PN"1"32;
"DSB"
$PN"2"79;
"Q0"
$PN"3"34;
"Q1"
$PN"4"35;
"Q2"
$PN"5"36;
"Q3"
$PN"6"37;
"Q4"
$PN"10"38;
"Q5"
$PN"11"39;
"Q6"
$PN"12"40;
"Q7"
$PN"13"41;
"CP"
$PN"8"77;
"GND"
$PN"7"76;
"VCC"
$PN"14"71;
"MR* \B"
$PN"9"75;
%"74F07"
"1","(-1925,3450)","0","ttl","I67";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
CDS_LIB"ttl";
"Y0"
$PN"2"8;
"Y1"
$PN"4"7;
"Y2"
$PN"6"6;
"Y3"
$PN"8"5;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"4;
"A1"
$PN"3"3;
"A2"
$PN"5"2;
"A3"
$PN"9"1;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-1925,3925)","0","capacitors","I68";
;
$LOCATION"C182"
CDS_LOCATION"C182"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
VOLTAGE"50V"
VALUE"0.1UF"
PACKTYPE"0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
ROOM"CAEN_ANALOG"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
POSTOL"10%";
"B<0>"
$PN"2"89;
"A<0>"
$PN"1"90;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"51;
%"74LV07A"
"1","(-1850,2450)","0","ttl","I70";
;
$LOCATION"U163"
CDS_LOCATION"U163"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"18;
"GND"
$PN"7"17;
"Y6"
$PN"12"21;
"Y5"
$PN"10"19;
"Y4"
$PN"8"22;
"Y3"
$PN"6"20;
"Y2"
$PN"4"0;
"Y1"
$PN"2"0;
"A6"
$PN"13"94;
"A5"
$PN"11"93;
"A4"
$PN"9"25;
"A3"
$PN"5"24;
"A2"
$PN"3"24;
"A1"
$PN"1"24;
%"74LV07A"
"1","(-1825,1725)","0","ttl","I72";
;
$LOCATION"U164"
CDS_LOCATION"U164"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"15;
"GND"
$PN"7"16;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"100;
"Y3"
$PN"6"99;
"Y2"
$PN"4"28;
"Y1"
$PN"2"98;
"A6"
$PN"13"96;
"A5"
$PN"11"96;
"A4"
$PN"9"96;
"A3"
$PN"5"95;
"A2"
$PN"3"10;
"A1"
$PN"1"97;
%"CSMD0603"
"1","(-1850,2950)","0","capacitors","I73";
;
$LOCATION"C207"
CDS_LOCATION"C207"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"18;
"A<0>"
$PN"1"17;
%"CSMD0603"
"1","(-1825,2225)","0","capacitors","I74";
;
$LOCATION"C214"
CDS_LOCATION"C214"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"16;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
END.
