#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 26 00:42:02 2019
# Process ID: 2591
# Current directory: /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/roboy_plexus_myoControl_3_0_synth_1
# Command line: vivado -log roboy_plexus_myoControl_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source roboy_plexus_myoControl_3_0.tcl
# Log file: /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/roboy_plexus_myoControl_3_0_synth_1/roboy_plexus_myoControl_3_0.vds
# Journal file: /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/roboy_plexus_myoControl_3_0_synth_1/vivado.jou
#-----------------------------------------------------------
source roboy_plexus_myoControl_3_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/letrend/workspace/roboy_fpga_ips/myoControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top roboy_plexus_myoControl_3_0 -part xc7z020clg400-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2914 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.969 ; gain = 154.715 ; free physical = 17515 ; free virtual = 50767
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'roboy_plexus_myoControl_3_0' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_3_0/synth/roboy_plexus_myoControl_3_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'myoControl_v1_0' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0.v:4]
	Parameter C_myoControl_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_myoControl_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter NUMBER_OF_MOTORS bound to: 6 - type: integer 
	Parameter CLOCK_SPEED_HZ bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myoControl_v1_0_myoControl' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter NUMBER_OF_MOTORS bound to: 6 - type: integer 
	Parameter CLOCK_SPEED_HZ bound to: 50000000 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PIDController' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:39]
WARNING: [Synth 8-6014] Unused sequential element err_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:77]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:78]
WARNING: [Synth 8-6014] Unused sequential element displacement_offset_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:89]
WARNING: [Synth 8-6014] Unused sequential element pterm_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:111]
WARNING: [Synth 8-6014] Unused sequential element dterm_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:120]
WARNING: [Synth 8-5788] Register pwmRef_reg in module PIDController is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:137]
INFO: [Synth 8-6155] done synthesizing module 'PIDController' (1#1) [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:39]
WARNING: [Synth 8-7023] instance 'pid_controller' of module 'PIDController' has 21 connections declared, but only 20 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:519]
WARNING: [Synth 8-7023] instance 'pid_controller' of module 'PIDController' has 21 connections declared, but only 20 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:519]
WARNING: [Synth 8-7023] instance 'pid_controller' of module 'PIDController' has 21 connections declared, but only 20 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:519]
WARNING: [Synth 8-7023] instance 'pid_controller' of module 'PIDController' has 21 connections declared, but only 20 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:519]
WARNING: [Synth 8-7023] instance 'pid_controller' of module 'PIDController' has 21 connections declared, but only 20 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:519]
WARNING: [Synth 8-7023] instance 'pid_controller' of module 'PIDController' has 21 connections declared, but only 20 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:519]
INFO: [Synth 8-155] case statement is not full and has no default [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:343]
INFO: [Synth 8-6157] synthesizing module 'SpiControl' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:125]
WARNING: [Synth 8-5788] Register next_value_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:83]
WARNING: [Synth 8-5788] Register Word_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:90]
WARNING: [Synth 8-5788] Register delay_counter_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:102]
WARNING: [Synth 8-5788] Register data_read_valid_prev_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:121]
WARNING: [Synth 8-5788] Register position_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:126]
WARNING: [Synth 8-5788] Register velocity_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:128]
WARNING: [Synth 8-5788] Register current_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:129]
WARNING: [Synth 8-5788] Register displacement_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:130]
WARNING: [Synth 8-5788] Register sensor1_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:131]
WARNING: [Synth 8-5788] Register sensor2_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:132]
WARNING: [Synth 8-5788] Register numberOfWordsReceived_reg in module SpiControl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:125]
INFO: [Synth 8-6155] done synthesizing module 'SpiControl' (2#1) [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/SpiControl.v:39]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:215]
	Parameter N bound to: 16 - type: integer 
	Parameter CPOL bound to: 1'b0 
	Parameter CPHA bound to: 1'b1 
	Parameter PREFETCH bound to: 2 - type: integer 
	Parameter SPI_2X_CLK_DIV bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (3#1) [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd:215]
WARNING: [Synth 8-7023] instance 'spi' of module 'spi_master' has 24 connections declared, but only 13 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:499]
WARNING: [Synth 8-6014] Unused sequential element spi_enable_counter_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:332]
WARNING: [Synth 8-6014] Unused sequential element spi_enable_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:333]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:590]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net motor_spring_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:294]
WARNING: [Synth 8-3848] Net motor_spring_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:294]
WARNING: [Synth 8-3848] Net motor_spring_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:294]
WARNING: [Synth 8-3848] Net motor_spring_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:294]
WARNING: [Synth 8-3848] Net motor_spring_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:294]
WARNING: [Synth 8-3848] Net motor_spring_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:294]
WARNING: [Synth 8-3848] Net motor_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:295]
WARNING: [Synth 8-3848] Net motor_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:295]
WARNING: [Synth 8-3848] Net motor_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:295]
WARNING: [Synth 8-3848] Net motor_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:295]
WARNING: [Synth 8-3848] Net motor_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:295]
WARNING: [Synth 8-3848] Net motor_angle in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:295]
WARNING: [Synth 8-3848] Net motor_angle_raw in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:296]
WARNING: [Synth 8-3848] Net motor_angle_raw in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:296]
WARNING: [Synth 8-3848] Net motor_angle_raw in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:296]
WARNING: [Synth 8-3848] Net motor_angle_raw in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:296]
WARNING: [Synth 8-3848] Net motor_angle_raw in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:296]
WARNING: [Synth 8-3848] Net motor_angle_raw in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:296]
WARNING: [Synth 8-3848] Net motor_angle_prev in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:300]
WARNING: [Synth 8-3848] Net motor_angle_prev in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:300]
WARNING: [Synth 8-3848] Net motor_angle_prev in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:300]
WARNING: [Synth 8-3848] Net motor_angle_prev in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:300]
WARNING: [Synth 8-3848] Net motor_angle_prev in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:300]
WARNING: [Synth 8-3848] Net motor_angle_prev in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:300]
WARNING: [Synth 8-3848] Net motor_angle_offset in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:297]
WARNING: [Synth 8-3848] Net motor_angle_offset in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:297]
WARNING: [Synth 8-3848] Net motor_angle_offset in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:297]
WARNING: [Synth 8-3848] Net motor_angle_offset in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:297]
WARNING: [Synth 8-3848] Net motor_angle_offset in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:297]
WARNING: [Synth 8-3848] Net motor_angle_offset in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:297]
WARNING: [Synth 8-3848] Net motor_angle_counter in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:301]
WARNING: [Synth 8-3848] Net motor_angle_counter in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:301]
WARNING: [Synth 8-3848] Net motor_angle_counter in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:301]
WARNING: [Synth 8-3848] Net motor_angle_counter in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:301]
WARNING: [Synth 8-3848] Net motor_angle_counter in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:301]
WARNING: [Synth 8-3848] Net motor_angle_counter in module/entity myoControl_v1_0_myoControl does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:301]
INFO: [Synth 8-6155] done synthesizing module 'myoControl_v1_0_myoControl' (4#1) [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:4]
WARNING: [Synth 8-7023] instance 'myoControl_v1_0_myoControl_inst' of module 'myoControl_v1_0_myoControl' has 27 connections declared, but only 21 given [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0.v:61]
WARNING: [Synth 8-3848] Net ss_n_o in module/entity myoControl_v1_0 does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0.v:48]
WARNING: [Synth 8-3848] Net mosi in module/entity myoControl_v1_0 does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0.v:50]
WARNING: [Synth 8-3848] Net sck in module/entity myoControl_v1_0 does not have driver. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0.v:51]
INFO: [Synth 8-6155] done synthesizing module 'myoControl_v1_0' (5#1) [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'roboy_plexus_myoControl_3_0' (6#1) [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_3_0/synth/roboy_plexus_myoControl_3_0.v:56]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[31]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[30]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[29]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[28]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[27]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[26]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[25]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[24]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[23]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[22]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[21]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[20]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[19]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[18]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[17]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[16]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[15]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[14]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[13]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[12]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[11]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[10]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[9]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[8]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[7]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[6]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[5]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[4]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[3]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[2]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[1]
WARNING: [Synth 8-3331] design PIDController has unconnected port Ki[0]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[31]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[30]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[29]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[28]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[27]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[26]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[25]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[24]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[23]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[22]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[21]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[20]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[19]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[18]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[17]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[16]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[15]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[14]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[13]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[12]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[11]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[10]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[9]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[8]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[7]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[6]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[5]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[4]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[3]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[2]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[1]
WARNING: [Synth 8-3331] design PIDController has unconnected port forwardGain[0]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[31]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[30]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[29]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[28]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[27]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[26]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[25]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[24]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[23]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[22]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[21]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[20]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[19]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[18]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[17]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[16]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[15]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[14]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[13]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[12]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[11]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[10]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[9]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[8]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[7]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[6]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[5]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[4]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[3]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[2]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[1]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralNegMax[0]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralPosMax[31]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralPosMax[30]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralPosMax[29]
WARNING: [Synth 8-3331] design PIDController has unconnected port IntegralPosMax[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.688 ; gain = 222.434 ; free physical = 17546 ; free virtual = 50803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1803.500 ; gain = 240.246 ; free physical = 17509 ; free virtual = 50765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1803.500 ; gain = 240.246 ; free physical = 17509 ; free virtual = 50765
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.156 ; gain = 0.000 ; free physical = 17270 ; free virtual = 50526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1994.094 ; gain = 6.938 ; free physical = 17265 ; free virtual = 50521
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 17495 ; free virtual = 50760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 17495 ; free virtual = 50761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 17492 ; free virtual = 50760
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:83]
INFO: [Synth 8-4471] merging register 'reset_controller_reg[4]' into 'reset_controller_reg[5]' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:356]
INFO: [Synth 8-4471] merging register 'reset_controller_reg[3]' into 'reset_controller_reg[5]' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:356]
INFO: [Synth 8-4471] merging register 'reset_controller_reg[2]' into 'reset_controller_reg[5]' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:356]
INFO: [Synth 8-4471] merging register 'reset_controller_reg[1]' into 'reset_controller_reg[5]' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:356]
INFO: [Synth 8-4471] merging register 'reset_controller_reg[0]' into 'reset_controller_reg[5]' [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/myoControl_v1_0_myoControl.v:356]
INFO: [Synth 8-5546] ROM "spi_activated" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "update_frequency" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myo_brick" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 17481 ; free virtual = 50746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 36    
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 99    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 27    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 47    
+---Multipliers : 
	                 1x32  Multipliers := 6     
	                32x32  Multipliers := 12    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 38    
	   5 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 136   
	   8 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 11    
	  19 Input      1 Bit        Muxes := 81    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SpiControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 5     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 11    
Module PIDController 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 1x32  Multipliers := 1     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module myoControl_v1_0_myoControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 86    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 112   
	  19 Input      1 Bit        Muxes := 81    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:120]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ipshared/3795/hdl/PIDController.v:111]
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: Generating DSP result3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result3 is absorbed into DSP result3.
DSP Report: operator result3 is absorbed into DSP result3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /spi/rx_bit_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PIDController:/\integral_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /reset_myo_control_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\reset_controller_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][14]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][14]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][14]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][14]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][14]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][14]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][15]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][15]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][15]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][15]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][15]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][15]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][16]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][16]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][16]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][16]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][16]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][16]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][17]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][17]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][17]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][17]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][17]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][17]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][18]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][18]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][18]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][18]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][18]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][18]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][19]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][19]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][19]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][19]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][19]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][19]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][20]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][20]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][20]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][20]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][20]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][20]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][21]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][21]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][21]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][21]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][21]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][21]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][22]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][22]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][22]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][22]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][22]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][22]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][23]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][23]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][23]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][23]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][23]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][23]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][24]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][24]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][24]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][24]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][24]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][24]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][25]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][25]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][25]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][25]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][25]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][25]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][26]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][26]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][26]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][26]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][26]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][26]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][27]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][27]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][27]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][27]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][27]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][27]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][28]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][28]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][28]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][28]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][28]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][28]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][29]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][29]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][29]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][29]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][29]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][29]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][30]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[5][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][30]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[4][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][30]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][30]' (FDE) to 'inst/myoControl_v1_0_myoControl_inst/displacements_reg[2][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /spi/\do_buffer_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /spi_control/\current_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /spi_control/\velocity_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /spi_control/\position_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /spi_control/\position_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\positions_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\positions_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\positions_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\positions_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\positions_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myoControl_v1_0_myoControl_inst /\positions_reg[0][16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 17285 ; free virtual = 50563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PIDController | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PIDController | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 16955 ; free virtual = 50237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1994.094 ; gain = 430.840 ; free physical = 16927 ; free virtual = 50209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16922 ; free virtual = 50213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16830 ; free virtual = 50116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16820 ; free virtual = 50107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16802 ; free virtual = 50101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16802 ; free virtual = 50101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16804 ; free virtual = 50104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16801 ; free virtual = 50101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   964|
|2     |DSP48E1_1 |    18|
|3     |DSP48E1_2 |    18|
|4     |LUT1      |   324|
|5     |LUT2      |  1384|
|6     |LUT3      |  1685|
|7     |LUT4      |   969|
|8     |LUT5      |   678|
|9     |LUT6      |  1972|
|10    |MUXF7     |   194|
|11    |FDRE      |  3408|
|12    |FDSE      |    45|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------+---------------------------+------+
|      |Instance                                              |Module                     |Cells |
+------+------------------------------------------------------+---------------------------+------+
|1     |top                                                   |                           | 11659|
|2     |  inst                                                |myoControl_v1_0            | 11658|
|3     |    myoControl_v1_0_myoControl_inst                   |myoControl_v1_0_myoControl | 11651|
|4     |      \instantiate_pid_controllers[0].pid_controller  |PIDController              |   654|
|5     |      \instantiate_pid_controllers[1].pid_controller  |PIDController_0            |   649|
|6     |      \instantiate_pid_controllers[2].pid_controller  |PIDController_1            |   650|
|7     |      \instantiate_pid_controllers[3].pid_controller  |PIDController_2            |   680|
|8     |      \instantiate_pid_controllers[4].pid_controller  |PIDController_3            |   650|
|9     |      \instantiate_pid_controllers[5].pid_controller  |PIDController_4            |   743|
|10    |      spi                                             |spi_master                 |   117|
|11    |      spi_control                                     |SpiControl                 |   187|
+------+------------------------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.469 ; gain = 470.215 ; free physical = 16796 ; free virtual = 50095
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 161 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2033.469 ; gain = 279.621 ; free physical = 16864 ; free virtual = 50164
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2033.477 ; gain = 470.215 ; free physical = 16864 ; free virtual = 50164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2065.484 ; gain = 0.000 ; free physical = 16833 ; free virtual = 50125
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2065.484 ; gain = 663.711 ; free physical = 17080 ; free virtual = 50372
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.484 ; gain = 0.000 ; free physical = 17113 ; free virtual = 50405
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.runs/roboy_plexus_myoControl_3_0_synth_1/roboy_plexus_myoControl_3_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP roboy_plexus_myoControl_3_0, cache-ID = 2263900643431db4
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.496 ; gain = 0.000 ; free physical = 18279 ; free virtual = 51580
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.runs/roboy_plexus_myoControl_3_0_synth_1/roboy_plexus_myoControl_3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file roboy_plexus_myoControl_3_0_utilization_synth.rpt -pb roboy_plexus_myoControl_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 00:42:55 2019...
